-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "01/15/2024 14:03:31"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_level IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	pio_0_external_connection_export : OUT std_logic_vector(7 DOWNTO 0);
	pio_1_external_connection_export : IN std_logic;
	pio_2_external_connection_export : IN std_logic_vector(7 DOWNTO 0);
	reset_reset_n : IN std_logic
	);
END top_level;

-- Design Ports Information
-- pio_0_external_connection_export[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_1_external_connection_export	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top_level IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_pio_0_external_connection_export : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_pio_1_external_connection_export : std_logic;
SIGNAL ww_pio_2_external_connection_export : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_reset_n~input_o\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_new_inst~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal146~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[8]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[30]~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~19_cout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~31\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~35\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~39\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[13]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[26]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[28]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[31]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[31]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[30]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[29]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[27]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[25]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[24]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[24]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[23]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[22]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[22]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[21]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[20]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[19]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[19]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[18]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[18]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~97\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~98_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[13]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~41\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~43\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~45\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~47\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~49\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~51\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[5]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[30]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[0]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[1]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[24]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[22]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[28]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~53\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~55\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~71\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~73\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~75\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~77\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~79\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~81\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~83\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~85\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~87\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~89\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~91\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~93\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~95\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~96_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[31]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[30]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~94_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[30]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[29]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[29]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~92_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[29]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[28]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~90_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[28]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[27]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[27]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[27]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[26]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[26]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~86_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[26]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[25]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[25]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~84_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[25]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[24]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[23]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[23]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[23]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[20]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[22]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[21]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[21]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[20]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[20]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[19]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[19]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[18]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[18]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[21]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[21]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[21]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[31]~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[31]~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[15]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[17]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[11]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[30]~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[10]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[9]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~41_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~5_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~2_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~1_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|pio_1|always1~0_combout\ : std_logic;
SIGNAL \u0|pio_2|always1~0_combout\ : std_logic;
SIGNAL \u0|pio_1|always2~0_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture_wr_strobe~0_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[7]~input_o\ : std_logic;
SIGNAL \u0|pio_2|d1_data_in[7]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~12_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~13_combout\ : std_logic;
SIGNAL \u0|pio_2|readdata[7]~7_combout\ : std_logic;
SIGNAL \u0|pio_2|read_mux_out[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[14]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[6]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~38_combout\ : std_logic;
SIGNAL \u0|pio_2|irq_mask[6]~feeder_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[6]~input_o\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~14_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~15_combout\ : std_logic;
SIGNAL \u0|pio_2|readdata[6]~6_combout\ : std_logic;
SIGNAL \u0|pio_2|read_mux_out[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[5]~input_o\ : std_logic;
SIGNAL \u0|pio_2|d1_data_in[5]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~8_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~9_combout\ : std_logic;
SIGNAL \u0|pio_2|readdata[5]~5_combout\ : std_logic;
SIGNAL \u0|pio_2|read_mux_out[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~33_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~34_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[4]~input_o\ : std_logic;
SIGNAL \u0|pio_2|d1_data_in[4]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~10_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~11_combout\ : std_logic;
SIGNAL \u0|pio_2|irq_mask[4]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_2|readdata[4]~4_combout\ : std_logic;
SIGNAL \u0|pio_2|read_mux_out[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[29]~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[29]~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~28_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[3]~input_o\ : std_logic;
SIGNAL \u0|pio_2|d1_data_in[3]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~4_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~5_combout\ : std_logic;
SIGNAL \u0|pio_2|readdata[3]~3_combout\ : std_logic;
SIGNAL \u0|pio_2|read_mux_out[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal136~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal132~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal136~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal135~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal133~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal134~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~25_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[2]~input_o\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~6_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~7_combout\ : std_logic;
SIGNAL \u0|pio_2|irq_mask[2]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_2|readdata[2]~2_combout\ : std_logic;
SIGNAL \u0|pio_2|read_mux_out[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[0]~input_o\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~2_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~3_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[1]~input_o\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~0_combout\ : std_logic;
SIGNAL \u0|pio_2|edge_capture~1_combout\ : std_logic;
SIGNAL \u0|pio_2|irq_mask[0]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_2|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|pio_2|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|pio_2|WideOr0~3_combout\ : std_logic;
SIGNAL \u0|pio_2|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|pio_2|WideOr0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[28]~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[28]~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[0]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[1]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ : std_logic;
SIGNAL \u0|pio_2|readdata[1]~1_combout\ : std_logic;
SIGNAL \u0|pio_2|read_mux_out[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[25]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[25]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[27]~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[27]~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[26]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[26]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal5~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal2~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[20]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[20]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[12]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[12]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[12]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[10]~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[10]~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[10]~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[24]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[24]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[8]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[8]~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[8]~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[8]~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[4]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[2]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[5]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[6]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[0]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_eret~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~13_combout\ : std_logic;
SIGNAL \u0|pio_1|always1~1_combout\ : std_logic;
SIGNAL \pio_1_external_connection_export~input_o\ : std_logic;
SIGNAL \u0|pio_1|d1_data_in~q\ : std_logic;
SIGNAL \u0|pio_1|d2_data_in~q\ : std_logic;
SIGNAL \u0|pio_1|edge_capture~0_combout\ : std_logic;
SIGNAL \u0|pio_1|edge_capture~1_combout\ : std_logic;
SIGNAL \u0|pio_1|edge_capture~q\ : std_logic;
SIGNAL \u0|pio_1|irq_mask~0_combout\ : std_logic;
SIGNAL \u0|pio_1|irq_mask~q\ : std_logic;
SIGNAL \u0|pio_1|readdata[0]~0_combout\ : std_logic;
SIGNAL \u0|pio_1|read_mux_out~0_combout\ : std_logic;
SIGNAL \u0|pio_2|readdata[0]~0_combout\ : std_logic;
SIGNAL \u0|pio_2|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[4]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[16]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[16]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[15]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal2~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_valid~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_R~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[11]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[9]~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[9]~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[9]~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[13]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[3]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[7]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[1]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[19]~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|pio_0|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|pio_2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pio_1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pio_0|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|F_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pio_0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pio_2|irq_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pio_2|edge_capture\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|pio_2|d1_data_in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pio_2|d2_data_in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
pio_0_external_connection_export <= ww_pio_0_external_connection_export;
ww_pio_1_external_connection_export <= pio_1_external_connection_export;
ww_pio_2_external_connection_export <= pio_2_external_connection_export;
ww_reset_reset_n <= reset_reset_n;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\
& \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~27_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~28_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~29_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~30_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~31_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~32_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~33_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~34_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~35_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|R_dst_regnum\(4) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(3) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\u0|nios2_gen2_0|cpu|R_dst_regnum\(1) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|D_iw\(26) & \u0|nios2_gen2_0|cpu|D_iw\(25) & \u0|nios2_gen2_0|cpu|D_iw\(24) & 
\u0|nios2_gen2_0|cpu|D_iw\(23) & \u0|nios2_gen2_0|cpu|D_iw\(22));

\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\
& \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~27_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~28_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~29_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~30_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~31_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~32_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~33_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~34_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~35_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|R_dst_regnum\(4) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(3) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\u0|nios2_gen2_0|cpu|R_dst_regnum\(1) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|D_iw\(31) & \u0|nios2_gen2_0|cpu|D_iw\(30) & \u0|nios2_gen2_0|cpu|D_iw\(29) & 
\u0|nios2_gen2_0|cpu|D_iw\(28) & \u0|nios2_gen2_0|cpu|D_iw\(27));

\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10_combout\ & gnd & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~12_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & 
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & 
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ & 
\u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_002|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_002|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_002|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ & \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\ & \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ & \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\
& \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ & \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ & \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ & \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\);

\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ & gnd & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout\);

\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller|merged_reset~0_combout\);

\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8);
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(2);
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3) <= NOT \u0|nios2_gen2_0|cpu|W_alu_result\(3);
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \u0|rst_controller|r_sync_rst~clkctrl_outclk\;
\u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \u0|rst_controller|merged_reset~0clkctrl_outclk\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\;
\u0|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \u0|rst_controller|r_early_rst~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\;

-- Location: LCCOMB_X45_Y47_N16
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X46_Y54_N2
\pio_0_external_connection_export[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pio_0|data_out\(0),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(0));

-- Location: IOOBUF_X46_Y54_N23
\pio_0_external_connection_export[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pio_0|data_out\(1),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(1));

-- Location: IOOBUF_X51_Y54_N16
\pio_0_external_connection_export[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pio_0|data_out\(2),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(2));

-- Location: IOOBUF_X46_Y54_N9
\pio_0_external_connection_export[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pio_0|data_out\(3),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(3));

-- Location: IOOBUF_X56_Y54_N30
\pio_0_external_connection_export[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pio_0|data_out\(4),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(4));

-- Location: IOOBUF_X58_Y54_N23
\pio_0_external_connection_export[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pio_0|data_out\(5),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(5));

-- Location: IOOBUF_X66_Y54_N23
\pio_0_external_connection_export[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pio_0|data_out\(6),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(6));

-- Location: IOOBUF_X56_Y54_N9
\pio_0_external_connection_export[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pio_0|data_out\(7),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(7));

-- Location: IOOBUF_X0_Y28_N23
\altera_reserved_tdo~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X34_Y0_N29
\clk_clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G19
\clk_clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y29_N15
\altera_reserved_tms~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\altera_reserved_tck~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\altera_reserved_tdi~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X43_Y40_N0
altera_internal_jtag : fiftyfivenm_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X40_Y34_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X40_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X40_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X40_Y35_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X40_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X40_Y35_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X40_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X40_Y35_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X40_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X40_Y35_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X40_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X40_Y35_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X40_Y35_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X40_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X40_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X39_Y31_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X39_Y31_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\);

-- Location: FF_X39_Y31_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X40_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X40_Y33_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X40_Y33_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X40_Y33_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X40_Y33_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X40_Y33_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X40_Y33_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X40_Y33_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X40_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X40_Y34_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X40_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X40_Y34_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X40_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X40_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X39_Y31_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X39_Y31_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X39_Y31_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X39_Y31_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X39_Y31_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X39_Y31_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X39_Y31_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X39_Y31_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X39_Y31_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X39_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X39_Y35_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X39_Y35_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X39_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X39_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X39_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X39_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X39_Y35_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X39_Y35_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X39_Y35_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X39_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X39_Y35_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X39_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X39_Y35_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X39_Y35_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X39_Y35_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X39_Y35_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X39_Y35_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X39_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X39_Y29_N24
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X39_Y31_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\);

-- Location: LCCOMB_X39_Y31_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X39_Y31_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X39_Y31_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X38_Y33_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X38_Y33_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\);

-- Location: FF_X38_Y33_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X38_Y33_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: LCCOMB_X38_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X38_Y33_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: FF_X38_Y33_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X38_Y33_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: FF_X38_Y33_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X38_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\);

-- Location: LCCOMB_X39_Y31_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X38_Y34_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X38_Y33_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\);

-- Location: LCCOMB_X38_Y33_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\);

-- Location: FF_X38_Y33_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X38_Y33_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: LCCOMB_X38_Y34_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X38_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X38_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X38_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\);

-- Location: FF_X38_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X38_Y30_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X38_Y33_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X38_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X38_Y33_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\);

-- Location: FF_X38_Y33_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X38_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X38_Y34_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\);

-- Location: LCCOMB_X38_Y33_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X38_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X38_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X38_Y34_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X38_Y34_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\);

-- Location: FF_X38_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X44_Y34_N8
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: LCCOMB_X46_Y26_N28
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X46_Y54_N29
\reset_reset_n~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_reset_n,
	o => \reset_reset_n~input_o\);

-- Location: LCCOMB_X40_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X40_Y34_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X40_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\);

-- Location: LCCOMB_X44_Y30_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\);

-- Location: LCCOMB_X39_Y35_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X39_Y35_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X40_Y34_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LCCOMB_X40_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\);

-- Location: FF_X44_Y30_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X44_Y30_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X43_Y30_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\);

-- Location: LCCOMB_X44_Y27_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\);

-- Location: FF_X44_Y27_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X44_Y27_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X44_Y27_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X44_Y27_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X44_Y27_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X44_Y27_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X44_Y27_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X44_Y27_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1));

-- Location: LCCOMB_X43_Y27_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X43_Y27_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X43_Y27_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X43_Y27_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X43_Y27_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X43_Y27_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X43_Y27_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X43_Y27_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: FF_X44_Y27_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X37_Y30_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X38_Y30_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X38_Y30_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\);

-- Location: LCCOMB_X38_Y30_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\);

-- Location: FF_X37_Y30_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X38_Y30_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: LCCOMB_X38_Y30_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\);

-- Location: LCCOMB_X38_Y30_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\);

-- Location: FF_X38_Y30_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X44_Y27_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\ = 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\);

-- Location: FF_X44_Y27_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0));

-- Location: LCCOMB_X43_Y29_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ = (\altera_internal_jtag~TDIUTAP\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LCCOMB_X44_Y30_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X46_Y29_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ $ 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\);

-- Location: FF_X43_Y29_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(37));

-- Location: LCCOMB_X43_Y29_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X43_Y29_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(36));

-- Location: LCCOMB_X43_Y30_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: LCCOMB_X43_Y30_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\);

-- Location: FF_X43_Y30_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LCCOMB_X44_Y30_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X44_Y30_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\);

-- Location: LCCOMB_X45_Y35_N26
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\ = !\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\);

-- Location: LCCOMB_X36_Y32_N10
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X36_Y32_N2
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\);

-- Location: LCCOMB_X40_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X44_Y30_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X44_Y30_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X36_Y30_N22
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X36_Y30_N2
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\);

-- Location: LCCOMB_X36_Y30_N4
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X36_Y30_N18
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X36_Y30_N19
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X36_Y30_N0
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X36_Y30_N8
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCCOMB_X36_Y30_N28
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X36_Y30_N9
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X38_Y32_N22
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X38_Y32_N23
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X37_Y32_N30
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X37_Y32_N31
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X37_Y32_N14
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X37_Y32_N15
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X38_Y32_N8
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X38_Y32_N9
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X38_Y32_N30
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X38_Y32_N31
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X38_Y32_N20
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X38_Y32_N21
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X36_Y30_N6
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X36_Y30_N7
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X36_Y30_N20
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X36_Y30_N21
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X36_Y30_N30
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X36_Y30_N31
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X36_Y30_N10
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\);

-- Location: LCCOMB_X36_Y30_N24
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\);

-- Location: FF_X36_Y32_N3
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X36_Y32_N6
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X36_Y32_N7
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X39_Y32_N23
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X38_Y32_N0
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X38_Y32_N1
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X38_Y32_N2
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: LCCOMB_X36_Y30_N26
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\);

-- Location: FF_X38_Y32_N3
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: FF_X39_Y32_N11
\u0|jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X39_Y32_N24
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|t_dav~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X39_Y32_N25
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X38_Y32_N4
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\);

-- Location: FF_X38_Y32_N5
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X39_Y32_N28
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|t_dav~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X39_Y32_N12
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X39_Y32_N13
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X39_Y32_N30
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X39_Y32_N31
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X42_Y29_N14
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) 
-- $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = 
-- CARRY(\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (!\u0|jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X42_Y33_N4
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X45_Y34_N20
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\ = \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\);

-- Location: LCCOMB_X44_Y34_N20
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X44_Y34_N21
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X44_Y34_N26
\u0|mm_interconnect_0|cmd_mux_002|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) 
-- # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X44_Y34_N6
\u0|mm_interconnect_0|cmd_mux_002|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\))) # (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: FF_X45_Y34_N21
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LCCOMB_X45_Y27_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)) # 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X45_Y30_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\);

-- Location: LCCOMB_X44_Y27_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X43_Y27_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X43_Y27_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X46_Y27_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: FF_X45_Y27_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LCCOMB_X47_Y27_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = 
-- CARRY(\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X43_Y29_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X43_Y29_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37));

-- Location: LCCOMB_X43_Y29_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X43_Y29_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LCCOMB_X44_Y27_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\);

-- Location: LCCOMB_X44_Y29_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X44_Y29_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X41_Y29_N10
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X45_Y35_N20
\u0|mm_interconnect_0|cmd_mux|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ = (!\u0|nios2_gen2_0|cpu|i_read~q\ & !\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|i_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\);

-- Location: LCCOMB_X42_Y33_N6
\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\);

-- Location: FF_X42_Y33_N7
\u0|mm_interconnect_0|cmd_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\);

-- Location: LCCOMB_X42_Y33_N20
\u0|mm_interconnect_0|cmd_mux|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\);

-- Location: LCCOMB_X42_Y33_N0
\u0|mm_interconnect_0|cmd_mux|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & (((\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ & \u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\)))) # 
-- (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & (!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\,
	datab => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\);

-- Location: LCCOMB_X50_Y35_N0
\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ = \u0|nios2_gen2_0|cpu|F_pc\(0) $ (VCC)
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ = CARRY(\u0|nios2_gen2_0|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X50_Y35_N2
\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(1) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(1) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (!\u0|nios2_gen2_0|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X50_Y35_N4
\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(2) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(2) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(2) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X38_Y32_N16
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X38_Y32_N17
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X36_Y31_N18
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X36_Y31_N19
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X36_Y31_N20
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X36_Y31_N21
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X36_Y31_N22
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X36_Y31_N23
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X36_Y31_N24
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X36_Y31_N25
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X36_Y31_N26
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X36_Y31_N27
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X36_Y31_N28
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X36_Y31_N29
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X32_Y31_N14
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X32_Y31_N15
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X32_Y31_N16
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X32_Y31_N17
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X32_Y31_N18
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X32_Y31_N19
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X32_Y31_N20
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X32_Y31_N21
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X32_Y31_N22
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X32_Y31_N23
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X32_Y31_N24
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X32_Y31_N25
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X34_Y32_N1
\u0|jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|r_val~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X34_Y32_N16
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \u0|jtag_uart_0|r_val~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X44_Y32_N6
\u0|mm_interconnect_0|cmd_mux|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\);

-- Location: LCCOMB_X32_Y32_N18
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X32_Y32_N19
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X32_Y32_N20
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X32_Y32_N21
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X32_Y32_N22
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X32_Y32_N23
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X32_Y32_N24
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X32_Y32_N25
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X32_Y32_N26
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X32_Y32_N27
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X32_Y32_N28
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X32_Y32_N29
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X34_Y32_N2
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X34_Y32_N3
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X34_Y32_N4
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X34_Y32_N5
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X34_Y32_N6
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X34_Y32_N7
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X34_Y32_N8
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X34_Y32_N9
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X34_Y32_N10
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X34_Y32_N11
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X34_Y32_N12
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X34_Y32_N13
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X46_Y26_N8
\u0|rst_controller|r_sync_rst_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X46_Y26_N9
\u0|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X46_Y26_N2
\u0|rst_controller|r_sync_rst_chain~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~1_combout\ = (\u0|rst_controller|r_sync_rst_chain\(3) & \u0|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_sync_rst_chain\(3),
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X46_Y26_N3
\u0|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(2));

-- Location: FF_X39_Y29_N25
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X46_Y26_N30
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X46_Y26_N31
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X46_Y26_N27
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X46_Y26_N20
\u0|rst_controller|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|always2~0_combout\ = (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\u0|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|r_sync_rst_chain\(2),
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|always2~0_combout\);

-- Location: FF_X46_Y26_N21
\u0|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X47_Y32_N2
\u0|mm_interconnect_0|cmd_mux_002|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: LCCOMB_X52_Y28_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (!\u0|rst_controller|r_early_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_early_rst~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\);

-- Location: LCCOMB_X47_Y36_N16
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder_combout\ = \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder_combout\);

-- Location: LCCOMB_X46_Y30_N20
\u0|mm_interconnect_0|cmd_mux_001|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X46_Y30_N22
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X46_Y30_N23
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X46_Y30_N16
\u0|mm_interconnect_0|cmd_mux_001|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\)) # (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\);

-- Location: FF_X47_Y36_N17
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X47_Y31_N6
\u0|mm_interconnect_0|cmd_mux_001|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(38) = (\u0|nios2_gen2_0|cpu|F_pc\(0) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(2))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(0) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: FF_X47_Y31_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X46_Y27_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X46_Y38_N2
\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & !\u0|nios2_gen2_0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X57_Y30_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = \u0|mm_interconnect_0|cmd_mux_002|src_data\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X57_Y30_N17
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	ena => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X49_Y31_N28
\u0|mm_interconnect_0|cmd_mux_002|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(3))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: LCCOMB_X46_Y33_N8
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (\u0|nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\);

-- Location: LCCOMB_X47_Y33_N30
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (!\u0|nios2_gen2_0|cpu|D_iw\(3))) # (!\u0|nios2_gen2_0|cpu|D_iw\(5)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(3)) # (\u0|nios2_gen2_0|cpu|D_iw\(5) $ (\u0|nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X47_Y33_N24
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|D_iw\(3) & ((\u0|nios2_gen2_0|cpu|D_iw\(5)) # (\u0|nios2_gen2_0|cpu|D_iw\(2))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|D_iw\(5) & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X47_Y33_N2
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(0))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCCOMB_X47_Y27_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X49_Y31_N26
\u0|mm_interconnect_0|cmd_mux_001|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) = (\u0|nios2_gen2_0|cpu|F_pc\(2) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(2) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: FF_X49_Y31_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X46_Y27_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X42_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X42_Y28_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29));

-- Location: LCCOMB_X47_Y27_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ 
-- (GND))) # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = 
-- CARRY((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X47_Y27_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = 
-- CARRY((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X47_Y27_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X47_Y27_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X49_Y31_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(3),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X47_Y27_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ 
-- (GND))) # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = 
-- CARRY((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X42_Y28_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X42_Y28_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LCCOMB_X47_Y27_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X47_Y27_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X50_Y35_N6
\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(3) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(3) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (!\u0|nios2_gen2_0|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X50_Y35_N8
\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(4) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(4) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(4) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X47_Y31_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(5)) # ((\u0|nios2_gen2_0|cpu|F_pc\(3) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|F_pc\(3) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: LCCOMB_X40_Y29_N6
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) 
-- $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X40_Y29_N0
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \u0|jtag_uart_0|fifo_wr~q\ $ (\u0|jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datac => \u0|jtag_uart_0|r_val~0_combout\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X40_Y29_N7
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X40_Y29_N8
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) 
-- $ (((\u0|jtag_uart_0|fifo_wr~q\) # (VCC))))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X40_Y29_N9
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X40_Y29_N10
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) 
-- $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X40_Y29_N11
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X40_Y29_N12
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) 
-- $ (((\u0|jtag_uart_0|fifo_wr~q\) # (VCC))))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X40_Y29_N14
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) 
-- $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X40_Y29_N15
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X41_Y29_N16
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X41_Y29_N18
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X41_Y29_N20
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X41_Y29_N22
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X41_Y29_N24
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X42_Y29_N16
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) 
-- $ (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X42_Y29_N17
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X42_Y29_N18
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) 
-- $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X42_Y29_N19
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X42_Y29_N20
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) 
-- $ (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X42_Y29_N21
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X42_Y29_N22
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) 
-- $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\u0|jtag_uart_0|wr_rfifo~combout\ $ 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X42_Y29_N23
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: FF_X47_Y34_N11
\u0|nios2_gen2_0|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|R_valid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_new_inst~q\);

-- Location: LCCOMB_X50_Y40_N0
\u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCCOMB_X45_Y52_N12
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X45_Y52_N13
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \reset_reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X45_Y52_N10
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X45_Y52_N11
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \reset_reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X45_Y52_N16
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X45_Y52_N17
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \reset_reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G13
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X50_Y40_N1
\u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X47_Y38_N10
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\) # (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X47_Y37_N24
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\ & (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) & 
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X47_Y37_N25
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X47_Y37_N0
\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & \u0|nios2_gen2_0|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\);

-- Location: LCCOMB_X47_Y37_N18
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\ & \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X46_Y33_N22
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (\u0|nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\);

-- Location: LCCOMB_X47_Y36_N14
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\);

-- Location: LCCOMB_X40_Y29_N16
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X40_Y29_N17
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X41_Y29_N26
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X41_Y29_N28
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X41_Y29_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X47_Y33_N18
\u0|nios2_gen2_0|cpu|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~10_combout\);

-- Location: LCCOMB_X47_Y33_N0
\u0|nios2_gen2_0|cpu|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~9_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~9_combout\);

-- Location: LCCOMB_X47_Y33_N4
\u0|nios2_gen2_0|cpu|D_ctrl_logic~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ((!\u0|nios2_gen2_0|cpu|D_iw\(4)) # (!\u0|nios2_gen2_0|cpu|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal0~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X55_Y29_N28
\u0|nios2_gen2_0|cpu|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~8_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & !\u0|nios2_gen2_0|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal0~8_combout\);

-- Location: LCCOMB_X55_Y35_N20
\u0|nios2_gen2_0|cpu|D_ctrl_logic\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\ = ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~8_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(12)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\);

-- Location: FF_X55_Y35_N21
\u0|nios2_gen2_0|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X49_Y34_N24
\u0|nios2_gen2_0|cpu|d_read_nxt\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_read_nxt~combout\ = (\u0|nios2_gen2_0|cpu|E_new_inst~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) # ((\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & \u0|nios2_gen2_0|cpu|d_read~q\)))) # (!\u0|nios2_gen2_0|cpu|E_new_inst~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & (\u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|d_read_nxt~combout\);

-- Location: FF_X49_Y34_N25
\u0|nios2_gen2_0|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_read_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_read~q\);

-- Location: LCCOMB_X49_Y34_N12
\u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout\ = (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & ((\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\) # (!\u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout\);

-- Location: FF_X49_Y34_N13
\u0|nios2_gen2_0|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X46_Y34_N30
\u0|nios2_gen2_0|cpu|Equal0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~20_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~20_combout\);

-- Location: LCCOMB_X44_Y32_N16
\u0|jtag_uart_0|woverflow~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~0_combout\ = (!\u0|mm_interconnect_0|cmd_mux|src_data\(38) & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \u0|jtag_uart_0|fifo_rd~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|src_data\(38),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X43_Y32_N8
\u0|jtag_uart_0|woverflow~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~1_combout\ = (\u0|jtag_uart_0|woverflow~0_combout\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\u0|jtag_uart_0|woverflow~0_combout\ & 
-- ((\u0|jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|woverflow~q\,
	datad => \u0|jtag_uart_0|woverflow~0_combout\,
	combout => \u0|jtag_uart_0|woverflow~1_combout\);

-- Location: FF_X43_Y32_N9
\u0|jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|woverflow~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|woverflow~q\);

-- Location: FF_X49_Y32_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|woverflow~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X46_Y33_N30
\u0|nios2_gen2_0|cpu|Equal0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~16_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~16_combout\);

-- Location: LCCOMB_X46_Y34_N18
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (((!\u0|nios2_gen2_0|cpu|D_iw\(5))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4)))) # (!\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & 
-- (\u0|nios2_gen2_0|cpu|Equal0~16_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(4) $ (\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\);

-- Location: LCCOMB_X46_Y33_N10
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) $ (!\u0|nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\);

-- Location: LCCOMB_X46_Y33_N14
\u0|nios2_gen2_0|cpu|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~11_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~11_combout\);

-- Location: LCCOMB_X46_Y33_N24
\u0|nios2_gen2_0|cpu|Equal0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~17_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~17_combout\);

-- Location: LCCOMB_X46_Y33_N18
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~11_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~17_combout\ & ((!\u0|nios2_gen2_0|cpu|D_iw\(5)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X50_Y37_N16
\u0|nios2_gen2_0|cpu|Equal62~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~10_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~10_combout\);

-- Location: LCCOMB_X46_Y38_N28
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ = ((\u0|nios2_gen2_0|cpu|D_iw\(15)) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal62~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X50_Y37_N2
\u0|nios2_gen2_0|cpu|Equal62~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~12_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~12_combout\);

-- Location: LCCOMB_X50_Y37_N14
\u0|nios2_gen2_0|cpu|Equal62~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~14_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~14_combout\);

-- Location: LCCOMB_X50_Y37_N28
\u0|nios2_gen2_0|cpu|Equal62~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~9_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~9_combout\);

-- Location: LCCOMB_X50_Y38_N28
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|Equal62~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X46_Y38_N18
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~12_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X46_Y38_N6
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~12_combout\ & !\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X46_Y34_N16
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCCOMB_X46_Y34_N26
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\) # (((\u0|nios2_gen2_0|cpu|D_iw\(4) & !\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\);

-- Location: FF_X46_Y34_N27
\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X47_Y33_N14
\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & ((\u0|nios2_gen2_0|cpu|D_iw\(3)) # (\u0|nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X47_Y33_N20
\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X47_Y33_N21
\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X51_Y30_N24
\u0|nios2_gen2_0|cpu|E_src2[6]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\);

-- Location: LCCOMB_X50_Y37_N10
\u0|nios2_gen2_0|cpu|Equal62~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~5_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~5_combout\);

-- Location: LCCOMB_X50_Y38_N0
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & !\u0|nios2_gen2_0|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X50_Y37_N0
\u0|nios2_gen2_0|cpu|Equal62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~4_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~4_combout\);

-- Location: LCCOMB_X50_Y38_N20
\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\);

-- Location: LCCOMB_X50_Y38_N30
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~5_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|Equal62~4_combout\)))) # (!\u0|nios2_gen2_0|cpu|Equal62~5_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X50_Y38_N22
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\);

-- Location: LCCOMB_X47_Y33_N6
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0)) # ((\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X47_Y33_N22
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\);

-- Location: LCCOMB_X47_Y33_N10
\u0|nios2_gen2_0|cpu|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~13_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~13_combout\);

-- Location: LCCOMB_X47_Y33_N28
\u0|nios2_gen2_0|cpu|R_src2_use_imm~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~13_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~11_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X47_Y33_N16
\u0|nios2_gen2_0|cpu|R_src2_use_imm~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\) # ((\u0|nios2_gen2_0|cpu|R_valid~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X47_Y33_N17
\u0|nios2_gen2_0|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X52_Y31_N16
\u0|nios2_gen2_0|cpu|R_src2_lo[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(15)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6_combout\);

-- Location: FF_X52_Y31_N17
\u0|nios2_gen2_0|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(9));

-- Location: LCCOMB_X54_Y35_N8
\u0|nios2_gen2_0|cpu|Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~8_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(9),
	combout => \u0|nios2_gen2_0|cpu|Add1~8_combout\);

-- Location: LCCOMB_X46_Y38_N0
\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\);

-- Location: FF_X46_Y38_N1
\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X50_Y34_N0
\u0|nios2_gen2_0|cpu|R_src1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1~32_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1~32_combout\);

-- Location: LCCOMB_X46_Y34_N0
\u0|nios2_gen2_0|cpu|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|Equal0~3_combout\);

-- Location: LCCOMB_X46_Y33_N20
\u0|nios2_gen2_0|cpu|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~6_combout\);

-- Location: LCCOMB_X46_Y34_N14
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & \u0|nios2_gen2_0|cpu|Equal0~6_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X47_Y33_N8
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & !\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\);

-- Location: LCCOMB_X50_Y37_N18
\u0|nios2_gen2_0|cpu|Equal62~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~1_combout\);

-- Location: LCCOMB_X49_Y37_N30
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~1_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & 
-- (\u0|nios2_gen2_0|cpu|Equal62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\);

-- Location: LCCOMB_X49_Y37_N24
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(2)) # ((\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ & (((\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ & \u0|nios2_gen2_0|cpu|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X49_Y37_N26
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\) # ((\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & \u0|nios2_gen2_0|cpu|Equal62~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\);

-- Location: FF_X49_Y37_N27
\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X44_Y34_N30
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ & 
-- (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X44_Y34_N31
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X44_Y34_N2
\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: LCCOMB_X47_Y31_N10
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\)))) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X55_Y30_N0
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X55_Y30_N24
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X55_Y30_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X55_Y30_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X55_Y30_N8
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\))) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X55_Y30_N22
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) 
-- # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X55_Y30_N20
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X55_Y30_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X55_Y30_N30
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X55_Y30_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X55_Y29_N8
\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X47_Y29_N14
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\);

-- Location: LCCOMB_X51_Y30_N2
\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\);

-- Location: LCCOMB_X52_Y30_N6
\u0|nios2_gen2_0|cpu|R_src2_lo[1]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(7))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16_combout\);

-- Location: FF_X52_Y30_N7
\u0|nios2_gen2_0|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(1));

-- Location: LCCOMB_X51_Y34_N6
\u0|nios2_gen2_0|cpu|Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~16_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(1),
	combout => \u0|nios2_gen2_0|cpu|Add1~16_combout\);

-- Location: LCCOMB_X49_Y34_N30
\u0|nios2_gen2_0|cpu|Equal146~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal146~0_combout\ = \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ (((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	combout => \u0|nios2_gen2_0|cpu|Equal146~0_combout\);

-- Location: LCCOMB_X46_Y33_N4
\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\);

-- Location: LCCOMB_X49_Y34_N0
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ & (\u0|nios2_gen2_0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & !\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X49_Y34_N18
\u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ ((\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1))))) # 
-- (!\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & (!\u0|nios2_gen2_0|cpu|d_read~q\ & (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout\);

-- Location: FF_X49_Y34_N19
\u0|nios2_gen2_0|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X49_Y34_N14
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1)) # 
-- (!\u0|nios2_gen2_0|cpu|Equal146~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal146~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: FF_X49_Y34_N15
\u0|nios2_gen2_0|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\);

-- Location: FF_X42_Y33_N9
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X42_Y33_N8
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]~q\)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux|src_data\(57),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X42_Y33_N30
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X42_Y33_N19
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]~q\);

-- Location: FF_X42_Y33_N27
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X42_Y33_N26
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]~q\))) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X42_Y33_N25
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X42_Y33_N24
\u0|mm_interconnect_0|rsp_demux|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]~q\) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X52_Y29_N24
\u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # ((!\u0|nios2_gen2_0|cpu|Add1~22_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|Add1~20_combout\ & !\u0|nios2_gen2_0|cpu|Add1~22_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\);

-- Location: FF_X52_Y29_N25
\u0|nios2_gen2_0|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(0));

-- Location: LCCOMB_X52_Y29_N30
\u0|mm_interconnect_0|cmd_mux_001|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: FF_X52_Y29_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X52_Y28_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(0)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X46_Y30_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: FF_X46_Y30_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X47_Y32_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: FF_X47_Y32_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X47_Y32_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X44_Y32_N26
\u0|nios2_gen2_0|cpu|d_writedata[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout\ = \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout\);

-- Location: FF_X44_Y32_N27
\u0|nios2_gen2_0|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(3));

-- Location: LCCOMB_X47_Y32_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: FF_X47_Y32_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X52_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~12_combout\);

-- Location: LCCOMB_X46_Y27_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X49_Y28_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\);

-- Location: LCCOMB_X43_Y30_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\);

-- Location: FF_X43_Y30_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LCCOMB_X46_Y27_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: FF_X45_Y29_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LCCOMB_X51_Y28_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: FF_X51_Y28_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X50_Y28_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(6),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\);

-- Location: LCCOMB_X50_Y37_N6
\u0|nios2_gen2_0|cpu|Equal62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~3_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~3_combout\);

-- Location: LCCOMB_X52_Y37_N26
\u0|nios2_gen2_0|cpu|D_op_rdctl\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal62~3_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\);

-- Location: FF_X52_Y37_N27
\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\);

-- Location: LCCOMB_X52_Y34_N16
\u0|nios2_gen2_0|cpu|E_alu_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X44_Y32_N4
\u0|mm_interconnect_0|cmd_mux|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\);

-- Location: LCCOMB_X36_Y31_N10
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X36_Y31_N0
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\);

-- Location: FF_X36_Y31_N1
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X39_Y32_N26
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X39_Y32_N27
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X39_Y32_N21
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X39_Y32_N22
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always2~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X39_Y32_N8
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datad => \u0|jtag_uart_0|t_dav~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X39_Y32_N16
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X39_Y32_N17
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X43_Y32_N6
\u0|jtag_uart_0|pause_irq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|pause_irq~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) # 
-- ((\u0|jtag_uart_0|pause_irq~q\ & !\u0|jtag_uart_0|read_0~q\)))) # (!\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & (((\u0|jtag_uart_0|pause_irq~q\ & !\u0|jtag_uart_0|read_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|pause_irq~q\,
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X43_Y32_N7
\u0|jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|pause_irq~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X42_Y29_N24
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X42_Y29_N25
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X42_Y29_N0
\u0|jtag_uart_0|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~0_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (GND)))
-- \u0|jtag_uart_0|Add0~1\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \u0|jtag_uart_0|Add0~0_combout\,
	cout => \u0|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X42_Y29_N2
\u0|jtag_uart_0|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~2_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\u0|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\u0|jtag_uart_0|Add0~1\))
-- \u0|jtag_uart_0|Add0~3\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\u0|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~1\,
	combout => \u0|jtag_uart_0|Add0~2_combout\,
	cout => \u0|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X42_Y29_N4
\u0|jtag_uart_0|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~4_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\u0|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart_0|Add0~3\ $ (GND)))
-- \u0|jtag_uart_0|Add0~5\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\u0|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~3\,
	combout => \u0|jtag_uart_0|Add0~4_combout\,
	cout => \u0|jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X42_Y29_N6
\u0|jtag_uart_0|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~6_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\u0|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\u0|jtag_uart_0|Add0~5\))
-- \u0|jtag_uart_0|Add0~7\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\u0|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~5\,
	combout => \u0|jtag_uart_0|Add0~6_combout\,
	cout => \u0|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X42_Y29_N8
\u0|jtag_uart_0|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~8_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\u0|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\u0|jtag_uart_0|Add0~7\ $ (GND)))
-- \u0|jtag_uart_0|Add0~9\ = CARRY((!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\u0|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~7\,
	combout => \u0|jtag_uart_0|Add0~8_combout\,
	cout => \u0|jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X42_Y29_N10
\u0|jtag_uart_0|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~10_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u0|jtag_uart_0|Add0~9\)) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\u0|jtag_uart_0|Add0~9\ & VCC))
-- \u0|jtag_uart_0|Add0~11\ = CARRY((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\u0|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~9\,
	combout => \u0|jtag_uart_0|Add0~10_combout\,
	cout => \u0|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X42_Y29_N12
\u0|jtag_uart_0|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~12_combout\ = \u0|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart_0|Add0~11\,
	combout => \u0|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X42_Y29_N30
\u0|jtag_uart_0|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~1_combout\ = (\u0|jtag_uart_0|Add0~8_combout\) # (\u0|jtag_uart_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Add0~8_combout\,
	datad => \u0|jtag_uart_0|Add0~6_combout\,
	combout => \u0|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X42_Y29_N28
\u0|jtag_uart_0|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~0_combout\ = (\u0|jtag_uart_0|Add0~4_combout\ & ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\u0|jtag_uart_0|Add0~0_combout\) # 
-- (\u0|jtag_uart_0|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|Add0~0_combout\,
	datac => \u0|jtag_uart_0|Add0~4_combout\,
	datad => \u0|jtag_uart_0|Add0~2_combout\,
	combout => \u0|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X42_Y29_N26
\u0|jtag_uart_0|LessThan1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~2_combout\ = (!\u0|jtag_uart_0|Add0~10_combout\ & (!\u0|jtag_uart_0|Add0~12_combout\ & (!\u0|jtag_uart_0|LessThan1~1_combout\ & !\u0|jtag_uart_0|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Add0~10_combout\,
	datab => \u0|jtag_uart_0|Add0~12_combout\,
	datac => \u0|jtag_uart_0|LessThan1~1_combout\,
	datad => \u0|jtag_uart_0|LessThan1~0_combout\,
	combout => \u0|jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X42_Y29_N27
\u0|jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|LessThan1~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X44_Y32_N30
\u0|jtag_uart_0|ien_AE~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AE~0_combout\ = (\u0|mm_interconnect_0|cmd_mux|src_data\(38) & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|jtag_uart_0|fifo_rd~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|src_data\(38),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|ien_AE~0_combout\);

-- Location: FF_X44_Y32_N7
\u0|jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X43_Y32_N10
\u0|jtag_uart_0|av_readdata[8]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[8]~1_combout\ = (\u0|jtag_uart_0|ien_AF~q\ & ((\u0|jtag_uart_0|pause_irq~q\) # (\u0|jtag_uart_0|fifo_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|pause_irq~q\,
	datab => \u0|jtag_uart_0|fifo_AF~q\,
	datad => \u0|jtag_uart_0|ien_AF~q\,
	combout => \u0|jtag_uart_0|av_readdata[8]~1_combout\);

-- Location: FF_X43_Y32_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[8]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X49_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X49_Y28_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(8));

-- Location: FF_X50_Y31_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X50_Y31_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: LCCOMB_X50_Y31_N4
\u0|mm_interconnect_0|rsp_mux|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[8]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[8]~65_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: LCCOMB_X46_Y38_N22
\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\);

-- Location: FF_X46_Y38_N23
\u0|nios2_gen2_0|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X52_Y37_N8
\u0|nios2_gen2_0|cpu|D_logic_op[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)))) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X52_Y37_N9
\u0|nios2_gen2_0|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_logic_op\(0));

-- Location: LCCOMB_X54_Y35_N12
\u0|nios2_gen2_0|cpu|E_logic_result[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(9) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(9)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(9) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(9)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(9),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(9),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\);

-- Location: LCCOMB_X52_Y35_N26
\u0|nios2_gen2_0|cpu|W_alu_result[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\);

-- Location: LCCOMB_X50_Y34_N2
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(12) & ((\u0|nios2_gen2_0|cpu|D_iw\(15)) # ((!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCCOMB_X50_Y34_N26
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\);

-- Location: FF_X50_Y34_N27
\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X50_Y37_N30
\u0|nios2_gen2_0|cpu|Equal62~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~7_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~7_combout\);

-- Location: LCCOMB_X50_Y37_N24
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X52_Y37_N18
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~4_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~7_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & 
-- (((\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCCOMB_X52_Y37_N30
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\);

-- Location: FF_X52_Y37_N31
\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X52_Y37_N28
\u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal62~7_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal62~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\);

-- Location: FF_X52_Y37_N29
\u0|nios2_gen2_0|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X54_Y35_N28
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(11)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6_combout\);

-- Location: LCCOMB_X54_Y29_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\);

-- Location: FF_X54_Y29_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(30));

-- Location: FF_X54_Y30_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X55_Y30_N2
\u0|nios2_gen2_0|cpu|F_iw[30]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[30]~73_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[30]~73_combout\);

-- Location: LCCOMB_X51_Y31_N16
\u0|nios2_gen2_0|cpu|R_src2_lo[10]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(16)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5_combout\);

-- Location: FF_X51_Y31_N17
\u0|nios2_gen2_0|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(10));

-- Location: LCCOMB_X52_Y30_N10
\u0|nios2_gen2_0|cpu|Add1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~7_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(10),
	combout => \u0|nios2_gen2_0|cpu|Add1~7_combout\);

-- Location: LCCOMB_X51_Y31_N10
\u0|nios2_gen2_0|cpu|R_src2_lo[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7_combout\);

-- Location: FF_X51_Y31_N11
\u0|nios2_gen2_0|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(8));

-- Location: LCCOMB_X54_Y35_N2
\u0|nios2_gen2_0|cpu|Add1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~9_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(8),
	combout => \u0|nios2_gen2_0|cpu|Add1~9_combout\);

-- Location: LCCOMB_X51_Y31_N4
\u0|nios2_gen2_0|cpu|R_src2_lo[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(13))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8_combout\);

-- Location: FF_X51_Y31_N5
\u0|nios2_gen2_0|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(7));

-- Location: LCCOMB_X51_Y34_N8
\u0|nios2_gen2_0|cpu|Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~10_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(7),
	combout => \u0|nios2_gen2_0|cpu|Add1~10_combout\);

-- Location: LCCOMB_X51_Y34_N2
\u0|nios2_gen2_0|cpu|Add1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~11_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(6),
	combout => \u0|nios2_gen2_0|cpu|Add1~11_combout\);

-- Location: LCCOMB_X50_Y29_N12
\u0|nios2_gen2_0|cpu|R_src2_lo[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(11)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10_combout\);

-- Location: FF_X50_Y29_N13
\u0|nios2_gen2_0|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(5));

-- Location: LCCOMB_X51_Y30_N8
\u0|nios2_gen2_0|cpu|Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~12_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(5),
	combout => \u0|nios2_gen2_0|cpu|Add1~12_combout\);

-- Location: LCCOMB_X52_Y30_N2
\u0|nios2_gen2_0|cpu|R_src2_lo[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(8))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15_combout\);

-- Location: FF_X52_Y30_N3
\u0|nios2_gen2_0|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(2));

-- Location: LCCOMB_X52_Y30_N12
\u0|nios2_gen2_0|cpu|Add1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~15_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(2),
	combout => \u0|nios2_gen2_0|cpu|Add1~15_combout\);

-- Location: LCCOMB_X51_Y30_N10
\u0|nios2_gen2_0|cpu|R_src2_lo[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(6)))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17_combout\);

-- Location: FF_X51_Y30_N11
\u0|nios2_gen2_0|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(0));

-- Location: LCCOMB_X51_Y30_N20
\u0|nios2_gen2_0|cpu|Add1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~17_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(0),
	combout => \u0|nios2_gen2_0|cpu|Add1~17_combout\);

-- Location: LCCOMB_X51_Y34_N14
\u0|nios2_gen2_0|cpu|Add1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~19_cout\ = CARRY(\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => VCC,
	cout => \u0|nios2_gen2_0|cpu|Add1~19_cout\);

-- Location: LCCOMB_X51_Y34_N16
\u0|nios2_gen2_0|cpu|Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~20_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(0) & ((\u0|nios2_gen2_0|cpu|Add1~17_combout\ & (\u0|nios2_gen2_0|cpu|Add1~19_cout\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~17_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~19_cout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(0) & ((\u0|nios2_gen2_0|cpu|Add1~17_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~19_cout\)) # (!\u0|nios2_gen2_0|cpu|Add1~17_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~19_cout\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~21\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(0) & (!\u0|nios2_gen2_0|cpu|Add1~17_combout\ & !\u0|nios2_gen2_0|cpu|Add1~19_cout\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(0) & ((!\u0|nios2_gen2_0|cpu|Add1~19_cout\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datab => \u0|nios2_gen2_0|cpu|Add1~17_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~19_cout\,
	combout => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~21\);

-- Location: LCCOMB_X51_Y34_N18
\u0|nios2_gen2_0|cpu|Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~22_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~16_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(1) $ (!\u0|nios2_gen2_0|cpu|Add1~21\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~23\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~16_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(1)) # (!\u0|nios2_gen2_0|cpu|Add1~21\))) # (!\u0|nios2_gen2_0|cpu|Add1~16_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(1) & 
-- !\u0|nios2_gen2_0|cpu|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~21\,
	combout => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~23\);

-- Location: LCCOMB_X51_Y34_N20
\u0|nios2_gen2_0|cpu|Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~24_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(2) & ((\u0|nios2_gen2_0|cpu|Add1~15_combout\ & (\u0|nios2_gen2_0|cpu|Add1~23\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~15_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~23\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(2) & ((\u0|nios2_gen2_0|cpu|Add1~15_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~23\)) # (!\u0|nios2_gen2_0|cpu|Add1~15_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~23\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~25\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(2) & (!\u0|nios2_gen2_0|cpu|Add1~15_combout\ & !\u0|nios2_gen2_0|cpu|Add1~23\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(2) & ((!\u0|nios2_gen2_0|cpu|Add1~23\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(2),
	datab => \u0|nios2_gen2_0|cpu|Add1~15_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~23\,
	combout => \u0|nios2_gen2_0|cpu|Add1~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~25\);

-- Location: LCCOMB_X51_Y34_N22
\u0|nios2_gen2_0|cpu|Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~26_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~14_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(3) $ (!\u0|nios2_gen2_0|cpu|Add1~25\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~27\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~14_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(3)) # (!\u0|nios2_gen2_0|cpu|Add1~25\))) # (!\u0|nios2_gen2_0|cpu|Add1~14_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(3) & 
-- !\u0|nios2_gen2_0|cpu|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~25\,
	combout => \u0|nios2_gen2_0|cpu|Add1~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~27\);

-- Location: LCCOMB_X51_Y34_N24
\u0|nios2_gen2_0|cpu|Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~28_combout\ = (\u0|nios2_gen2_0|cpu|Add1~13_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(4) & (\u0|nios2_gen2_0|cpu|Add1~27\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(4) & (!\u0|nios2_gen2_0|cpu|Add1~27\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~13_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(4) & (!\u0|nios2_gen2_0|cpu|Add1~27\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(4) & ((\u0|nios2_gen2_0|cpu|Add1~27\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~29\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~13_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(4) & !\u0|nios2_gen2_0|cpu|Add1~27\)) # (!\u0|nios2_gen2_0|cpu|Add1~13_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~27\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~27\,
	combout => \u0|nios2_gen2_0|cpu|Add1~28_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~29\);

-- Location: LCCOMB_X51_Y34_N26
\u0|nios2_gen2_0|cpu|Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~30_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(5) $ (\u0|nios2_gen2_0|cpu|Add1~12_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~29\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~31\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(5) & ((\u0|nios2_gen2_0|cpu|Add1~12_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~29\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(5) & (\u0|nios2_gen2_0|cpu|Add1~12_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(5),
	datab => \u0|nios2_gen2_0|cpu|Add1~12_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~29\,
	combout => \u0|nios2_gen2_0|cpu|Add1~30_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~31\);

-- Location: LCCOMB_X51_Y34_N28
\u0|nios2_gen2_0|cpu|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~32_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(6) & ((\u0|nios2_gen2_0|cpu|Add1~11_combout\ & (\u0|nios2_gen2_0|cpu|Add1~31\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~11_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~31\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(6) & ((\u0|nios2_gen2_0|cpu|Add1~11_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~31\)) # (!\u0|nios2_gen2_0|cpu|Add1~11_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~31\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~33\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(6) & (!\u0|nios2_gen2_0|cpu|Add1~11_combout\ & !\u0|nios2_gen2_0|cpu|Add1~31\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(6) & ((!\u0|nios2_gen2_0|cpu|Add1~31\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(6),
	datab => \u0|nios2_gen2_0|cpu|Add1~11_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~31\,
	combout => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~33\);

-- Location: LCCOMB_X51_Y34_N30
\u0|nios2_gen2_0|cpu|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~34_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(7) $ (\u0|nios2_gen2_0|cpu|Add1~10_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~33\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~35\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(7) & ((\u0|nios2_gen2_0|cpu|Add1~10_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~33\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(7) & (\u0|nios2_gen2_0|cpu|Add1~10_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(7),
	datab => \u0|nios2_gen2_0|cpu|Add1~10_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~33\,
	combout => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~35\);

-- Location: LCCOMB_X51_Y33_N0
\u0|nios2_gen2_0|cpu|Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~36_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(8) & ((\u0|nios2_gen2_0|cpu|Add1~9_combout\ & (\u0|nios2_gen2_0|cpu|Add1~35\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~9_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~35\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(8) & ((\u0|nios2_gen2_0|cpu|Add1~9_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~35\)) # (!\u0|nios2_gen2_0|cpu|Add1~9_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~35\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~37\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(8) & (!\u0|nios2_gen2_0|cpu|Add1~9_combout\ & !\u0|nios2_gen2_0|cpu|Add1~35\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(8) & ((!\u0|nios2_gen2_0|cpu|Add1~35\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(8),
	datab => \u0|nios2_gen2_0|cpu|Add1~9_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~35\,
	combout => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~37\);

-- Location: LCCOMB_X51_Y33_N2
\u0|nios2_gen2_0|cpu|Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~38_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~8_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(9) $ (!\u0|nios2_gen2_0|cpu|Add1~37\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~39\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~8_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(9)) # (!\u0|nios2_gen2_0|cpu|Add1~37\))) # (!\u0|nios2_gen2_0|cpu|Add1~8_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(9) & 
-- !\u0|nios2_gen2_0|cpu|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~37\,
	combout => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~39\);

-- Location: LCCOMB_X51_Y33_N4
\u0|nios2_gen2_0|cpu|Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~40_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(10) & ((\u0|nios2_gen2_0|cpu|Add1~7_combout\ & (\u0|nios2_gen2_0|cpu|Add1~39\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~7_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~39\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(10) & ((\u0|nios2_gen2_0|cpu|Add1~7_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~39\)) # (!\u0|nios2_gen2_0|cpu|Add1~7_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~39\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~41\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(10) & (!\u0|nios2_gen2_0|cpu|Add1~7_combout\ & !\u0|nios2_gen2_0|cpu|Add1~39\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(10) & ((!\u0|nios2_gen2_0|cpu|Add1~39\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(10),
	datab => \u0|nios2_gen2_0|cpu|Add1~7_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~39\,
	combout => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~41\);

-- Location: LCCOMB_X55_Y34_N0
\u0|nios2_gen2_0|cpu|E_logic_result[10]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(10) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(10) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(10) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(10))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(10) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(10),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(10),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\);

-- Location: LCCOMB_X54_Y33_N0
\u0|nios2_gen2_0|cpu|W_alu_result[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\);

-- Location: LCCOMB_X52_Y37_N22
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal62~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\);

-- Location: LCCOMB_X49_Y37_N2
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\ = (\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~6_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~5_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\);

-- Location: LCCOMB_X52_Y37_N16
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & 
-- ((\u0|nios2_gen2_0|cpu|Equal62~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\);

-- Location: LCCOMB_X52_Y37_N12
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\);

-- Location: FF_X52_Y37_N13
\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X54_Y33_N1
\u0|nios2_gen2_0|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(10));

-- Location: LCCOMB_X45_Y28_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\);

-- Location: FF_X45_Y29_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15));

-- Location: LCCOMB_X46_Y27_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: FF_X45_Y28_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X51_Y29_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: FF_X51_Y29_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X52_Y28_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(12),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11_combout\);

-- Location: FF_X45_Y26_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LCCOMB_X45_Y28_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X45_Y28_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X51_Y28_N2
\u0|mm_interconnect_0|cmd_mux_001|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: FF_X51_Y28_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X51_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(14),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\);

-- Location: LCCOMB_X50_Y29_N22
\u0|nios2_gen2_0|cpu|E_st_data[13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[13]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[13]~3_combout\);

-- Location: FF_X50_Y29_N23
\u0|nios2_gen2_0|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[13]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(13));

-- Location: LCCOMB_X50_Y29_N16
\u0|mm_interconnect_0|cmd_mux_002|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(13) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: LCCOMB_X50_Y35_N10
\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(5) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(5) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (!\u0|nios2_gen2_0|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X51_Y35_N26
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~15_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~34_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~15_combout\);

-- Location: FF_X51_Y35_N27
\u0|nios2_gen2_0|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(5));

-- Location: LCCOMB_X47_Y31_N20
\u0|mm_interconnect_0|cmd_mux_002|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(7)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(5))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: LCCOMB_X50_Y35_N12
\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(6) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(6) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(6) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X51_Y35_N0
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~14_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~36_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~14_combout\);

-- Location: FF_X51_Y35_N1
\u0|nios2_gen2_0|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(6));

-- Location: LCCOMB_X47_Y31_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(8)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(6))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: LCCOMB_X47_Y31_N8
\u0|mm_interconnect_0|cmd_mux_002|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) = (\u0|nios2_gen2_0|cpu|F_pc\(7) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(9))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(7) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: LCCOMB_X50_Y35_N14
\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(7) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(7) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (!\u0|nios2_gen2_0|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X50_Y35_N16
\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(8) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(8) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(8) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X51_Y35_N12
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~12_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~40_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~12_combout\);

-- Location: FF_X51_Y35_N13
\u0|nios2_gen2_0|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(8));

-- Location: LCCOMB_X47_Y31_N2
\u0|mm_interconnect_0|cmd_mux_002|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(10)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(8))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|F_pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: LCCOMB_X49_Y31_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[47]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(47) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(9)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(11))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(9),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(47));

-- Location: LCCOMB_X47_Y30_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \u0|rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_sync_rst~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X47_Y30_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X47_Y30_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X47_Y30_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X45_Y28_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X45_Y28_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X52_Y29_N4
\u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # ((\u0|nios2_gen2_0|cpu|Add1~22_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|Add1~20_combout\ & \u0|nios2_gen2_0|cpu|Add1~22_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\);

-- Location: FF_X52_Y29_N5
\u0|nios2_gen2_0|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(3));

-- Location: LCCOMB_X49_Y31_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: LCCOMB_X54_Y33_N14
\u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\);

-- Location: LCCOMB_X51_Y28_N4
\u0|mm_interconnect_0|cmd_mux_002|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: LCCOMB_X52_Y29_N0
\u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # ((\u0|nios2_gen2_0|cpu|Add1~22_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|Add1~20_combout\ & \u0|nios2_gen2_0|cpu|Add1~22_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\);

-- Location: FF_X52_Y29_N1
\u0|nios2_gen2_0|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(2));

-- Location: LCCOMB_X52_Y29_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: LCCOMB_X51_Y31_N28
\u0|nios2_gen2_0|cpu|d_byteenable[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\);

-- Location: FF_X41_Y29_N19
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X50_Y28_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X50_Y28_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(17));

-- Location: FF_X54_Y28_N27
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X54_Y28_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: LCCOMB_X54_Y28_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[17]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[17]~56_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: LCCOMB_X54_Y32_N8
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\);

-- Location: LCCOMB_X54_Y29_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X54_Y29_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(25));

-- Location: FF_X55_Y31_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X55_Y31_N22
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~2_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X55_Y32_N8
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\);

-- Location: LCCOMB_X50_Y32_N30
\u0|nios2_gen2_0|cpu|av_ld_rshift8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\);

-- Location: FF_X55_Y32_N9
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1));

-- Location: FF_X54_Y32_N9
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X52_Y31_N20
\u0|mm_interconnect_0|cmd_mux_001|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: FF_X52_Y31_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X52_Y31_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(17),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout\);

-- Location: LCCOMB_X52_Y30_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: FF_X52_Y30_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X52_Y28_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(18),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout\);

-- Location: LCCOMB_X44_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X44_Y28_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X49_Y29_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\);

-- Location: LCCOMB_X52_Y31_N24
\u0|nios2_gen2_0|cpu|E_src2[26]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[26]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[26]~6_combout\);

-- Location: LCCOMB_X46_Y34_N28
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|Equal0~4_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\);

-- Location: LCCOMB_X47_Y33_N26
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(5) & 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\);

-- Location: FF_X47_Y33_N27
\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X51_Y30_N30
\u0|nios2_gen2_0|cpu|R_src2_hi~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\);

-- Location: FF_X52_Y31_N25
\u0|nios2_gen2_0|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[26]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(26));

-- Location: LCCOMB_X47_Y32_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: FF_X47_Y32_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X47_Y28_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(24),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\);

-- Location: LCCOMB_X47_Y29_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: FF_X47_Y29_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X47_Y29_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(25),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\);

-- Location: LCCOMB_X51_Y29_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X51_Y29_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X51_Y29_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: FF_X51_Y29_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X51_Y29_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(28),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X50_Y29_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: FF_X50_Y29_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X50_Y29_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(29),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X51_Y28_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: FF_X51_Y28_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X52_Y28_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(30),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X49_Y31_N20
\u0|mm_interconnect_0|cmd_mux_001|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: FF_X49_Y31_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X50_Y28_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X53_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "chenillard:u0|chenillard_nios2_gen2_0:nios2_gen2_0|chenillard_nios2_gen2_0_cpu:cpu|chenillard_nios2_gen2_0_cpu_nios2_oci:the_chenillard_nios2_gen2_0_cpu_nios2_oci|chenillard_nios2_gen2_0_cpu_nios2_ocimem:the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram_module:chenillard_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X50_Y28_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X50_Y28_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(31) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(31),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\);

-- Location: FF_X50_Y28_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X50_Y28_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(31),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X49_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X49_Y28_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X51_Y28_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: FF_X51_Y28_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X51_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(27),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X46_Y28_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X46_Y28_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X51_Y29_N28
\u0|mm_interconnect_0|cmd_mux_001|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(26) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(26),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: FF_X51_Y29_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X51_Y29_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(26),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\);

-- Location: LCCOMB_X55_Y29_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\);

-- Location: FF_X55_Y29_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(28));

-- Location: FF_X55_Y29_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X55_Y29_N24
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X54_Y31_N14
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: FF_X54_Y31_N15
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4));

-- Location: LCCOMB_X52_Y31_N4
\u0|nios2_gen2_0|cpu|E_src2[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[28]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[28]~4_combout\);

-- Location: FF_X52_Y31_N5
\u0|nios2_gen2_0|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[28]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(28));

-- Location: LCCOMB_X52_Y30_N16
\u0|nios2_gen2_0|cpu|Add1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~59_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(28),
	combout => \u0|nios2_gen2_0|cpu|Add1~59_combout\);

-- Location: LCCOMB_X54_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\);

-- Location: FF_X54_Y28_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(29));

-- Location: FF_X54_Y28_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X54_Y28_N0
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X54_Y31_N4
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X54_Y31_N5
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5));

-- Location: LCCOMB_X54_Y30_N22
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~10_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X54_Y31_N26
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X54_Y31_N27
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6));

-- Location: LCCOMB_X51_Y30_N18
\u0|nios2_gen2_0|cpu|R_src2_hi[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X51_Y30_N6
\u0|nios2_gen2_0|cpu|R_src2_hi[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ & \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datad => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X51_Y30_N7
\u0|nios2_gen2_0|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(31));

-- Location: M9K_X53_Y34_N0
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "chenillard:u0|chenillard_nios2_gen2_0:nios2_gen2_0|chenillard_nios2_gen2_0_cpu:cpu|chenillard_nios2_gen2_0_cpu_register_bank_a_module:chenillard_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y34_N20
\u0|nios2_gen2_0|cpu|R_src1[31]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[31]~36_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \u0|nios2_gen2_0|cpu|R_src1[31]~36_combout\);

-- Location: FF_X54_Y34_N21
\u0|nios2_gen2_0|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[31]~36_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(31));

-- Location: LCCOMB_X50_Y33_N6
\u0|nios2_gen2_0|cpu|E_logic_result[31]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[31]~17_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(31) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(31) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(31) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(31) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (!\u0|nios2_gen2_0|cpu|E_src1\(31) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(31),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(31),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[31]~17_combout\);

-- Location: LCCOMB_X46_Y33_N26
\u0|nios2_gen2_0|cpu|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~5_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~5_combout\);

-- Location: LCCOMB_X49_Y37_N28
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (!\u0|nios2_gen2_0|cpu|Equal0~5_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~4_combout\))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- (((!\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X49_Y37_N0
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(15) $ (\u0|nios2_gen2_0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: LCCOMB_X49_Y37_N14
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\ = (\u0|nios2_gen2_0|cpu|R_valid~q\ & ((\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\) # ((!\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datab => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\);

-- Location: FF_X49_Y37_N15
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X50_Y33_N18
\u0|nios2_gen2_0|cpu|Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~56_combout\ = \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(31),
	combout => \u0|nios2_gen2_0|cpu|Add1~56_combout\);

-- Location: LCCOMB_X50_Y33_N28
\u0|nios2_gen2_0|cpu|E_arith_src1[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_arith_src1\(31) = \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\u0|nios2_gen2_0|cpu|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src1\(31),
	combout => \u0|nios2_gen2_0|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X52_Y31_N26
\u0|nios2_gen2_0|cpu|E_src2[30]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[30]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[30]~2_combout\);

-- Location: FF_X52_Y31_N27
\u0|nios2_gen2_0|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[30]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(30));

-- Location: LCCOMB_X50_Y33_N30
\u0|nios2_gen2_0|cpu|Add1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~57_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(30),
	combout => \u0|nios2_gen2_0|cpu|Add1~57_combout\);

-- Location: LCCOMB_X51_Y32_N24
\u0|nios2_gen2_0|cpu|Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~58_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(29),
	combout => \u0|nios2_gen2_0|cpu|Add1~58_combout\);

-- Location: LCCOMB_X54_Y34_N24
\u0|nios2_gen2_0|cpu|R_src1[29]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[29]~38_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|nios2_gen2_0|cpu|R_src1[29]~38_combout\);

-- Location: FF_X54_Y34_N25
\u0|nios2_gen2_0|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[29]~38_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(29));

-- Location: LCCOMB_X52_Y31_N6
\u0|nios2_gen2_0|cpu|E_src2[27]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[27]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|nios2_gen2_0|cpu|E_src2[27]~5_combout\);

-- Location: FF_X52_Y31_N7
\u0|nios2_gen2_0|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[27]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(27));

-- Location: LCCOMB_X51_Y32_N18
\u0|nios2_gen2_0|cpu|Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~60_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(27),
	combout => \u0|nios2_gen2_0|cpu|Add1~60_combout\);

-- Location: LCCOMB_X51_Y32_N28
\u0|nios2_gen2_0|cpu|Add1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~61_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(26) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(26),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~61_combout\);

-- Location: LCCOMB_X51_Y32_N30
\u0|nios2_gen2_0|cpu|Add1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~62_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(25) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(25),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~62_combout\);

-- Location: LCCOMB_X54_Y34_N0
\u0|nios2_gen2_0|cpu|R_src1[25]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[25]~42_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|nios2_gen2_0|cpu|R_src1[25]~42_combout\);

-- Location: FF_X54_Y34_N1
\u0|nios2_gen2_0|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[25]~42_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(25));

-- Location: LCCOMB_X52_Y31_N12
\u0|nios2_gen2_0|cpu|E_src2[24]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[24]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[24]~8_combout\);

-- Location: FF_X52_Y31_N13
\u0|nios2_gen2_0|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[24]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(24));

-- Location: LCCOMB_X52_Y32_N6
\u0|nios2_gen2_0|cpu|Add1~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~63_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(24),
	combout => \u0|nios2_gen2_0|cpu|Add1~63_combout\);

-- Location: LCCOMB_X54_Y34_N10
\u0|nios2_gen2_0|cpu|R_src1[24]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[24]~43_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \u0|nios2_gen2_0|cpu|R_src1[24]~43_combout\);

-- Location: FF_X54_Y34_N11
\u0|nios2_gen2_0|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[24]~43_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(24));

-- Location: LCCOMB_X51_Y30_N4
\u0|nios2_gen2_0|cpu|E_src2[23]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[23]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[23]~9_combout\);

-- Location: FF_X51_Y30_N5
\u0|nios2_gen2_0|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[23]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(23));

-- Location: LCCOMB_X51_Y30_N0
\u0|nios2_gen2_0|cpu|Add1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~64_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(23) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(23),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~64_combout\);

-- Location: LCCOMB_X52_Y31_N22
\u0|nios2_gen2_0|cpu|E_src2[22]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[22]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[22]~10_combout\);

-- Location: FF_X52_Y31_N23
\u0|nios2_gen2_0|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[22]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(22));

-- Location: LCCOMB_X52_Y32_N0
\u0|nios2_gen2_0|cpu|Add1~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~65_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(22) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src2\(22),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~65_combout\);

-- Location: LCCOMB_X54_Y34_N30
\u0|nios2_gen2_0|cpu|R_src1[22]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[22]~45_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \u0|nios2_gen2_0|cpu|R_src1[22]~45_combout\);

-- Location: FF_X54_Y34_N31
\u0|nios2_gen2_0|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[22]~45_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(22));

-- Location: LCCOMB_X52_Y31_N0
\u0|nios2_gen2_0|cpu|E_src2[21]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[21]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[21]~11_combout\);

-- Location: FF_X52_Y31_N1
\u0|nios2_gen2_0|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[21]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(21));

-- Location: LCCOMB_X52_Y32_N2
\u0|nios2_gen2_0|cpu|Add1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~66_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(21) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(21),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~66_combout\);

-- Location: M9K_X53_Y33_N0
\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "chenillard:u0|chenillard_nios2_gen2_0:nios2_gen2_0|chenillard_nios2_gen2_0_cpu:cpu|chenillard_nios2_gen2_0_cpu_register_bank_b_module:chenillard_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N10
\u0|nios2_gen2_0|cpu|E_src2[20]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[20]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[20]~12_combout\);

-- Location: FF_X52_Y31_N11
\u0|nios2_gen2_0|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[20]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(20));

-- Location: LCCOMB_X52_Y33_N26
\u0|nios2_gen2_0|cpu|Add1~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~67_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(20),
	combout => \u0|nios2_gen2_0|cpu|Add1~67_combout\);

-- Location: LCCOMB_X54_Y34_N4
\u0|nios2_gen2_0|cpu|R_src1[19]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[19]~48_combout\ = (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[19]~48_combout\);

-- Location: FF_X54_Y34_N5
\u0|nios2_gen2_0|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[19]~48_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(19));

-- Location: LCCOMB_X52_Y31_N28
\u0|nios2_gen2_0|cpu|E_src2[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[19]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[19]~13_combout\);

-- Location: FF_X52_Y31_N29
\u0|nios2_gen2_0|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[19]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(19));

-- Location: LCCOMB_X52_Y33_N28
\u0|nios2_gen2_0|cpu|Add1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~68_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(19),
	combout => \u0|nios2_gen2_0|cpu|Add1~68_combout\);

-- Location: LCCOMB_X54_Y34_N22
\u0|nios2_gen2_0|cpu|R_src1[18]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[18]~49_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|nios2_gen2_0|cpu|R_src1[18]~49_combout\);

-- Location: FF_X54_Y34_N23
\u0|nios2_gen2_0|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[18]~49_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(18));

-- Location: LCCOMB_X52_Y31_N14
\u0|nios2_gen2_0|cpu|E_src2[18]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[18]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[18]~14_combout\);

-- Location: FF_X52_Y31_N15
\u0|nios2_gen2_0|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[18]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(18));

-- Location: LCCOMB_X52_Y33_N14
\u0|nios2_gen2_0|cpu|Add1~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~69_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(18),
	combout => \u0|nios2_gen2_0|cpu|Add1~69_combout\);

-- Location: LCCOMB_X50_Y33_N0
\u0|nios2_gen2_0|cpu|E_src1[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\);

-- Location: LCCOMB_X46_Y38_N10
\u0|nios2_gen2_0|cpu|Equal0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~21_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|Equal0~5_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~21_combout\);

-- Location: FF_X46_Y38_N11
\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Equal0~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\);

-- Location: LCCOMB_X50_Y38_N2
\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (((\u0|nios2_gen2_0|cpu|D_iw\(15)) # (!\u0|nios2_gen2_0|cpu|Equal0~2_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: FF_X50_Y38_N3
\u0|nios2_gen2_0|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_compare_op\(1));

-- Location: LCCOMB_X51_Y32_N14
\u0|nios2_gen2_0|cpu|Add1~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~96_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~56_combout\ $ (\u0|nios2_gen2_0|cpu|E_arith_src1\(31) $ (!\u0|nios2_gen2_0|cpu|Add1~95\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~97\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~56_combout\ & ((\u0|nios2_gen2_0|cpu|E_arith_src1\(31)) # (!\u0|nios2_gen2_0|cpu|Add1~95\))) # (!\u0|nios2_gen2_0|cpu|Add1~56_combout\ & (\u0|nios2_gen2_0|cpu|E_arith_src1\(31) & 
-- !\u0|nios2_gen2_0|cpu|Add1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~56_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~95\,
	combout => \u0|nios2_gen2_0|cpu|Add1~96_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~97\);

-- Location: LCCOMB_X51_Y32_N16
\u0|nios2_gen2_0|cpu|Add1~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~98_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|Add1~97\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	cin => \u0|nios2_gen2_0|cpu|Add1~97\,
	combout => \u0|nios2_gen2_0|cpu|Add1~98_combout\);

-- Location: LCCOMB_X49_Y36_N6
\u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)))) # (!\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(3))))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X49_Y36_N7
\u0|nios2_gen2_0|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_compare_op\(0));

-- Location: LCCOMB_X51_Y34_N0
\u0|nios2_gen2_0|cpu|E_logic_result[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(7) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(7)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(7) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(7)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(7),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(7),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\);

-- Location: LCCOMB_X54_Y35_N30
\u0|nios2_gen2_0|cpu|E_logic_result[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(8) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(8)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(8) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(8)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(8),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(8),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\);

-- Location: LCCOMB_X52_Y35_N28
\u0|nios2_gen2_0|cpu|Equal127~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~2_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[9]~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X51_Y35_N18
\u0|nios2_gen2_0|cpu|E_src1[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\);

-- Location: FF_X51_Y35_N19
\u0|nios2_gen2_0|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(12));

-- Location: LCCOMB_X52_Y33_N18
\u0|nios2_gen2_0|cpu|E_logic_result[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(12) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(12) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(12) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(12))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(12) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(12),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(12),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\);

-- Location: LCCOMB_X50_Y29_N10
\u0|nios2_gen2_0|cpu|R_src2_lo[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(19))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datac => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2_combout\);

-- Location: FF_X50_Y29_N11
\u0|nios2_gen2_0|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(13));

-- Location: LCCOMB_X52_Y33_N22
\u0|nios2_gen2_0|cpu|E_logic_result[13]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[13]~11_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(13) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(13) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(13) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(13))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(13) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(13),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(13),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[13]~11_combout\);

-- Location: LCCOMB_X54_Y33_N24
\u0|nios2_gen2_0|cpu|Equal127~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~1_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[13]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[10]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[13]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X51_Y30_N16
\u0|nios2_gen2_0|cpu|E_src2[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\);

-- Location: FF_X51_Y30_N17
\u0|nios2_gen2_0|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(16));

-- Location: LCCOMB_X50_Y33_N2
\u0|nios2_gen2_0|cpu|E_src1[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(20),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\);

-- Location: LCCOMB_X50_Y36_N20
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\);

-- Location: LCCOMB_X50_Y33_N10
\u0|nios2_gen2_0|cpu|Add1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~1_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(16),
	combout => \u0|nios2_gen2_0|cpu|Add1~1_combout\);

-- Location: LCCOMB_X51_Y31_N6
\u0|nios2_gen2_0|cpu|R_src2_lo[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0_combout\);

-- Location: FF_X51_Y31_N7
\u0|nios2_gen2_0|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(15));

-- Location: LCCOMB_X50_Y33_N12
\u0|nios2_gen2_0|cpu|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~2_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(15),
	combout => \u0|nios2_gen2_0|cpu|Add1~2_combout\);

-- Location: LCCOMB_X50_Y33_N20
\u0|nios2_gen2_0|cpu|E_src1[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\);

-- Location: LCCOMB_X50_Y35_N20
\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(10) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(10) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(10) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X50_Y35_N22
\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(11) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(11) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (!\u0|nios2_gen2_0|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X51_Y35_N16
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~9_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~46_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~9_combout\);

-- Location: FF_X51_Y35_N17
\u0|nios2_gen2_0|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(11));

-- Location: LCCOMB_X50_Y35_N24
\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(12) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(12) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(12) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X52_Y29_N2
\u0|nios2_gen2_0|cpu|R_src2_lo[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(20))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(20),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1_combout\);

-- Location: FF_X52_Y29_N3
\u0|nios2_gen2_0|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(14));

-- Location: LCCOMB_X51_Y30_N14
\u0|nios2_gen2_0|cpu|Add1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~3_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(14) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(14),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~3_combout\);

-- Location: LCCOMB_X52_Y33_N12
\u0|nios2_gen2_0|cpu|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~4_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(13),
	combout => \u0|nios2_gen2_0|cpu|Add1~4_combout\);

-- Location: LCCOMB_X52_Y33_N8
\u0|nios2_gen2_0|cpu|Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~6_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(11),
	combout => \u0|nios2_gen2_0|cpu|Add1~6_combout\);

-- Location: LCCOMB_X51_Y33_N6
\u0|nios2_gen2_0|cpu|Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~42_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(11) $ (\u0|nios2_gen2_0|cpu|Add1~6_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~41\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~43\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(11) & ((\u0|nios2_gen2_0|cpu|Add1~6_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~41\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(11) & (\u0|nios2_gen2_0|cpu|Add1~6_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(11),
	datab => \u0|nios2_gen2_0|cpu|Add1~6_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~41\,
	combout => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~43\);

-- Location: LCCOMB_X51_Y33_N8
\u0|nios2_gen2_0|cpu|Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~44_combout\ = (\u0|nios2_gen2_0|cpu|Add1~5_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(12) & (\u0|nios2_gen2_0|cpu|Add1~43\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(12) & (!\u0|nios2_gen2_0|cpu|Add1~43\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~5_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(12) & (!\u0|nios2_gen2_0|cpu|Add1~43\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(12) & ((\u0|nios2_gen2_0|cpu|Add1~43\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~45\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~5_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(12) & !\u0|nios2_gen2_0|cpu|Add1~43\)) # (!\u0|nios2_gen2_0|cpu|Add1~5_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~43\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(12),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~43\,
	combout => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~45\);

-- Location: LCCOMB_X51_Y33_N10
\u0|nios2_gen2_0|cpu|Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~46_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(13) $ (\u0|nios2_gen2_0|cpu|Add1~4_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~45\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~47\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(13) & ((\u0|nios2_gen2_0|cpu|Add1~4_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~45\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(13) & (\u0|nios2_gen2_0|cpu|Add1~4_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(13),
	datab => \u0|nios2_gen2_0|cpu|Add1~4_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~45\,
	combout => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~47\);

-- Location: LCCOMB_X51_Y33_N12
\u0|nios2_gen2_0|cpu|Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~48_combout\ = (\u0|nios2_gen2_0|cpu|Add1~3_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(14) & (\u0|nios2_gen2_0|cpu|Add1~47\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(14) & (!\u0|nios2_gen2_0|cpu|Add1~47\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~3_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(14) & (!\u0|nios2_gen2_0|cpu|Add1~47\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(14) & ((\u0|nios2_gen2_0|cpu|Add1~47\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~49\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~3_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(14) & !\u0|nios2_gen2_0|cpu|Add1~47\)) # (!\u0|nios2_gen2_0|cpu|Add1~3_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~47\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(14),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~47\,
	combout => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~49\);

-- Location: LCCOMB_X51_Y35_N6
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~48_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8_combout\);

-- Location: FF_X51_Y35_N7
\u0|nios2_gen2_0|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(12));

-- Location: LCCOMB_X50_Y35_N26
\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(13) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(13) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (!\u0|nios2_gen2_0|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\);

-- Location: FF_X50_Y33_N21
\u0|nios2_gen2_0|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(15));

-- Location: LCCOMB_X51_Y33_N14
\u0|nios2_gen2_0|cpu|Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~50_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~2_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(15) $ (!\u0|nios2_gen2_0|cpu|Add1~49\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~51\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~2_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(15)) # (!\u0|nios2_gen2_0|cpu|Add1~49\))) # (!\u0|nios2_gen2_0|cpu|Add1~2_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(15) & 
-- !\u0|nios2_gen2_0|cpu|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(15),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~49\,
	combout => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~51\);

-- Location: LCCOMB_X51_Y33_N16
\u0|nios2_gen2_0|cpu|Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~52_combout\ = (\u0|nios2_gen2_0|cpu|Add1~1_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(16) & (\u0|nios2_gen2_0|cpu|Add1~51\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(16) & (!\u0|nios2_gen2_0|cpu|Add1~51\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~1_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(16) & (!\u0|nios2_gen2_0|cpu|Add1~51\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(16) & ((\u0|nios2_gen2_0|cpu|Add1~51\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~53\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~1_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(16) & !\u0|nios2_gen2_0|cpu|Add1~51\)) # (!\u0|nios2_gen2_0|cpu|Add1~1_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~51\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(16),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~51\,
	combout => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~53\);

-- Location: LCCOMB_X50_Y36_N18
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((!\u0|nios2_gen2_0|cpu|Add1~52_combout\) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\);

-- Location: FF_X50_Y36_N19
\u0|nios2_gen2_0|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(14));

-- Location: LCCOMB_X50_Y35_N28
\u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(14) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ & VCC)) # (!\u0|nios2_gen2_0|cpu|F_pc\(14) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ $ (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc\(14) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(14),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\);

-- Location: FF_X50_Y33_N3
\u0|nios2_gen2_0|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(16));

-- Location: LCCOMB_X50_Y33_N16
\u0|nios2_gen2_0|cpu|E_logic_result[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(16) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(16)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(16) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(16)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(16),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(16),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\);

-- Location: LCCOMB_X54_Y33_N30
\u0|nios2_gen2_0|cpu|Equal127~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~0_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X55_Y34_N14
\u0|nios2_gen2_0|cpu|E_logic_result[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(2) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(2) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(2) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(2))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(2) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(2),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\);

-- Location: LCCOMB_X52_Y33_N0
\u0|nios2_gen2_0|cpu|E_logic_result[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[5]~13_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(5) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(5) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(5) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(5))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(5) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(5),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(5),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[5]~13_combout\);

-- Location: LCCOMB_X55_Y35_N0
\u0|nios2_gen2_0|cpu|Equal127~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~3_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[4]~12_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[5]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[4]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[5]~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X54_Y33_N18
\u0|nios2_gen2_0|cpu|Equal127~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~4_combout\ = (\u0|nios2_gen2_0|cpu|Equal127~2_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~1_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~0_combout\ & \u0|nios2_gen2_0|cpu|Equal127~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal127~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal127~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal127~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal127~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~4_combout\);

-- Location: LCCOMB_X50_Y33_N8
\u0|nios2_gen2_0|cpu|E_logic_result[30]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[30]~18_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(30) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(30) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(30) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(30))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(30) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(30),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(30),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[30]~18_combout\);

-- Location: LCCOMB_X55_Y34_N30
\u0|nios2_gen2_0|cpu|E_logic_result[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[0]~16_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(0) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(0) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(0) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(0))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[0]~16_combout\);

-- Location: LCCOMB_X52_Y34_N26
\u0|nios2_gen2_0|cpu|Equal127~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~5_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[29]~19_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[30]~18_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[31]~17_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[29]~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[30]~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[31]~17_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[0]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~5_combout\);

-- Location: LCCOMB_X52_Y33_N30
\u0|nios2_gen2_0|cpu|E_logic_result[18]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(18) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(18)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(18) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(18)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(18),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(18),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\);

-- Location: LCCOMB_X52_Y33_N20
\u0|nios2_gen2_0|cpu|E_logic_result[19]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(19) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(19) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(19) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(19) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (!\u0|nios2_gen2_0|cpu|E_src1\(19) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(19),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(19),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\);

-- Location: LCCOMB_X51_Y34_N4
\u0|nios2_gen2_0|cpu|E_logic_result[1]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[1]~31_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(1) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(1)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(1) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(1)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[1]~31_combout\);

-- Location: LCCOMB_X52_Y33_N2
\u0|nios2_gen2_0|cpu|E_logic_result[20]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(20) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(20) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(20) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(20))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(20) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(20),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(20),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\);

-- Location: LCCOMB_X52_Y33_N16
\u0|nios2_gen2_0|cpu|Equal127~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~8_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[1]~31_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[1]~31_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~8_combout\);

-- Location: LCCOMB_X52_Y32_N12
\u0|nios2_gen2_0|cpu|E_logic_result[24]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[24]~24_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(24) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(24)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(24) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(24)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(24),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(24),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[24]~24_combout\);

-- Location: LCCOMB_X52_Y32_N18
\u0|nios2_gen2_0|cpu|E_logic_result[21]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(21) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(21)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(21) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(21)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(21),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(21),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\);

-- Location: LCCOMB_X52_Y32_N16
\u0|nios2_gen2_0|cpu|E_logic_result[22]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[22]~26_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(22) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(22) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(22) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(22))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(22) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(22),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(22),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[22]~26_combout\);

-- Location: LCCOMB_X52_Y32_N28
\u0|nios2_gen2_0|cpu|Equal127~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~7_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[24]~24_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[23]~25_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[22]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[24]~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[23]~25_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[22]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~7_combout\);

-- Location: LCCOMB_X55_Y34_N26
\u0|nios2_gen2_0|cpu|E_logic_result[28]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[28]~20_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(28) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(28)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(28) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(28) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(28) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(28),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(28),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[28]~20_combout\);

-- Location: LCCOMB_X55_Y32_N28
\u0|nios2_gen2_0|cpu|Equal127~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~6_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[27]~21_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[25]~23_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[26]~22_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[28]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[27]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[25]~23_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[26]~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[28]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~6_combout\);

-- Location: LCCOMB_X55_Y32_N22
\u0|nios2_gen2_0|cpu|Equal127~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~9_combout\ = (\u0|nios2_gen2_0|cpu|Equal127~5_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~8_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~7_combout\ & \u0|nios2_gen2_0|cpu|Equal127~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal127~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal127~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal127~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal127~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~9_combout\);

-- Location: LCCOMB_X54_Y32_N12
\u0|nios2_gen2_0|cpu|E_cmp_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\ = (\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|R_compare_op\(0) & ((!\u0|nios2_gen2_0|cpu|Equal127~9_combout\) # (!\u0|nios2_gen2_0|cpu|Equal127~4_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|Equal127~4_combout\ & (!\u0|nios2_gen2_0|cpu|R_compare_op\(0) & \u0|nios2_gen2_0|cpu|Equal127~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_compare_op\(1),
	datab => \u0|nios2_gen2_0|cpu|Equal127~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_compare_op\(0),
	datad => \u0|nios2_gen2_0|cpu|Equal127~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X54_Y32_N6
\u0|nios2_gen2_0|cpu|E_cmp_result~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\ = (\u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\) # ((\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|Add1~98_combout\ & !\u0|nios2_gen2_0|cpu|R_compare_op\(0))) # 
-- (!\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (!\u0|nios2_gen2_0|cpu|Add1~98_combout\ & \u0|nios2_gen2_0|cpu|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_compare_op\(1),
	datab => \u0|nios2_gen2_0|cpu|Add1~98_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_compare_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\);

-- Location: FF_X54_Y32_N7
\u0|nios2_gen2_0|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X46_Y38_N30
\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X46_Y38_N8
\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X46_Y38_N9
\u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: FF_X47_Y33_N23
\u0|nios2_gen2_0|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X46_Y38_N20
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\u0|nios2_gen2_0|cpu|W_cmp_result~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\,
	datab => \u0|nios2_gen2_0|cpu|W_cmp_result~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X50_Y36_N24
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ & !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\);

-- Location: LCCOMB_X52_Y30_N0
\u0|nios2_gen2_0|cpu|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~0_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(17),
	combout => \u0|nios2_gen2_0|cpu|Add1~0_combout\);

-- Location: LCCOMB_X51_Y33_N18
\u0|nios2_gen2_0|cpu|Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~54_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(17) $ (\u0|nios2_gen2_0|cpu|Add1~0_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~53\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~55\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(17) & ((\u0|nios2_gen2_0|cpu|Add1~0_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~53\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(17) & (\u0|nios2_gen2_0|cpu|Add1~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(17),
	datab => \u0|nios2_gen2_0|cpu|Add1~0_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~53\,
	combout => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~55\);

-- Location: LCCOMB_X50_Y36_N8
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\) # ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~54_combout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\);

-- Location: FF_X50_Y36_N9
\u0|nios2_gen2_0|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(15));

-- Location: LCCOMB_X50_Y35_N30
\u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ = \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ $ (\u0|nios2_gen2_0|cpu|F_pc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_pc\(15),
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\);

-- Location: FF_X50_Y33_N1
\u0|nios2_gen2_0|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(17));

-- Location: LCCOMB_X51_Y33_N20
\u0|nios2_gen2_0|cpu|Add1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~70_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(18) & ((\u0|nios2_gen2_0|cpu|Add1~69_combout\ & (\u0|nios2_gen2_0|cpu|Add1~55\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~69_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~55\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(18) & ((\u0|nios2_gen2_0|cpu|Add1~69_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~55\)) # (!\u0|nios2_gen2_0|cpu|Add1~69_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~55\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~71\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(18) & (!\u0|nios2_gen2_0|cpu|Add1~69_combout\ & !\u0|nios2_gen2_0|cpu|Add1~55\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(18) & ((!\u0|nios2_gen2_0|cpu|Add1~55\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(18),
	datab => \u0|nios2_gen2_0|cpu|Add1~69_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~55\,
	combout => \u0|nios2_gen2_0|cpu|Add1~70_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~71\);

-- Location: LCCOMB_X51_Y33_N22
\u0|nios2_gen2_0|cpu|Add1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~72_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(19) $ (\u0|nios2_gen2_0|cpu|Add1~68_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~71\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~73\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(19) & ((\u0|nios2_gen2_0|cpu|Add1~68_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~71\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(19) & (\u0|nios2_gen2_0|cpu|Add1~68_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(19),
	datab => \u0|nios2_gen2_0|cpu|Add1~68_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~71\,
	combout => \u0|nios2_gen2_0|cpu|Add1~72_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~73\);

-- Location: LCCOMB_X51_Y33_N24
\u0|nios2_gen2_0|cpu|Add1~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~74_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(20) & ((\u0|nios2_gen2_0|cpu|Add1~67_combout\ & (\u0|nios2_gen2_0|cpu|Add1~73\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~67_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~73\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(20) & ((\u0|nios2_gen2_0|cpu|Add1~67_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~73\)) # (!\u0|nios2_gen2_0|cpu|Add1~67_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~73\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~75\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(20) & (!\u0|nios2_gen2_0|cpu|Add1~67_combout\ & !\u0|nios2_gen2_0|cpu|Add1~73\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(20) & ((!\u0|nios2_gen2_0|cpu|Add1~73\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(20),
	datab => \u0|nios2_gen2_0|cpu|Add1~67_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~73\,
	combout => \u0|nios2_gen2_0|cpu|Add1~74_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~75\);

-- Location: LCCOMB_X51_Y33_N26
\u0|nios2_gen2_0|cpu|Add1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~76_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(21) $ (\u0|nios2_gen2_0|cpu|Add1~66_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~75\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~77\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(21) & ((\u0|nios2_gen2_0|cpu|Add1~66_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~75\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(21) & (\u0|nios2_gen2_0|cpu|Add1~66_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(21),
	datab => \u0|nios2_gen2_0|cpu|Add1~66_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~75\,
	combout => \u0|nios2_gen2_0|cpu|Add1~76_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~77\);

-- Location: LCCOMB_X51_Y33_N28
\u0|nios2_gen2_0|cpu|Add1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~78_combout\ = (\u0|nios2_gen2_0|cpu|Add1~65_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(22) & (\u0|nios2_gen2_0|cpu|Add1~77\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(22) & (!\u0|nios2_gen2_0|cpu|Add1~77\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~65_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(22) & (!\u0|nios2_gen2_0|cpu|Add1~77\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(22) & ((\u0|nios2_gen2_0|cpu|Add1~77\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~79\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~65_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(22) & !\u0|nios2_gen2_0|cpu|Add1~77\)) # (!\u0|nios2_gen2_0|cpu|Add1~65_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~77\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~65_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(22),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~77\,
	combout => \u0|nios2_gen2_0|cpu|Add1~78_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~79\);

-- Location: LCCOMB_X51_Y33_N30
\u0|nios2_gen2_0|cpu|Add1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~80_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~64_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(23) $ (!\u0|nios2_gen2_0|cpu|Add1~79\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~81\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~64_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(23)) # (!\u0|nios2_gen2_0|cpu|Add1~79\))) # (!\u0|nios2_gen2_0|cpu|Add1~64_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(23) & 
-- !\u0|nios2_gen2_0|cpu|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~64_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(23),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~79\,
	combout => \u0|nios2_gen2_0|cpu|Add1~80_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~81\);

-- Location: LCCOMB_X51_Y32_N0
\u0|nios2_gen2_0|cpu|Add1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~82_combout\ = (\u0|nios2_gen2_0|cpu|Add1~63_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(24) & (\u0|nios2_gen2_0|cpu|Add1~81\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(24) & (!\u0|nios2_gen2_0|cpu|Add1~81\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~63_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(24) & (!\u0|nios2_gen2_0|cpu|Add1~81\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(24) & ((\u0|nios2_gen2_0|cpu|Add1~81\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~83\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~63_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(24) & !\u0|nios2_gen2_0|cpu|Add1~81\)) # (!\u0|nios2_gen2_0|cpu|Add1~63_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~81\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~63_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(24),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~81\,
	combout => \u0|nios2_gen2_0|cpu|Add1~82_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~83\);

-- Location: LCCOMB_X51_Y32_N2
\u0|nios2_gen2_0|cpu|Add1~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~84_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~62_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(25) $ (!\u0|nios2_gen2_0|cpu|Add1~83\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~85\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~62_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(25)) # (!\u0|nios2_gen2_0|cpu|Add1~83\))) # (!\u0|nios2_gen2_0|cpu|Add1~62_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(25) & 
-- !\u0|nios2_gen2_0|cpu|Add1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~62_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(25),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~83\,
	combout => \u0|nios2_gen2_0|cpu|Add1~84_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~85\);

-- Location: LCCOMB_X51_Y32_N4
\u0|nios2_gen2_0|cpu|Add1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~86_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(26) & ((\u0|nios2_gen2_0|cpu|Add1~61_combout\ & (\u0|nios2_gen2_0|cpu|Add1~85\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~61_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~85\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(26) & ((\u0|nios2_gen2_0|cpu|Add1~61_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~85\)) # (!\u0|nios2_gen2_0|cpu|Add1~61_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~85\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~87\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(26) & (!\u0|nios2_gen2_0|cpu|Add1~61_combout\ & !\u0|nios2_gen2_0|cpu|Add1~85\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(26) & ((!\u0|nios2_gen2_0|cpu|Add1~85\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(26),
	datab => \u0|nios2_gen2_0|cpu|Add1~61_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~85\,
	combout => \u0|nios2_gen2_0|cpu|Add1~86_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~87\);

-- Location: LCCOMB_X51_Y32_N6
\u0|nios2_gen2_0|cpu|Add1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~88_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(27) $ (\u0|nios2_gen2_0|cpu|Add1~60_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~87\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~89\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(27) & ((\u0|nios2_gen2_0|cpu|Add1~60_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~87\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(27) & (\u0|nios2_gen2_0|cpu|Add1~60_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(27),
	datab => \u0|nios2_gen2_0|cpu|Add1~60_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~87\,
	combout => \u0|nios2_gen2_0|cpu|Add1~88_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~89\);

-- Location: LCCOMB_X51_Y32_N8
\u0|nios2_gen2_0|cpu|Add1~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~90_combout\ = (\u0|nios2_gen2_0|cpu|Add1~59_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(28) & (\u0|nios2_gen2_0|cpu|Add1~89\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(28) & (!\u0|nios2_gen2_0|cpu|Add1~89\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~59_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(28) & (!\u0|nios2_gen2_0|cpu|Add1~89\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(28) & ((\u0|nios2_gen2_0|cpu|Add1~89\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~91\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~59_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(28) & !\u0|nios2_gen2_0|cpu|Add1~89\)) # (!\u0|nios2_gen2_0|cpu|Add1~59_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~89\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~59_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(28),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~89\,
	combout => \u0|nios2_gen2_0|cpu|Add1~90_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~91\);

-- Location: LCCOMB_X51_Y32_N10
\u0|nios2_gen2_0|cpu|Add1~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~92_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~58_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(29) $ (!\u0|nios2_gen2_0|cpu|Add1~91\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~93\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~58_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(29)) # (!\u0|nios2_gen2_0|cpu|Add1~91\))) # (!\u0|nios2_gen2_0|cpu|Add1~58_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(29) & 
-- !\u0|nios2_gen2_0|cpu|Add1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~58_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(29),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~91\,
	combout => \u0|nios2_gen2_0|cpu|Add1~92_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~93\);

-- Location: LCCOMB_X51_Y32_N12
\u0|nios2_gen2_0|cpu|Add1~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~94_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(30) & ((\u0|nios2_gen2_0|cpu|Add1~57_combout\ & (\u0|nios2_gen2_0|cpu|Add1~93\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~57_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~93\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(30) & ((\u0|nios2_gen2_0|cpu|Add1~57_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~93\)) # (!\u0|nios2_gen2_0|cpu|Add1~57_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~93\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~95\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(30) & (!\u0|nios2_gen2_0|cpu|Add1~57_combout\ & !\u0|nios2_gen2_0|cpu|Add1~93\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(30) & ((!\u0|nios2_gen2_0|cpu|Add1~93\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(30),
	datab => \u0|nios2_gen2_0|cpu|Add1~57_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~93\,
	combout => \u0|nios2_gen2_0|cpu|Add1~94_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~95\);

-- Location: LCCOMB_X52_Y34_N28
\u0|nios2_gen2_0|cpu|W_alu_result[31]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[31]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[31]~17_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[31]~17_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~96_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[31]~18_combout\);

-- Location: FF_X52_Y34_N29
\u0|nios2_gen2_0|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[31]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(31));

-- Location: LCCOMB_X54_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\);

-- Location: FF_X54_Y28_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(31));

-- Location: FF_X54_Y30_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X54_Y30_N16
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X54_Y31_N30
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X54_Y31_N31
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7));

-- Location: LCCOMB_X52_Y34_N14
\u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(31) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(31),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\);

-- Location: LCCOMB_X54_Y34_N6
\u0|nios2_gen2_0|cpu|R_src1[30]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[30]~37_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \u0|nios2_gen2_0|cpu|R_src1[30]~37_combout\);

-- Location: FF_X54_Y34_N7
\u0|nios2_gen2_0|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[30]~37_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(30));

-- Location: LCCOMB_X52_Y34_N6
\u0|nios2_gen2_0|cpu|W_alu_result[30]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[30]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[30]~18_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~94_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[30]~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[30]~19_combout\);

-- Location: FF_X52_Y34_N7
\u0|nios2_gen2_0|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[30]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(30));

-- Location: LCCOMB_X54_Y31_N12
\u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(30),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\);

-- Location: LCCOMB_X51_Y30_N26
\u0|nios2_gen2_0|cpu|E_src2[29]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[29]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|nios2_gen2_0|cpu|E_src2[29]~3_combout\);

-- Location: FF_X51_Y30_N27
\u0|nios2_gen2_0|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[29]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(29));

-- Location: LCCOMB_X51_Y32_N26
\u0|nios2_gen2_0|cpu|E_logic_result[29]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[29]~19_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(29) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(29)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(29) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(29) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(29) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(29),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(29),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[29]~19_combout\);

-- Location: LCCOMB_X52_Y32_N8
\u0|nios2_gen2_0|cpu|W_alu_result[29]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[29]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[29]~19_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[29]~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~92_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[29]~20_combout\);

-- Location: FF_X52_Y32_N9
\u0|nios2_gen2_0|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[29]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(29));

-- Location: LCCOMB_X54_Y31_N6
\u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(29),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\);

-- Location: LCCOMB_X54_Y34_N26
\u0|nios2_gen2_0|cpu|R_src1[28]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[28]~39_combout\ = (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[28]~39_combout\);

-- Location: FF_X54_Y34_N27
\u0|nios2_gen2_0|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[28]~39_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(28));

-- Location: LCCOMB_X55_Y32_N24
\u0|nios2_gen2_0|cpu|W_alu_result[28]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[28]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[28]~20_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~90_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[28]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[28]~21_combout\);

-- Location: FF_X55_Y32_N25
\u0|nios2_gen2_0|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[28]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(28));

-- Location: LCCOMB_X55_Y32_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(28),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\);

-- Location: LCCOMB_X54_Y34_N12
\u0|nios2_gen2_0|cpu|R_src1[27]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[27]~40_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|nios2_gen2_0|cpu|R_src1[27]~40_combout\);

-- Location: FF_X54_Y34_N13
\u0|nios2_gen2_0|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[27]~40_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(27));

-- Location: LCCOMB_X51_Y32_N20
\u0|nios2_gen2_0|cpu|E_logic_result[27]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[27]~21_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(27) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(27) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(27) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(27))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(27) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(27),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(27),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[27]~21_combout\);

-- Location: LCCOMB_X55_Y32_N26
\u0|nios2_gen2_0|cpu|W_alu_result[27]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[27]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[27]~21_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[27]~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~88_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[27]~22_combout\);

-- Location: FF_X55_Y32_N27
\u0|nios2_gen2_0|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[27]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(27));

-- Location: LCCOMB_X50_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X50_Y28_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(27));

-- Location: FF_X55_Y31_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X55_Y31_N28
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X55_Y32_N20
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X55_Y32_N21
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X55_Y32_N6
\u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(27),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout\);

-- Location: LCCOMB_X54_Y34_N14
\u0|nios2_gen2_0|cpu|R_src1[26]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[26]~41_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_gen2_0|cpu|R_src1[26]~41_combout\);

-- Location: FF_X54_Y34_N15
\u0|nios2_gen2_0|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[26]~41_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(26));

-- Location: LCCOMB_X51_Y32_N22
\u0|nios2_gen2_0|cpu|E_logic_result[26]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[26]~22_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(26) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(26)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(26) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(26) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(26) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(26),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(26),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[26]~22_combout\);

-- Location: LCCOMB_X55_Y32_N4
\u0|nios2_gen2_0|cpu|W_alu_result[26]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[26]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[26]~22_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[26]~22_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~86_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[26]~23_combout\);

-- Location: FF_X55_Y32_N5
\u0|nios2_gen2_0|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[26]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(26));

-- Location: LCCOMB_X50_Y28_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X50_Y28_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(26));

-- Location: FF_X55_Y31_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X55_Y31_N10
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X55_Y32_N0
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X55_Y32_N1
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2));

-- Location: LCCOMB_X54_Y32_N24
\u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(26) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(26),
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~27_combout\);

-- Location: LCCOMB_X52_Y31_N2
\u0|nios2_gen2_0|cpu|E_src2[25]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[25]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[25]~7_combout\);

-- Location: FF_X52_Y31_N3
\u0|nios2_gen2_0|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[25]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(25));

-- Location: LCCOMB_X52_Y32_N26
\u0|nios2_gen2_0|cpu|E_logic_result[25]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[25]~23_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(25) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(25)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(25) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(25)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(25),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(25),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[25]~23_combout\);

-- Location: LCCOMB_X55_Y32_N14
\u0|nios2_gen2_0|cpu|W_alu_result[25]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[25]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[25]~23_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[25]~23_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~84_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[25]~24_combout\);

-- Location: FF_X55_Y32_N15
\u0|nios2_gen2_0|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[25]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(25));

-- Location: LCCOMB_X55_Y32_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(25),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~28_combout\);

-- Location: LCCOMB_X47_Y29_N16
\u0|nios2_gen2_0|cpu|d_writedata[24]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X47_Y29_N17
\u0|nios2_gen2_0|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(24));

-- Location: LCCOMB_X47_Y32_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: M9K_X53_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000F0000F00000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B00000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[50]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(50) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(12)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(14))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(50));

-- Location: M9K_X73_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C6083000000C0000067E300C4000000001C600000180000067E300C4E27180000E0000C7E300C60020000678C0318003000067C601801C300042000042000042000210020100040810010040021000108008810180208C08008106002100037D19EC3F03D7020400542802114601424008040A192C00A20CC420000028AEF4040000000846DBC26028131D10B3208368A007E0C900480017046BF1522845DA80",
	mem_init1 => X"0510396900400FC00000100200040E000000800028001F20100843E00F90080221F0122448836109066C220B64C82D9EE91016AA0C03421016A008EE001000200000101C7001C00810280001014830011908D000F9C4001C00103BB40044003E31C41442020000003C00A0000400002013A04020001000A29829007E8012004448F603F4F002EF0140210001104010007000808014080400016281007D40100802091F600010A1101000203625010802001EDFB20EA1AFF0141841E0E8C3C1080100000000E18000020101B1800200000000003C60008047C42300000100000000388000000070C08040D8C00803C0100030102183F0C0000C08010036300C63",
	mem_init0 => X"EEBFF862020040101FEC6010800000001FC400788000000F10000003C679FC4460001C60001C600000003E300C4F888C00008400019E300C6059C16700199C00999CF100000000000000007E300000000000000000000300000000007F18000000000000000000000500000000FE20000000000003E20000788000000038800000000002000000000400000000071801C038003F18C1F8C0078C601F8C601F8C6C63078CFC67C6478C00000000000000000004002000000007F28233F0E307EFDFB101807C40000000000000000000007C0658500324086832C603603121002D60000DB180601F180C000301F000030301E30000028000075E1E1F281FC1E200",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N24
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~1_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~1_combout\);

-- Location: LCCOMB_X54_Y30_N12
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~1_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X54_Y31_N8
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\);

-- Location: FF_X54_Y31_N9
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0));

-- Location: LCCOMB_X52_Y32_N10
\u0|nios2_gen2_0|cpu|W_alu_result[24]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[24]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[24]~24_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~82_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[24]~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[24]~25_combout\);

-- Location: FF_X52_Y32_N11
\u0|nios2_gen2_0|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[24]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(24));

-- Location: LCCOMB_X54_Y31_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(24),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~29_combout\);

-- Location: LCCOMB_X54_Y34_N28
\u0|nios2_gen2_0|cpu|R_src1[23]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[23]~44_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	combout => \u0|nios2_gen2_0|cpu|R_src1[23]~44_combout\);

-- Location: FF_X54_Y34_N29
\u0|nios2_gen2_0|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[23]~44_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(23));

-- Location: LCCOMB_X52_Y32_N22
\u0|nios2_gen2_0|cpu|E_logic_result[23]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[23]~25_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(23) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(23)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(23) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(23)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(23),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(23),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[23]~25_combout\);

-- Location: LCCOMB_X52_Y32_N4
\u0|nios2_gen2_0|cpu|W_alu_result[23]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[23]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[23]~25_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[23]~25_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|Add1~80_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[23]~26_combout\);

-- Location: FF_X52_Y32_N5
\u0|nios2_gen2_0|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[23]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(23));

-- Location: LCCOMB_X51_Y29_N8
\u0|nios2_gen2_0|cpu|E_st_data[20]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[20]~9_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[20]~9_combout\);

-- Location: FF_X51_Y29_N9
\u0|nios2_gen2_0|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[20]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(20));

-- Location: LCCOMB_X51_Y28_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: FF_X51_Y28_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X50_Y29_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(21) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(21),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: FF_X50_Y29_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X52_Y28_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(21),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout\);

-- Location: LCCOMB_X49_Y29_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X49_Y29_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X52_Y29_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: FF_X52_Y29_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X52_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(22),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\);

-- Location: LCCOMB_X46_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X46_Y28_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X51_Y28_N22
\u0|mm_interconnect_0|cmd_mux_001|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: FF_X51_Y28_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X50_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(23),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\);

-- Location: LCCOMB_X52_Y29_N14
\u0|mm_interconnect_0|cmd_mux_001|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: FF_X52_Y29_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X52_Y28_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(2)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(2),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X53_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "chenillard:u0|chenillard_nios2_gen2_0:nios2_gen2_0|chenillard_nios2_gen2_0_cpu:cpu|chenillard_nios2_gen2_0_cpu_nios2_oci:the_chenillard_nios2_gen2_0_cpu_nios2_oci|chenillard_nios2_gen2_0_cpu_nios2_ocimem:the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram_module:chenillard_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y29_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X44_Y29_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X44_Y29_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\);

-- Location: LCCOMB_X46_Y28_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X46_Y28_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X46_Y28_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\);

-- Location: LCCOMB_X42_Y28_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(25) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(25) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\);

-- Location: LCCOMB_X44_Y30_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\);

-- Location: FF_X42_Y28_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(24));

-- Location: LCCOMB_X42_Y28_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(24)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\);

-- Location: FF_X42_Y28_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(23));

-- Location: FF_X42_Y28_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LCCOMB_X46_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X46_Y28_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X46_Y28_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(20),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout\);

-- Location: LCCOMB_X54_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X54_Y28_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(23));

-- Location: FF_X54_Y30_N15
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X54_Y30_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[23]~8_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \u0|nios2_gen2_0|cpu|F_iw[23]~8_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\);

-- Location: LCCOMB_X54_Y31_N0
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\);

-- Location: FF_X54_Y31_N1
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X52_Y32_N30
\u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(23),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~30_combout\);

-- Location: LCCOMB_X52_Y29_N28
\u0|nios2_gen2_0|cpu|E_st_data[22]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\);

-- Location: FF_X52_Y29_N29
\u0|nios2_gen2_0|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(22));

-- Location: LCCOMB_X52_Y29_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: M9K_X53_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DEF545000000500000223500680100844082A000000A0000022350068140A80000400004235006A000000020D401A80610000246A00C002322AF208AAF208AAF225579088010004081015005957912ABC822AF5DD95608C1AC2F5A65579120F044121801102300480DCB942010411CA45982442190042E20BA00A04FC3944FD44505C1CE18681395832A08000A72E036080AAA3A8E28C30E6646008CA68EEDA83",
	mem_init1 => X"2060D015125935501920101C00AC31004230FF407942AB0018A016D15588442C0B68DBB76EC7814F8D2225FFECCBE27FB7D8B0A9BC9BCA9B40A31FF401478563800455D86001800AB000000C10212455000991155A80002A000055580004D557B180154A02B47889C100AC1A04000560159C4544489E002008094AAA001A18484335001B0850AA0B6E51C4044040C40861058024114008004080AB029A89001980878AF480B0A0A6B6803122ADB5680280B78013072AB66126A2E884D4B34009020000000414C000E201001A8402804020008006A100A004681504C510060200000D01B738020A6080400D400001400210100000811A600004081105035006A0",
	mem_init0 => X"A28A8D31422845100A86A00006A740401468024500004108A00010422A294682A08006A08006A6CACC002350068450540000000000835006A040C10321000C00000C1A003656618A901360515002400220000501029112208210120051A8012002808400844042911020821200A3402884202008211408404514900000050001102051FD8000220140A004000000A820600A0191A8808D4080D44208D44208D4003500D446A06A00D403000618000000080800300600030005180100C0350183061A0E70A28000010400008206A74040228628820714414831480A6070A404001333201A800131A800480013189C350280350000001A0801B5555F081EA95703",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010F11110F1111F00111111111111111111111111111111111111111111111111",
	mem_init0 => X"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017D00000000000000000000000000000100000000011100000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y28_N18
\u0|nios2_gen2_0|cpu|F_iw[22]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~5_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~5_combout\);

-- Location: LCCOMB_X54_Y31_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[22]~5_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[22]~5_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\);

-- Location: LCCOMB_X54_Y31_N22
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\);

-- Location: FF_X54_Y31_N23
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X55_Y32_N16
\u0|nios2_gen2_0|cpu|W_alu_result[22]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[22]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[22]~26_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[22]~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~78_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[22]~27_combout\);

-- Location: FF_X55_Y32_N17
\u0|nios2_gen2_0|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[22]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(22));

-- Location: LCCOMB_X55_Y32_N12
\u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(22),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~31_combout\);

-- Location: LCCOMB_X54_Y34_N16
\u0|nios2_gen2_0|cpu|R_src1[21]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[21]~46_combout\ = (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datad => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[21]~46_combout\);

-- Location: FF_X54_Y34_N17
\u0|nios2_gen2_0|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[21]~46_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(21));

-- Location: LCCOMB_X52_Y32_N14
\u0|nios2_gen2_0|cpu|W_alu_result[21]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[21]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~76_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[21]~28_combout\);

-- Location: FF_X52_Y32_N15
\u0|nios2_gen2_0|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[21]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(21));

-- Location: FF_X41_Y29_N27
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X50_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X50_Y28_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(21));

-- Location: FF_X50_Y31_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X50_Y31_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\);

-- Location: LCCOMB_X49_Y31_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\);

-- Location: LCCOMB_X54_Y31_N24
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\);

-- Location: FF_X54_Y31_N25
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X54_Y32_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~32_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(21) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(21),
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~32_combout\);

-- Location: LCCOMB_X54_Y34_N2
\u0|nios2_gen2_0|cpu|R_src1[20]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[20]~47_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	combout => \u0|nios2_gen2_0|cpu|R_src1[20]~47_combout\);

-- Location: FF_X54_Y34_N3
\u0|nios2_gen2_0|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[20]~47_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(20));

-- Location: LCCOMB_X52_Y33_N24
\u0|nios2_gen2_0|cpu|W_alu_result[20]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[20]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~74_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[20]~29_combout\);

-- Location: FF_X52_Y33_N25
\u0|nios2_gen2_0|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[20]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(20));

-- Location: LCCOMB_X52_Y30_N14
\u0|mm_interconnect_0|cmd_mux_002|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(19),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: LCCOMB_X51_Y28_N0
\u0|mm_interconnect_0|cmd_mux_002|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: M9K_X33_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000F0000F00000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026600000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X5_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009CE100C42A57D222C4CF10912372970899D218854AFA442C4CF1091229148795DBE45899F10912108E82C4CC42448621722C4CE212261D240501800D01800D0180680C00C8CFAA1004100000A80C034060030200618012000402008680C030801A6140086008114452040892A214A050202503130652B08A00A454002042C00100A0281000006000C000400A10900541510000802221080004026060100080000",
	mem_init1 => X"44400910008800194048C8190000004000020088011000521890001800288C24000C2408102010104001848022011042C00100100000004115C140512800C00842094062882328A00040018B4124024040224100000800004000078200000000E2292A0000C20522028A1AA541402004008600000002A35EA0048001001E00415001E4440400000000002708882F22124800000000D1733C890100002000000091100068010141000008034908000080D40C0036301000040080273088C028A180800000039076B52984CF0856AAA8643E4372A217AAAAEE22509722AB7288A0D0844ED94BE7482261318434BBA7D2F57A66F6EF7F882CAA982624CB61091216",
	mem_init0 => X"9A69C4168991324CFFC21BF5AA224CE3FE2225644700B3BC88E02CEF21F9E22A16FAC216FAC213557E897109123E4543112BCC8B1331091217739DCEF6B33B97B33A88D1DAABD4553B39B4F90D66C335535C8A738D3BBB5DB4A5B76BF886B36E4539CC0D6AA6CD3BBD5DB4B76BF1185152B2A6A4BF9154AB6449491131E44922AF57A282D692556288A9AB1899BC84A84B0B227886DBC4316C4365BC4365BC42D8908C43A21E21C4423AE34554BF6A9A929749A9752A5AA9708F604EAA10BD503548B969F2379C02CEC701676A224CE3F310500420280290828014820140084200001B4840C01884500014018F8080AB8F109F6B20821DE08000017208000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y24_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: LCCOMB_X47_Y28_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X47_Y28_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(20));

-- Location: FF_X45_Y31_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X45_Y31_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\);

-- Location: LCCOMB_X45_Y31_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\);

-- Location: LCCOMB_X54_Y31_N20
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\);

-- Location: FF_X54_Y31_N21
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X54_Y31_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~33_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(20),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~33_combout\);

-- Location: LCCOMB_X52_Y30_N4
\u0|nios2_gen2_0|cpu|E_st_data[19]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[19]~10_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[19]~10_combout\);

-- Location: FF_X52_Y30_N5
\u0|nios2_gen2_0|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[19]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(19));

-- Location: LCCOMB_X52_Y30_N20
\u0|mm_interconnect_0|cmd_mux_001|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(19) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(19),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: FF_X52_Y30_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X52_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(19),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout\);

-- Location: LCCOMB_X44_Y28_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X44_Y28_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(19));

-- Location: FF_X44_Y28_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X44_Y28_N20
\u0|mm_interconnect_0|rsp_mux|src_payload~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\);

-- Location: M9K_X33_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108640400A47F222C44F10112172970899D2080148FE442C44F1011209048391DBE45889F10112001B82C44C40448203722C44E202275D264501190D01190D01106808C098AE8108060C0000A8088340464202004100F10004020006808838933A01402267889244D306085AA214B0582225833B8652B8C900A452002042CF018090241000126000B820400CF3901509710000402220040004023E6471009D000",
	mem_init1 => X"C4C0097A000800194048A8110000043000012184011800569895001C00298C25800D244891281130500344806201104AC82408100000814135814050E200B00432084052480028900010018B4120024020044100000300000028000000A004008123202000C20522028F5AA5794020020087A4000002B35EA20C8001101E00415001E5423C00000000002709842B2211C800000800C752FB8702000020040000911100E8000F17000008034018000080F40C5676445000080080273088C0188378000000439076B52582CF0816A7A8643E436AA207A9EA6E20501722A97A88A0D0840ED94BE7482160B184148BA7D2D55A26D6AD7F882CAA881622CA61011202",
	mem_init0 => X"8B29C4128590B22CDFC20BDCEA224CE3FE2025640700B3BC80E02CEF2079E20A04FA8204FA8203557E817101121E41410122CC8B1131011206D51B54F6955396D5528851DAABD4553B39B4F90526C335515C8A738D3BB75DB4A5B76BF882936E4539CC0D6AA2CD3BB75DB4B76BF1085152B2A6A4BF9054A96409491131E40922AF57A282D692556288E9AB1899BC80A64ACB227881DBC40D6C40F5BC40F5BC4003900440A2062064403AE2C554BEEA9A929741A935265A99708A5C000110000011483969F2179C02CEC701676A224CE3F3185804322C06B8C2C055A32160A8108000004800101880220008818C80802F8F101F6B31821DE08000013028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y27_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: LCCOMB_X44_Y28_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\);

-- Location: LCCOMB_X54_Y32_N30
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\);

-- Location: FF_X54_Y32_N31
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X55_Y35_N10
\u0|nios2_gen2_0|cpu|W_alu_result[19]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[19]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~72_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[19]~30_combout\);

-- Location: FF_X55_Y35_N11
\u0|nios2_gen2_0|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[19]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(19));

-- Location: LCCOMB_X55_Y35_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~34_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(19),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~34_combout\);

-- Location: LCCOMB_X52_Y30_N24
\u0|nios2_gen2_0|cpu|E_st_data[18]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[18]~11_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[18]~11_combout\);

-- Location: FF_X52_Y30_N25
\u0|nios2_gen2_0|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[18]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(18));

-- Location: LCCOMB_X52_Y30_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: M9K_X33_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DEF400CC6AF7F222E9CF10D0237697599BF2198D5EFE442E9CF10D02291487BDDBE45D39F10D02198E82E9CC43408669722E9CE21A061D250D01881D01881D0180680C01C18EC00004200800A808034062070004618063180480048680C03C941A08400026889656522448122256A2512E671357365A318A01A45400204A400310A038700000E086C343440A198055435180008162D1080007027E689441A2101",
	mem_init1 => X"C0706900448A001B4048CD11000004080002008C011800D61896001C00698C25000D250A14281614508104026A10504246810037E22085430DC148192800C0194209805040000C8000C001CB41200840C00245400009000040080002003004008500200100CB0522028E5AE559C020100486A4040202EB5EA0448001001E00404001E54204200000AC000708803B2A9048004000004252388185008020800060BB1E1A68200303000008014008000080FE0C48364250000800942F3188C3280130D00000939076B5390C8F0876A3A8E47E4762A21FA8EA6E2210972AE9728AA8D5844ED94BEFC82643218435CBB7D2D5DCE6D6AD7F883EAB38642C8A610D0210",
	mem_init0 => X"8309C412991322C8DFC21BD4AAE3CDF3FE22FDE4577FB7FC8AEFEDFF2179E22216FAC216FAC21B557E91710D023E44432572EC8BA7310D021F531D4CF7D13396913288D5DAABD4557F7DB5F90D2EC335515CCA77CD7FF3DDBCE5F76BF886976E653BEC0D6AA2CD7FF5DDBCF76BF1185552B2A6A41F91D4A96469491931E44932EF57A286DE935D6289A9AB1899BC84A16A0B327884DBC4216C4275BC4275BC4249108442A2162144423AE24554BE6A9FF3F741A935225A89708A47A2A01085400408B969F237DDFEDFD77F6FEAE3CDF3F315700CAEB80692AB80D48AEBC0AA800888890842449884002040098C8020EBDF109F7BA28E3DF08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y26_N8
\u0|nios2_gen2_0|cpu|F_iw[18]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\);

-- Location: FF_X41_Y29_N21
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X49_Y32_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X49_Y32_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(18));

-- Location: FF_X49_Y32_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X49_Y32_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\);

-- Location: LCCOMB_X50_Y30_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\);

-- Location: LCCOMB_X54_Y32_N4
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\);

-- Location: FF_X54_Y32_N5
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X52_Y33_N10
\u0|nios2_gen2_0|cpu|W_alu_result[18]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[18]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~70_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[18]~31_combout\);

-- Location: FF_X52_Y33_N11
\u0|nios2_gen2_0|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[18]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(18));

-- Location: LCCOMB_X54_Y32_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~35_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(18),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~35_combout\);

-- Location: LCCOMB_X51_Y35_N24
\u0|nios2_gen2_0|cpu|E_src1[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(17),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\);

-- Location: FF_X51_Y35_N25
\u0|nios2_gen2_0|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(13));

-- Location: LCCOMB_X54_Y33_N2
\u0|nios2_gen2_0|cpu|W_alu_result[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[13]~11_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[13]~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\);

-- Location: FF_X54_Y33_N3
\u0|nios2_gen2_0|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(13));

-- Location: LCCOMB_X47_Y31_N28
\u0|mm_interconnect_0|cmd_mux_002|src_data[49]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(49) = (\u0|nios2_gen2_0|cpu|W_alu_result\(13) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(11))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(13) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(49));

-- Location: M9K_X53_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CE75D0C00A47D222C04F10DB237BD74EB9D2180148FA442C04F10DB229148791DBE45809F10DB2100A82C04C436C8601722C04E21B675D240501060D01060D010C680830808E800004200030A8086340418202004500101E04020016808630801A0040002008104452040A1A2214A050202503130652308800A450812042400100812010420060008820410C32881501510000002200010204022060100080000",
	mem_init1 => X"40400900001A001B40488C1100000008000000C1051800561897001C00298C25800C240810201010400114002200104240000010000000410599501020A4800006B8A04000000880000001CB41200840005065000000000000000000001000008000200004C20522028A1AA5C1C22000008600000302BB5EA0048001001E36405001E4400400000000040708802B2210480000002240523881010000200000E091100568000101000008414008000084D40C0036001000020980273088C0081100800000039076BDA1008F085EA2A8643E4362E217A8AA6E22509F2AA9728AA8D5C44ED94BE74820402184348BA7D2D55826D6ADFF882DAA0804208A610DB210",
	mem_init0 => X"8209C41281102208DFC21BD4AA326CE3FE2225644768B3BC88ED2CEF2179E22A14FA8214FA8213557E81710DB23E45430122CC8B01310DB216511944F69913D6991288D1DAABF4553F39B5F90D26C335515C8A738D3BB35DB4A5B76BF886936E4539CC0D6AA2CD3BB55DB4B76BF118515ABAE6B41F9154A96469691131E44922AF57A282D692556288ABAB1899BC84E06A0B227884DBC4216C4265BC4265BC4200908442E216214C423AE24554BE6A9A929741A935225A89708A4380001080000048B969F2379DA2CEC769676A326CE3F310500420280290828014820140080000000048500018850889A2238C8AA0ABDF109F6B20C31DE08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: LCCOMB_X50_Y31_N20
\u0|nios2_gen2_0|cpu|F_iw[21]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[21]~41_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	combout => \u0|nios2_gen2_0|cpu|F_iw[21]~41_combout\);

-- Location: LCCOMB_X50_Y31_N6
\u0|nios2_gen2_0|cpu|F_iw[21]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[21]~42_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[21]~41_combout\) # (((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[21]~41_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[21]~42_combout\);

-- Location: FF_X50_Y31_N7
\u0|nios2_gen2_0|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[21]~42_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(21));

-- Location: LCCOMB_X52_Y31_N8
\u0|nios2_gen2_0|cpu|E_src2[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\);

-- Location: FF_X52_Y31_N9
\u0|nios2_gen2_0|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(17));

-- Location: LCCOMB_X50_Y33_N14
\u0|nios2_gen2_0|cpu|E_logic_result[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(17) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(17) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(17) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(17) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (!\u0|nios2_gen2_0|cpu|E_src1\(17) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(17),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(17),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\);

-- Location: LCCOMB_X54_Y33_N16
\u0|nios2_gen2_0|cpu|W_alu_result[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[17]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\);

-- Location: FF_X54_Y33_N17
\u0|nios2_gen2_0|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(17));

-- Location: LCCOMB_X54_Y32_N0
\u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(17),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\);

-- Location: LCCOMB_X50_Y29_N26
\u0|nios2_gen2_0|cpu|E_st_data[21]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[21]~8_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[21]~8_combout\);

-- Location: FF_X50_Y29_N27
\u0|nios2_gen2_0|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[21]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(21));

-- Location: LCCOMB_X50_Y29_N4
\u0|mm_interconnect_0|cmd_mux_002|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(21) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(21),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: M9K_X33_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000009223800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DAD040CC6AF6F222ED4F108123F69F589DF2198D5EDE442ED4F10812391C87B9DAE45DA9F10812190B82ED4C42048649322ED4E210261F270D019D1D011D1D01186808E199EFEB18023C0830A80CC340674602004500F11E0482041680CC3C971A68402820089752530E08DA825CB0486464812B8652384B0120168100424F0080B13C5000106086BF23440CC390454B718000C122D10D0206127E6430409F005",
	mem_init1 => X"50E0496A228A001FC048AC510000007908010005051800D09897001C00680C25800D251A142812345083C4826A1050424E810813E020854125D94858EAA0B01D3369A062C8222CB0009001CB41240A40A0746540000300000028000000B00000C62B2A2104CB0522028D5AE5B9C220160085A4000302FA5680048001101E36415001E4403C200000AC0427088C3F2A93C800400822C772FF8F810080208000E0BB110268200F57000008434818000084FE0C5E367610000E00842F3188C0109378D3FFFCC39076B5358ACF0876A7A8E47E476AA21FA9EA6E23D0F722E96A88A0D0847ED94BF7C83562B18435CBB3D2D55EA6D6AD7F883EABA8562ACA6108121E",
	mem_init0 => X"9B69C41A9592B2ACDFC21FFDEAA34EF3FE2235E47F84BBFC8FF0AEFF21F9E23A1CF2821CF2821B557E997108123E4743357AE48BB53108121EC51B14F7D45396D45288D7DAABD4557BBDB4F90D2EEB35597CCA7BEDFFF7DDBEE5F76BF886977E653DEEAD6AB2EDFFF7DDBCF76BF11D5552B2A6A41F91D4A96449495971E47932AF57B286D6935576C9E9AB9899BC86AE4BEB327887DBC43D6C43F5BC43F5BC434B90E443A21E216443BAE2C554BEEA9AD2D741A935265A99708B5C0C0510F0401548F969F23FFE12EFDF8577EAA34EF3F314780CA2BC06BAA3C0D5AA2BE0A89080000048601018862A004A818C80A0E78F10FF7BD28A1DF88000213028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y31_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: FF_X41_Y29_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X46_Y31_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LCCOMB_X46_Y31_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X54_Y31_N2
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\);

-- Location: FF_X54_Y31_N3
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X54_Y33_N10
\u0|nios2_gen2_0|cpu|W_alu_result[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[16]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\);

-- Location: FF_X54_Y33_N11
\u0|nios2_gen2_0|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(16));

-- Location: LCCOMB_X54_Y33_N4
\u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(16),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\);

-- Location: LCCOMB_X51_Y31_N20
\u0|nios2_gen2_0|cpu|d_writedata[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X51_Y31_N21
\u0|nios2_gen2_0|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(31));

-- Location: LCCOMB_X55_Y30_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: M9K_X53_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000F0000F00000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA00000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800846D222C04FFFCBFF7BC70E38DFF00108DA442C04FFFCBFEFF7FF1192E45809FFFCBFF00A82C04FFF2FFC01322C04FFF97C1DF802FC62AAFC62AAFC66D7E31A8230556A934FF20F97E336BF18AA7DFB137FEC00FD7DFA4D7E3363000000000000000000A00000600061402100101000480420050D000BF1C7000800105DC409001453F032AD2F71EB507A8A805FFF419CA097EE78E41000000600000",
	mem_init1 => X"320A045044607FF03B1532A241FFE93426B99424F307FFFEFFE0BFF3FFFFBFF85FF800000000000000004000200000000002F8000000004004A7000282702FE4A6F25EC003D00257FFA7FA1014C976FF9005CBBFFFE5FF7EBFDAFF89FF6003FE880015FE03A482DD41612112BE922FEAB371532A807E0CA1593A7FFFB51FFEB00FFF00400402EE1F0101ECA67540856D850F982219400CC32678FFC55469381FC400000000FCB001F001B536F00F000381F00000002000004901F0020000100D0780000001FFE6BDB188CDFFCEA2A0603A0162FFF3A8AA6FFE7F8F2AA9628AA8D5FFCED94BE37FE46231FFF08B23D2D51826D6ADEBFFE5A2084628CA7FFCBFF0",
	mem_init0 => X"8209FFF29192328CDFFFFBD4AA224C63DFFE257FC768B1BFF8ED2C6FFF7FFFEFF0D29FF0D29FF3557E017FFCBFFFFDFE0022C48B013FFCBFF0410104768010168012FF81DAABF4553F19B5FFF826C125515C8A71853BB35DB4A5376BFFFC136E4538CC054AA2C53BB55DB4B76BFFF85142A226841BFF14A17FE9091131FFC1228A56A202D492512088A9AB1899BFFC206A0F227FFCDBFFE16FFE65BFFE65BFFE00FF87FEFFF7FF4FFE1A8205549A6A9A909541A935225A897FFA438000FF8000007F9969FFF79DA2C6C769636A224C637E6000014000000400000010000000000000007FD0001FFD0089A023F800AF83DDFF8D6B00821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y26_N10
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\);

-- Location: LCCOMB_X55_Y30_N12
\u0|nios2_gen2_0|cpu|F_iw[31]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[31]~75_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[31]~75_combout\);

-- Location: LCCOMB_X54_Y30_N20
\u0|nios2_gen2_0|cpu|F_iw[31]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[31]~76_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[31]~75_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~11_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[31]~75_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[31]~76_combout\);

-- Location: FF_X54_Y30_N21
\u0|nios2_gen2_0|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[31]~76_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(31));

-- Location: LCCOMB_X50_Y33_N22
\u0|nios2_gen2_0|cpu|E_src1[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\);

-- Location: FF_X50_Y33_N23
\u0|nios2_gen2_0|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(14));

-- Location: LCCOMB_X50_Y33_N4
\u0|nios2_gen2_0|cpu|E_logic_result[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(14) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(14) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(14) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(14) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1))) # (!\u0|nios2_gen2_0|cpu|E_src2\(14) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(14),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(14),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\);

-- Location: LCCOMB_X54_Y33_N6
\u0|nios2_gen2_0|cpu|W_alu_result[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[14]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\);

-- Location: FF_X54_Y33_N7
\u0|nios2_gen2_0|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(14));

-- Location: LCCOMB_X52_Y32_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\);

-- Location: LCCOMB_X51_Y30_N22
\u0|nios2_gen2_0|cpu|E_st_data[16]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\);

-- Location: FF_X51_Y30_N23
\u0|nios2_gen2_0|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[16]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(16));

-- Location: LCCOMB_X51_Y28_N8
\u0|mm_interconnect_0|cmd_mux_001|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: FF_X51_Y28_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X52_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(16),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10_combout\);

-- Location: LCCOMB_X46_Y27_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X45_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\);

-- Location: LCCOMB_X45_Y26_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X45_Y26_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X45_Y26_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\);

-- Location: LCCOMB_X45_Y30_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(21)) # 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X45_Y30_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(20));

-- Location: FF_X45_Y26_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LCCOMB_X45_Y26_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X45_Y26_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X45_Y26_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\);

-- Location: LCCOMB_X45_Y30_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(22)) # 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\);

-- Location: FF_X45_Y30_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(21));

-- Location: FF_X45_Y26_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21));

-- Location: FF_X45_Y28_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X45_Y30_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\);

-- Location: LCCOMB_X45_Y30_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(20) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(20) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\);

-- Location: FF_X45_Y30_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(19));

-- Location: LCCOMB_X45_Y26_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X45_Y26_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LCCOMB_X47_Y30_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: LCCOMB_X47_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X47_Y30_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X47_Y30_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X46_Y30_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X47_Y30_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X49_Y30_N14
\u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((\u0|nios2_gen2_0|cpu|hbreak_pending~q\) # (\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_pending~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X49_Y30_N15
\u0|nios2_gen2_0|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X47_Y32_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(3)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X47_Y32_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X49_Y30_N24
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\) # 
-- ((\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ & !\u0|nios2_gen2_0|cpu|F_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X49_Y30_N25
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X49_Y30_N18
\u0|nios2_gen2_0|cpu|hbreak_req~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & (((\u0|nios2_gen2_0|cpu|W_valid~q\) # 
-- (!\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\)))) # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & (\u0|nios2_gen2_0|cpu|hbreak_pending~q\ & 
-- ((\u0|nios2_gen2_0|cpu|W_valid~q\) # (!\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_pending~q\,
	datac => \u0|nios2_gen2_0|cpu|W_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X49_Y32_N18
\u0|nios2_gen2_0|cpu|F_iw[18]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\);

-- Location: LCCOMB_X49_Y30_N10
\u0|nios2_gen2_0|cpu|F_iw[18]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~53_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~53_combout\);

-- Location: LCCOMB_X49_Y30_N22
\u0|nios2_gen2_0|cpu|F_iw[18]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~54_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[18]~53_combout\) # ((\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & !\u0|nios2_gen2_0|cpu|hbreak_enabled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[18]~53_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~54_combout\);

-- Location: FF_X49_Y30_N23
\u0|nios2_gen2_0|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[18]~54_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(18));

-- Location: LCCOMB_X51_Y29_N18
\u0|nios2_gen2_0|cpu|R_src2_lo[12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(18)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3_combout\);

-- Location: FF_X51_Y29_N19
\u0|nios2_gen2_0|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(12));

-- Location: LCCOMB_X52_Y33_N6
\u0|nios2_gen2_0|cpu|Add1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~5_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(12),
	combout => \u0|nios2_gen2_0|cpu|Add1~5_combout\);

-- Location: LCCOMB_X52_Y35_N16
\u0|nios2_gen2_0|cpu|W_alu_result[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[12]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\);

-- Location: FF_X52_Y35_N17
\u0|nios2_gen2_0|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(12));

-- Location: LCCOMB_X49_Y31_N4
\u0|mm_interconnect_0|cmd_mux_002|src_data[48]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(48) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(10)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(12))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(48));

-- Location: LCCOMB_X46_Y30_N26
\u0|mm_interconnect_0|cmd_mux_002|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: M9K_X53_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000009201800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D6B7D8442A57D223C44F185031F29F099FF3080148FA443C44F185030984C395D3E45889F1850300AA82C44C6140C201722C44E30A075D3C0541000D41800D41806A0800C28D280024020100EA080350600342804100100005428006A08023801A0040002568504044000800860AA1000821034736CA100800AC5000204B4000088020300002E8018410D068249015005310000062008000054A2068D601800E0",
	mem_init1 => X"D05029000B7C00100000C101410014C040020208011400561890C01A00298C24600C080000001410401180802202004A40020030008408430D8100402000880003580070C3F108040040018B41340060402041A000080000400005820003A400A808281000C20520028A088541402800088600010402A35CA35090010A1E08404001438D430001900108050180053210582804010050623C09054000210A8000D51E1DE8150141010008010908080080D50C0036081000000090373288C308218403FFFE439876B52180CF0C06A2AE673E7373A307A8AAEE3098072AAB72AAAADD861ED94BFFCC20603186149BA7D2D5DA2EFEAD7F8C24AA880620DA61850306",
	mem_init0 => X"BAEBC6168190320DDFC30FD4AA224FFBFE3165E60FFABFFCC1FF2FFF3079E30306FAC306FAC303557E897185031E60610123CC8B1131850306591964F691939E91928C13DAABD4553FFDBFF98526C135517C8A7FC5BBB35DB6A5B76FF8C2937E453FEC0D6AA2C5BBB55DB4B76BF1885952B2A6E61F9854A96629491131E60122EB57B2E2D6925D62C8A9AB9AD9BCC0A86A0B2278C0DBC6016C6065BC6165BC6080182461A30E30C4601AFB7554BF6A9B939749AD752A7AE9F08A63EEAA181D10310C3969F31FBFEAFFCFF97FEA224FF3F37050056428029482801492414008000000090C004018C0490212418D80082BDF180F6BA0823DF08000213028020104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y30_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(11) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: M9K_X53_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010FCCDD0FCCDDF00DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
	mem_init0 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B2600000000000000000000000000000A000000000DDD00000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: LCCOMB_X46_Y31_N20
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X46_Y31_N21
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X49_Y28_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X49_Y28_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(13));

-- Location: FF_X50_Y31_N27
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X50_Y31_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: LCCOMB_X50_Y31_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: LCCOMB_X54_Y32_N22
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\);

-- Location: LCCOMB_X49_Y34_N20
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ = ((\u0|nios2_gen2_0|cpu|D_iw\(4)) # ((\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X54_Y32_N23
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X52_Y35_N6
\u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(13) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\);

-- Location: LCCOMB_X51_Y31_N30
\u0|nios2_gen2_0|cpu|E_st_data[15]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[15]~7_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[15]~7_combout\);

-- Location: FF_X51_Y31_N31
\u0|nios2_gen2_0|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[15]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(15));

-- Location: LCCOMB_X47_Y30_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(15) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: FF_X46_Y30_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X45_Y30_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(15),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\);

-- Location: LCCOMB_X46_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X46_Y28_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X50_Y29_N2
\u0|mm_interconnect_0|cmd_mux_001|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(13) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: FF_X50_Y29_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X50_Y29_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(13),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9_combout\);

-- Location: LCCOMB_X54_Y28_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X54_Y28_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(12));

-- Location: FF_X54_Y28_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: FF_X54_Y28_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X54_Y28_N16
\u0|mm_interconnect_0|rsp_mux|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & 
-- (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: LCCOMB_X54_Y28_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\);

-- Location: LCCOMB_X54_Y32_N2
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: FF_X54_Y32_N3
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X52_Y35_N8
\u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\);

-- Location: LCCOMB_X52_Y31_N18
\u0|nios2_gen2_0|cpu|E_st_data[17]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[17]~12_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[17]~12_combout\);

-- Location: FF_X52_Y31_N19
\u0|nios2_gen2_0|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[17]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(17));

-- Location: LCCOMB_X49_Y31_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: M9K_X33_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108300C84A67D222C14F10D02372975899D219094CFA442C14F10D0229148799DBE45829F10D02110B82C14C43408641722C14E21A075D260501070D01070D010C68087098CFAA1004140010A808634041C20200410030140402040680863C941A2840082008954453060A9AA21EB0502A250377965AB88800A45081204ACF0100812030420060809D004508629805015100000022200102060260643101BF100",
	mem_init1 => X"C46049100018001B40488C190000005A00000801011800561897001C00298C25800C254A95201334400194802211104AC6A40013A0208043358950586024900113584062882328A00010018B41240A4020304100000200000020078000800000E22B2A0000C20502028A1AA549402004000680001302AB5EA0048001001E10414001E444042000002C042708882F2212C800000002D5737D8B81000020800040911F1AE8010545000008434908000080DE0C1836565000080190273088C008A398800000139076B521008F0856AAA8643E4372A217AAAAEE2210972AEB728AA8D5844ED94BE7482040218434FBA7D2F5D8A6F6EF7F882EAB2804208A610D0210",
	mem_init0 => X"8209C41681102208FFC21BDCEA72ECE3FE223564476CB3BC88EDACEF2179E22214FA8214FA8213557E91710D023E44432133CC8B05310D0216451914F6D45396D45288D1DAABD4553F39B5F90D26C335515CCA738D3BBB7DB4B5B76BF886936E6539CC0D6AA2CD3BBF5DB6B76BF1185152B2A6A4BF9154A96469491931E44932EF57A28ED6935D6288A9AB1899BC84A26A6B327884DBC4256C4275BC4275BC4202108C42A21621E4423AE24554BE6A9BD2D741A935225A89708E4BE0001080001108B969F2379DB2CEC76D676A72ECE3F3197804383C0298CBC054A381E028908000000840101884020000818C8AA08BDF109F6B20C71DE08000013008020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y21_N24
\u0|nios2_gen2_0|cpu|F_iw[17]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~56_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~56_combout\);

-- Location: LCCOMB_X54_Y28_N28
\u0|nios2_gen2_0|cpu|F_iw[17]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\);

-- Location: LCCOMB_X54_Y28_N24
\u0|nios2_gen2_0|cpu|F_iw[17]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~57_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[17]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[17]~56_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~57_combout\);

-- Location: LCCOMB_X49_Y30_N0
\u0|nios2_gen2_0|cpu|F_iw[17]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~78_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[17]~57_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\ & ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[17]~57_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~78_combout\);

-- Location: FF_X49_Y30_N1
\u0|nios2_gen2_0|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[17]~78_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(17));

-- Location: LCCOMB_X52_Y29_N20
\u0|nios2_gen2_0|cpu|R_src2_lo[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(17))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(17),
	datac => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4_combout\);

-- Location: FF_X52_Y29_N21
\u0|nios2_gen2_0|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(11));

-- Location: LCCOMB_X52_Y33_N4
\u0|nios2_gen2_0|cpu|E_logic_result[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(11) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(11) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(11) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(11))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(11) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(11),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(11),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\);

-- Location: LCCOMB_X55_Y35_N24
\u0|nios2_gen2_0|cpu|W_alu_result[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[11]~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\);

-- Location: FF_X55_Y35_N25
\u0|nios2_gen2_0|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(11));

-- Location: LCCOMB_X52_Y34_N12
\u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(11) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\);

-- Location: LCCOMB_X51_Y31_N12
\u0|nios2_gen2_0|cpu|E_st_data[11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[11]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[11]~2_combout\);

-- Location: FF_X51_Y31_N13
\u0|nios2_gen2_0|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[11]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(11));

-- Location: LCCOMB_X46_Y30_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(11) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: FF_X46_Y30_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X45_Y29_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(11),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8_combout\);

-- Location: LCCOMB_X44_Y28_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X44_Y28_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(10));

-- Location: FF_X44_Y28_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X39_Y32_N18
\u0|jtag_uart_0|ac~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\) # (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \u0|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X44_Y28_N30
\u0|jtag_uart_0|ac~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~1_combout\ = (\u0|jtag_uart_0|ac~0_combout\) # ((\u0|jtag_uart_0|ac~q\ & ((!\u0|jtag_uart_0|ien_AE~0_combout\) # (!\u0|nios2_gen2_0|cpu|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ac~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	datac => \u0|jtag_uart_0|ac~q\,
	datad => \u0|jtag_uart_0|ien_AE~0_combout\,
	combout => \u0|jtag_uart_0|ac~1_combout\);

-- Location: FF_X44_Y28_N31
\u0|jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|ac~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ac~q\);

-- Location: FF_X44_Y28_N3
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|ac~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X44_Y28_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & 
-- (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\);

-- Location: LCCOMB_X44_Y28_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[10]~59_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_iw[10]~59_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\);

-- Location: LCCOMB_X54_Y32_N28
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\);

-- Location: FF_X54_Y32_N29
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X54_Y32_N26
\u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(10) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\);

-- Location: LCCOMB_X52_Y29_N16
\u0|nios2_gen2_0|cpu|d_writedata[30]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X52_Y29_N17
\u0|nios2_gen2_0|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(30));

-- Location: LCCOMB_X51_Y28_N20
\u0|mm_interconnect_0|cmd_mux_002|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: M9K_X53_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CE75CF800846D222C04FFFCBFF7BC70E38DFF00108DA442C04FFFCBFEFF7FF1192E45809FFFCBFF00A82C04FFF2FFC01322C04FFF97C1DF8007C20A87C20A87C22C3E10A820000000003F00F83E1161F082A78F0137E0000FD78F04C3E1163000701FFC240088000000000000000000800008008022000400001800000000000800000000000011000040B1100000000201FFE000000000004000000000000000",
	mem_init1 => X"0000000200007FF00000000041FC000000000024F307FF0000003FF3FF8000001FF800000000000000000000004000000002F000000040020027000000000FE000001EC003D00007F0000000000164FF00018BBFF800000000000000000003FE880015DE038000000002000000000FE000020001007E000010001FFE0001400C0FFF00040000EE1F00018C0000000000000F80001940000000007F000000001FC400000000F0A001F0003536E00F000381F0001D880FCF500001F0020000000D0780000001FFE6BDA1008DFFCEA2A0603A0162FFF3A8AA6FFE7F8F2AA9628AA8D5FFCED94BE37FE04021FFF08B23D2D51826D6ADEBFFE5A20804208A7FFCBFF0",
	mem_init0 => X"8209FFF281102208DFFFFBD4AA224C63DFFE257FC768B1BFF8ED2C6FFF7FFFEFF0D29FF0D29FF3557E017FFCBFFFFDFE0022C48B013FFCBFF0410104768010168012FF81DAABF4553F19B5FFF826C125515C8A71853BB35DB4A5376BFFFC136E4538CC054AA2C53BB55DB4B76BFFF85142A226841BFF14A17FE9091131FFC1228A56A202D492512088A9AB1899BFFC206A0F227FFCDBFFE16FFE65BFFE65BFFE00FF87FEFFF7FF4FFE1A8205549A6A9A909541A935225A897FFA438000FF8000007F9969FFF79DA2C6C769636A224C637E6000014000000400000010000000000000007FD0001FFD0089A023F800AF83DDFF8D6B00821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y30_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~10_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~10_combout\);

-- Location: LCCOMB_X54_Y30_N26
\u0|nios2_gen2_0|cpu|F_iw[30]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[30]~74_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[30]~73_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[30]~73_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[30]~74_combout\);

-- Location: FF_X54_Y30_N27
\u0|nios2_gen2_0|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[30]~74_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(30));

-- Location: LCCOMB_X50_Y34_N18
\u0|nios2_gen2_0|cpu|E_src1[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\);

-- Location: FF_X50_Y34_N19
\u0|nios2_gen2_0|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(10));

-- Location: FF_X54_Y35_N29
\u0|nios2_gen2_0|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X54_Y35_N26
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5_combout\);

-- Location: FF_X54_Y35_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X54_Y35_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4_combout\);

-- Location: FF_X54_Y35_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X54_Y35_N6
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(14)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11_combout\);

-- Location: FF_X54_Y35_N7
\u0|nios2_gen2_0|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X55_Y33_N6
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(15)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3_combout\);

-- Location: FF_X55_Y33_N7
\u0|nios2_gen2_0|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X55_Y33_N12
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(16))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2_combout\);

-- Location: FF_X55_Y33_N13
\u0|nios2_gen2_0|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X55_Y33_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(17))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1_combout\);

-- Location: FF_X55_Y33_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X55_Y33_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(18)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0_combout\);

-- Location: FF_X55_Y33_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X55_Y33_N8
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\);

-- Location: FF_X55_Y33_N9
\u0|nios2_gen2_0|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X55_Y33_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\);

-- Location: FF_X55_Y33_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X55_Y33_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\);

-- Location: FF_X55_Y33_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X55_Y33_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(22)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\);

-- Location: FF_X55_Y33_N31
\u0|nios2_gen2_0|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X55_Y33_N14
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~31_combout\);

-- Location: FF_X55_Y33_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X55_Y33_N28
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~30_combout\);

-- Location: FF_X55_Y33_N29
\u0|nios2_gen2_0|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X55_Y33_N2
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(25)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout\);

-- Location: FF_X55_Y33_N3
\u0|nios2_gen2_0|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X55_Y33_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout\);

-- Location: FF_X55_Y33_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X55_Y33_N22
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout\);

-- Location: FF_X55_Y33_N23
\u0|nios2_gen2_0|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X55_Y33_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(28))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~26_combout\);

-- Location: FF_X55_Y33_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X55_Y33_N26
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(29))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25_combout\);

-- Location: FF_X55_Y33_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X55_Y33_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(30))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24_combout\);

-- Location: FF_X55_Y33_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X52_Y37_N6
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\);

-- Location: FF_X52_Y37_N7
\u0|nios2_gen2_0|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X52_Y37_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\);

-- Location: FF_X52_Y37_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X52_Y37_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(0)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\,
	datac => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X52_Y37_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(1)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\);

-- Location: FF_X52_Y37_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X52_Y37_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\);

-- Location: FF_X52_Y37_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X54_Y35_N14
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(3)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\);

-- Location: FF_X54_Y35_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X54_Y35_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(4)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\);

-- Location: FF_X54_Y35_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X54_Y35_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(5)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~12_combout\);

-- Location: FF_X54_Y35_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X54_Y35_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(6))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~13_combout\);

-- Location: FF_X54_Y35_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X54_Y35_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10_combout\);

-- Location: FF_X54_Y35_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X54_Y35_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout\);

-- Location: FF_X54_Y35_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X54_Y35_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8_combout\);

-- Location: FF_X54_Y35_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X54_Y35_N22
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7_combout\);

-- Location: FF_X54_Y35_N23
\u0|nios2_gen2_0|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9));

-- Location: FF_X52_Y35_N27
\u0|nios2_gen2_0|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(9));

-- Location: LCCOMB_X40_Y29_N18
\u0|jtag_uart_0|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~0_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X40_Y29_N24
\u0|jtag_uart_0|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~1_combout\ = (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u0|jtag_uart_0|LessThan0~0_combout\ & 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & !\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u0|jtag_uart_0|LessThan0~0_combout\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \u0|jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X40_Y29_N25
\u0|jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|LessThan0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AE~q\);

-- Location: FF_X44_Y32_N25
\u0|jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X44_Y31_N14
\u0|jtag_uart_0|av_readdata[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata\(9) = (\u0|jtag_uart_0|fifo_AE~q\ & \u0|jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_AE~q\,
	datac => \u0|jtag_uart_0|ien_AE~q\,
	combout => \u0|jtag_uart_0|av_readdata\(9));

-- Location: FF_X44_Y31_N15
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X49_Y28_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X49_Y28_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(9));

-- Location: FF_X44_Y31_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X44_Y31_N20
\u0|mm_interconnect_0|rsp_mux|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\);

-- Location: LCCOMB_X44_Y31_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[9]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[9]~62_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\);

-- Location: LCCOMB_X54_Y32_N18
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\);

-- Location: FF_X54_Y32_N19
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X52_Y35_N2
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(9) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\);

-- Location: LCCOMB_X51_Y31_N24
\u0|nios2_gen2_0|cpu|E_st_data[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[10]~13_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[10]~13_combout\);

-- Location: FF_X51_Y31_N25
\u0|nios2_gen2_0|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[10]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(10));

-- Location: LCCOMB_X44_Y28_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: FF_X44_Y28_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(10));

-- Location: FF_X45_Y29_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12));

-- Location: LCCOMB_X44_Y29_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X44_Y29_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X45_Y29_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\);

-- Location: LCCOMB_X45_Y29_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(14))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\);

-- Location: LCCOMB_X44_Y30_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\);

-- Location: FF_X45_Y29_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(13));

-- Location: LCCOMB_X44_Y29_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X44_Y29_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13));

-- Location: LCCOMB_X44_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X44_Y28_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X45_Y29_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(10),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout\);

-- Location: LCCOMB_X49_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\);

-- Location: FF_X49_Y28_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X47_Y29_N0
\u0|nios2_gen2_0|cpu|E_st_data[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[9]~14_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[9]~14_combout\);

-- Location: FF_X47_Y29_N1
\u0|nios2_gen2_0|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[9]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(9));

-- Location: LCCOMB_X47_Y29_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: FF_X47_Y29_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X47_Y29_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(9),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout\);

-- Location: LCCOMB_X50_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X50_Y28_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(15));

-- Location: FF_X45_Y31_N7
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X45_Y31_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15))))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: LCCOMB_X52_Y30_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(15) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: M9K_X53_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C84AE7F222E9CF10D12376971899D219095CFE442E9CF10D12391C87BDDBE45D39F10D12198F82E9CC43448669722E9CE21A275F274D011D1D019D1D0198680CE1D9EEC318062C0830A80CC340474702006580F31E04820496808C3C973A69402A67889756C12240C8804892092E409338865299C1018442812042CF239011145000926887FF33D46EC790450B2180004126F00502064A7E643141BF181",
	mem_init1 => X"44E54B7A4E6A001B4068ED11000004780003000D051800D69897401C00698C25A009254A95281734508344826A115042CEA40837E220854135994859E2A0F01577E8E07288032C90009001CB41300A40A0766540000300000028000000B3A400E723202104CB0522028F5AE5F9C220160087A4000302FB5EA00C8001101E36415001E5463C200000AC0427088C3B2A93F800400822D753FB87810080208000E0BB110268210F17000008434118000084FE0C5E767650000E09942F3188C138B3F8D00000D39076B53D0E8F0876AFA8E47E477AA21FABEAEE2350F72AE97A8AA8D5846ED94BE7483743A18435CBB7D2D55CE6D6AD7F883EAB38742E8A610D121C",
	mem_init0 => X"9349C41A9D13A2E8DFC21BFDEAE3CCE3FE22BD64776DB3BC8EEFECEF21F9E23A1EFAC21EFAC21B557E99710D123E4743357AEC8BA7310D121FCF9F3EF7D4FB96D4FA88D5DAABD4557F39B5F90D2EEB35595CCA73ADFFFFDDBEE5F76BF886976E6539CEAD6AB2EDFFFFDDBCF76BF11D5552B2A6A4BF91D4A96469491931E47932AF57B286DF935576C9E9AB98B9BC86A66BEB327885DBC42D6C42F5BC42F5BC439390C443A21621E443BAE3C554BFEA9EF2F749A9752E5AB9708F5FAEAF10F5009148F969F237DDB6CED77F676AE3CCE3F31D780CBEBC06BAEBC0D5ABEBE0A898C0001B4860D018866A005A818E8880EFDF10FF7B738E1DE88000013008000102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y29_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: LCCOMB_X51_Y31_N2
\u0|mm_interconnect_0|cmd_mux_002|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: M9K_X53_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0F66660F4466F00666666666666666655555555555555555555555555555555",
	mem_init0 => X"555555555555555555555555555555554444444444444444444444444444444444444444444444444444444444444444333333333333333333333333333333333333333333333333333333333333333322222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E2300000000000000000000000000000400000000011100000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X49_Y27_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X50_Y32_N10
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\);

-- Location: FF_X50_Y32_N11
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X50_Y32_N4
\u0|nios2_gen2_0|cpu|av_fill_bit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	combout => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X50_Y32_N16
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\);

-- Location: FF_X50_Y32_N17
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X52_Y35_N4
\u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(8) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\);

-- Location: FF_X44_Y32_N13
\u0|nios2_gen2_0|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(4));

-- Location: LCCOMB_X44_Y32_N22
\u0|mm_interconnect_0|cmd_mux|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\);

-- Location: LCCOMB_X44_Y32_N14
\u0|mm_interconnect_0|cmd_mux|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(5) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\);

-- Location: LCCOMB_X42_Y32_N20
\u0|mm_interconnect_0|cmd_mux|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\);

-- Location: LCCOMB_X44_Y32_N20
\u0|mm_interconnect_0|cmd_mux|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\);

-- Location: M9K_X33_Y32_N0
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "chenillard:u0|chenillard_jtag_uart_0:jtag_uart_0|chenillard_jtag_uart_0_scfifo_w:the_chenillard_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \u0|jtag_uart_0|r_val~0_combout\,
	ena2 => \u0|jtag_uart_0|fifo_wr~q\,
	clr0 => \u0|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y32_N10
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X38_Y32_N11
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X36_Y32_N14
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X37_Y32_N18
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X37_Y32_N19
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X36_Y32_N18
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X36_Y32_N19
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X36_Y32_N24
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X36_Y32_N25
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X36_Y32_N30
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X36_Y32_N31
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X36_Y32_N20
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X36_Y32_N21
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X36_Y32_N27
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X33_Y31_N0
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "chenillard:u0|chenillard_jtag_uart_0:jtag_uart_0|chenillard_jtag_uart_0_scfifo_r:the_chenillard_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart_0|fifo_rd~4_combout\,
	portadatain => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y31_N18
\u0|jtag_uart_0|av_readdata[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[7]~7_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7),
	datac => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[7]~7_combout\);

-- Location: FF_X41_Y31_N19
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[7]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X49_Y29_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X49_Y29_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(7));

-- Location: FF_X49_Y29_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X49_Y29_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~41_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~41_combout\);

-- Location: LCCOMB_X47_Y29_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: LCCOMB_X52_Y29_N26
\u0|mm_interconnect_0|cmd_mux_002|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: LCCOMB_X52_Y29_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: LCCOMB_X49_Y29_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: M9K_X53_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050F22770F7755F003333222211110000FFFFEEEEDDDDCCCCBBBBAAAA99998888",
	mem_init0 => X"77776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA99998888777766665555444400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E30000000000000000000000000000001000000000D7000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040020000080080000000001020410008004000008008000000000000804800001000000000A000008000000220000008000001000000010040010040018100080440452A1000000000000808004010820068001AC0000200A00080800060860000085410488C2141801C080C010040500001400120004100000000008060000100210004008408408808848000080000000007000000000080004002142",
	mem_init1 => X"0000100041818000018050000200000000128008084000004890000000000524000018448A00002800008800000000000020000042800000014004040002800003410020802000000040030101240000400240000008108144010002200040000008080000002020100800040000800400840000000000000000800000020040400040200000000002200100880500000000020000102014080100202008000000000064030040100008000900800080000400C0018000000022000008C040008003FFFC120000000804000000080209049200000002000000800000020020020000000000040002010200041000000040402000040000081020040000000000",
	mem_init0 => X"2082000408010040200000200048908020010080008002000010008000000000000000000000000000A00000000000010101000002000000032A4CA90032A58132A400500000000000200000040000000000010200800000020080000002000000010000000000800000000000000008101088208400000000000000000000000001102000000440400000800000008000000000000000100001000000000000100000000008008000000910010110200808080040480020000020440200100000000000000002000800800400489080800010000008000000800000004001210664520001826000051001440100000002000000012480000000000200000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y29_N2
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~5_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~5_combout\);

-- Location: LCCOMB_X51_Y40_N2
\u0|pio_0|data_out[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[7]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|pio_0|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X47_Y38_N8
\u0|mm_interconnect_0|pio_0_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X47_Y35_N16
\u0|mm_interconnect_0|router|Equal2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~3_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router|Equal2~3_combout\);

-- Location: LCCOMB_X49_Y34_N4
\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\ & \u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\,
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X47_Y38_N22
\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|router|Equal2~3_combout\ & 
-- (\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal2~3_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X47_Y38_N23
\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X47_Y38_N4
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|router|Equal2~3_combout\ & 
-- \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal2~3_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X47_Y38_N16
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\) # ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X47_Y38_N17
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X47_Y38_N0
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X47_Y38_N1
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X47_Y38_N2
\u0|pio_0|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|pio_0|always0~0_combout\);

-- Location: LCCOMB_X47_Y38_N12
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\ & 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & \u0|pio_0|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|pio_0|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X47_Y38_N13
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X47_Y38_N26
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\ & \u0|pio_0|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\,
	datad => \u0|pio_0|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X47_Y38_N24
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\ = (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|pio_0|always0~0_combout\ & 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|pio_0|always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X47_Y38_N25
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X47_Y38_N18
\u0|pio_0|always0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~2_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|pio_0|always0~2_combout\);

-- Location: LCCOMB_X47_Y38_N14
\u0|pio_0|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~1_combout\ = (\u0|nios2_gen2_0|cpu|d_write~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_write~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	combout => \u0|pio_0|always0~1_combout\);

-- Location: LCCOMB_X47_Y38_N28
\u0|pio_0|always0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~3_combout\ = (\u0|pio_0|always0~2_combout\ & (\u0|pio_0|always0~1_combout\ & \u0|pio_0|always0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_0|always0~2_combout\,
	datac => \u0|pio_0|always0~1_combout\,
	datad => \u0|pio_0|always0~0_combout\,
	combout => \u0|pio_0|always0~3_combout\);

-- Location: FF_X51_Y40_N3
\u0|pio_0|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|data_out[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(7));

-- Location: LCCOMB_X50_Y39_N30
\u0|pio_0|readdata[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(7) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_0|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_0|data_out\(7),
	combout => \u0|pio_0|readdata\(7));

-- Location: FF_X50_Y39_N31
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X47_Y35_N20
\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\ & \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X47_Y35_N21
\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X47_Y37_N22
\u0|pio_1|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|always1~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & 
-- !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_1|always1~0_combout\);

-- Location: LCCOMB_X47_Y37_N4
\u0|pio_2|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|always1~0_combout\ = (\u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\ & (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) & (\u0|pio_1|always1~0_combout\ & 
-- !\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datac => \u0|pio_1|always1~0_combout\,
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	combout => \u0|pio_2|always1~0_combout\);

-- Location: FF_X50_Y40_N15
\u0|pio_2|irq_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|irq_mask\(7));

-- Location: LCCOMB_X47_Y37_N2
\u0|pio_1|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|always2~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_1|always2~0_combout\);

-- Location: LCCOMB_X47_Y37_N30
\u0|pio_2|edge_capture_wr_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture_wr_strobe~0_combout\ = (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (\u0|pio_1|always2~0_combout\ & (\u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\ & 
-- !\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datab => \u0|pio_1|always2~0_combout\,
	datac => \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	combout => \u0|pio_2|edge_capture_wr_strobe~0_combout\);

-- Location: IOIBUF_X58_Y54_N29
\pio_2_external_connection_export[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(7),
	o => \pio_2_external_connection_export[7]~input_o\);

-- Location: LCCOMB_X51_Y40_N20
\u0|pio_2|d1_data_in[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|d1_data_in[7]~feeder_combout\ = \pio_2_external_connection_export[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pio_2_external_connection_export[7]~input_o\,
	combout => \u0|pio_2|d1_data_in[7]~feeder_combout\);

-- Location: FF_X51_Y40_N21
\u0|pio_2|d1_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|d1_data_in[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d1_data_in\(7));

-- Location: FF_X50_Y40_N29
\u0|pio_2|d2_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|d1_data_in\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d2_data_in\(7));

-- Location: LCCOMB_X50_Y40_N28
\u0|pio_2|edge_capture~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~12_combout\ = (\u0|pio_2|edge_capture\(7)) # (\u0|pio_2|d1_data_in\(7) $ (\u0|pio_2|d2_data_in\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|d1_data_in\(7),
	datac => \u0|pio_2|d2_data_in\(7),
	datad => \u0|pio_2|edge_capture\(7),
	combout => \u0|pio_2|edge_capture~12_combout\);

-- Location: LCCOMB_X51_Y40_N6
\u0|pio_2|edge_capture~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~13_combout\ = (\u0|pio_2|edge_capture~12_combout\ & ((!\u0|nios2_gen2_0|cpu|d_writedata\(7)) # (!\u0|pio_2|edge_capture_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|edge_capture_wr_strobe~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	datad => \u0|pio_2|edge_capture~12_combout\,
	combout => \u0|pio_2|edge_capture~13_combout\);

-- Location: FF_X51_Y40_N7
\u0|pio_2|edge_capture[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|edge_capture~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|edge_capture\(7));

-- Location: LCCOMB_X51_Y40_N16
\u0|pio_2|readdata[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata[7]~7_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_2|edge_capture\(7)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_2|irq_mask\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|irq_mask\(7),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_2|edge_capture\(7),
	combout => \u0|pio_2|readdata[7]~7_combout\);

-- Location: LCCOMB_X51_Y40_N10
\u0|pio_2|read_mux_out[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|read_mux_out[7]~7_combout\ = (\pio_2_external_connection_export[7]~input_o\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2_external_connection_export[7]~input_o\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_2|read_mux_out[7]~7_combout\);

-- Location: FF_X51_Y40_N17
\u0|pio_2|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata[7]~7_combout\,
	asdata => \u0|pio_2|read_mux_out[7]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|readdata\(7));

-- Location: FF_X50_Y39_N21
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|readdata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X50_Y39_N20
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~40_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7) & ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(7))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7) & 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~40_combout\);

-- Location: LCCOMB_X49_Y29_N28
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~42_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~41_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~40_combout\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~5_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~41_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~5_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~40_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~42_combout\);

-- Location: LCCOMB_X50_Y32_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~48_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7)))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~42_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~42_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~48_combout\);

-- Location: LCCOMB_X50_Y32_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\);

-- Location: FF_X50_Y32_N3
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~48_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X52_Y35_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(7) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\);

-- Location: LCCOMB_X52_Y29_N10
\u0|nios2_gen2_0|cpu|E_st_data[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[14]~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[14]~6_combout\);

-- Location: FF_X52_Y29_N11
\u0|nios2_gen2_0|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[14]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(14));

-- Location: LCCOMB_X51_Y28_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: M9K_X33_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000009203800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DEF750400AC7D222C0CF101021F29F099FD2080158FA442C0CF10102090483B5DBE45819F10102008E82C0CC40408221722C0CE202075D244501020D01820D0184680C10808FA80004000000A8082340408202006100120104020086808230803A004000600810E0922C5200200EA2114065155426CA210000044000204B400B1A8020704280E0038D21D128248955015100000066000000074A2068D640821E1",
	mem_init1 => X"C0706900471C0019404888190000044000044000019000521890001800288C24000C0050A1000020000094006000104B40340010428009470D81D81820A4900003F80050400208A00040018B4120004040224100000800004000060200000400C300280000800422000A12A5C1422000008E24104002835A23548001001E804C4001FED90790010000020709802F229248000000004033388185000020800400931C1808000141000008014808000080D40C00760010000001C82F3088C2282180000002439076B529048F0816A2A8643E4362A207A8AA6E20901722A97288A0D0841ED94BFF4822412184158BA7D2D5D866F6EF7F882CAA1824248A61010204",
	mem_init0 => X"B2CBC41289112248DFC20FF5AA326FE3FE20E5640F90BFBC81F02FEF20F9E20206FAC206FAC203557E817101021E40410162CC8B0331010207631D8CF7B23397B2328853DAABD4553BF9B4F9052EC335517C8A7F8DBFB35DBEE5F76BF882977E453FCC056AA2CDBFB55DBCF76FF1085152B2A6A41F9054A96409491131E40122EB57B282DC925D62C8A9AB99F9BC80A84B0B227880DBC4016C4165BC4065BC4010102C40A20E2044401AE24554BE6A9F939751A9B5327AC9F08A4066A0102D1020083969F21FBE42FECF817F6A326FEBF31D50043A2802BAEA8015ABA140084A0000090800401880100004018D82000B8F101F6B20C33DE08000213008000104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y23_N0
\u0|nios2_gen2_0|cpu|F_iw[14]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\);

-- Location: LCCOMB_X49_Y32_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14))))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LCCOMB_X50_Y32_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: LCCOMB_X54_Y32_N14
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\);

-- Location: FF_X54_Y32_N15
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X41_Y31_N4
\u0|jtag_uart_0|av_readdata[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[6]~8_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6),
	datac => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[6]~8_combout\);

-- Location: FF_X41_Y31_N5
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[6]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X50_Y28_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X50_Y28_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(6));

-- Location: FF_X49_Y32_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X49_Y32_N12
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\);

-- Location: LCCOMB_X50_Y32_N18
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~38_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~6_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~6_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~38_combout\);

-- Location: LCCOMB_X49_Y40_N0
\u0|pio_2|irq_mask[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|irq_mask[6]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|pio_2|irq_mask[6]~feeder_combout\);

-- Location: FF_X49_Y40_N1
\u0|pio_2|irq_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|irq_mask[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|pio_2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|irq_mask\(6));

-- Location: IOIBUF_X54_Y54_N15
\pio_2_external_connection_export[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(6),
	o => \pio_2_external_connection_export[6]~input_o\);

-- Location: FF_X50_Y39_N27
\u0|pio_2|d1_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2_external_connection_export[6]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d1_data_in\(6));

-- Location: FF_X50_Y39_N29
\u0|pio_2|d2_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|d1_data_in\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d2_data_in\(6));

-- Location: LCCOMB_X50_Y39_N28
\u0|pio_2|edge_capture~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~14_combout\ = (\u0|pio_2|edge_capture\(6)) # (\u0|pio_2|d1_data_in\(6) $ (\u0|pio_2|d2_data_in\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|d1_data_in\(6),
	datac => \u0|pio_2|d2_data_in\(6),
	datad => \u0|pio_2|edge_capture\(6),
	combout => \u0|pio_2|edge_capture~14_combout\);

-- Location: LCCOMB_X50_Y39_N0
\u0|pio_2|edge_capture~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~15_combout\ = (\u0|pio_2|edge_capture~14_combout\ & ((!\u0|pio_2|edge_capture_wr_strobe~0_combout\) # (!\u0|nios2_gen2_0|cpu|d_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	datac => \u0|pio_2|edge_capture_wr_strobe~0_combout\,
	datad => \u0|pio_2|edge_capture~14_combout\,
	combout => \u0|pio_2|edge_capture~15_combout\);

-- Location: FF_X50_Y39_N1
\u0|pio_2|edge_capture[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|edge_capture~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|edge_capture\(6));

-- Location: LCCOMB_X51_Y40_N30
\u0|pio_2|readdata[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata[6]~6_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_2|edge_capture\(6)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_2|irq_mask\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|irq_mask\(6),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_2|edge_capture\(6),
	combout => \u0|pio_2|readdata[6]~6_combout\);

-- Location: LCCOMB_X51_Y40_N8
\u0|pio_2|read_mux_out[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|read_mux_out[6]~6_combout\ = (\pio_2_external_connection_export[6]~input_o\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pio_2_external_connection_export[6]~input_o\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_2|read_mux_out[6]~6_combout\);

-- Location: FF_X51_Y40_N31
\u0|pio_2|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata[6]~6_combout\,
	asdata => \u0|pio_2|read_mux_out[6]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|readdata\(6));

-- Location: FF_X50_Y39_N17
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|readdata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(6));

-- Location: FF_X50_Y39_N3
\u0|pio_0|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(6));

-- Location: LCCOMB_X50_Y39_N10
\u0|pio_0|readdata[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(6) = (\u0|pio_0|data_out\(6) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_0|data_out\(6),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_0|readdata\(6));

-- Location: FF_X50_Y39_N11
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X50_Y39_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~36_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(6))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~36_combout\);

-- Location: LCCOMB_X50_Y32_N8
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~39_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~38_combout\) # (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~38_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~36_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~39_combout\);

-- Location: FF_X50_Y32_N9
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~39_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X52_Y32_N24
\u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\);

-- Location: FF_X44_Y32_N15
\u0|nios2_gen2_0|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(5));

-- Location: LCCOMB_X49_Y39_N24
\u0|pio_0|data_out[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[5]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|pio_0|data_out[5]~feeder_combout\);

-- Location: FF_X49_Y39_N25
\u0|pio_0|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|data_out[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(5));

-- Location: LCCOMB_X50_Y39_N22
\u0|pio_0|readdata[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(5) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_0|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_0|data_out\(5),
	combout => \u0|pio_0|readdata\(5));

-- Location: FF_X50_Y39_N23
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5));

-- Location: IOIBUF_X49_Y54_N1
\pio_2_external_connection_export[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(5),
	o => \pio_2_external_connection_export[5]~input_o\);

-- Location: LCCOMB_X49_Y40_N4
\u0|pio_2|d1_data_in[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|d1_data_in[5]~feeder_combout\ = \pio_2_external_connection_export[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pio_2_external_connection_export[5]~input_o\,
	combout => \u0|pio_2|d1_data_in[5]~feeder_combout\);

-- Location: FF_X49_Y40_N5
\u0|pio_2|d1_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|d1_data_in[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d1_data_in\(5));

-- Location: FF_X50_Y40_N17
\u0|pio_2|d2_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|d1_data_in\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d2_data_in\(5));

-- Location: LCCOMB_X50_Y40_N16
\u0|pio_2|edge_capture~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~8_combout\ = (\u0|pio_2|edge_capture\(5)) # (\u0|pio_2|d1_data_in\(5) $ (\u0|pio_2|d2_data_in\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_2|d1_data_in\(5),
	datac => \u0|pio_2|d2_data_in\(5),
	datad => \u0|pio_2|edge_capture\(5),
	combout => \u0|pio_2|edge_capture~8_combout\);

-- Location: LCCOMB_X50_Y40_N20
\u0|pio_2|edge_capture~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~9_combout\ = (\u0|pio_2|edge_capture~8_combout\ & ((!\u0|nios2_gen2_0|cpu|d_writedata\(5)) # (!\u0|pio_2|edge_capture_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_2|edge_capture_wr_strobe~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	datad => \u0|pio_2|edge_capture~8_combout\,
	combout => \u0|pio_2|edge_capture~9_combout\);

-- Location: FF_X50_Y40_N21
\u0|pio_2|edge_capture[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|edge_capture~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|edge_capture\(5));

-- Location: FF_X50_Y40_N19
\u0|pio_2|irq_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|irq_mask\(5));

-- Location: LCCOMB_X49_Y40_N6
\u0|pio_2|readdata[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata[5]~5_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_2|edge_capture\(5))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_2|irq_mask\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|pio_2|edge_capture\(5),
	datad => \u0|pio_2|irq_mask\(5),
	combout => \u0|pio_2|readdata[5]~5_combout\);

-- Location: LCCOMB_X49_Y40_N20
\u0|pio_2|read_mux_out[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|read_mux_out[5]~5_combout\ = (\pio_2_external_connection_export[5]~input_o\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2_external_connection_export[5]~input_o\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_2|read_mux_out[5]~5_combout\);

-- Location: FF_X49_Y40_N7
\u0|pio_2|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata[5]~5_combout\,
	asdata => \u0|pio_2|read_mux_out[5]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|readdata\(5));

-- Location: FF_X50_Y39_N13
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|readdata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X50_Y39_N12
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~33_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5) & ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(5))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5) & 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~33_combout\);

-- Location: LCCOMB_X43_Y31_N24
\u0|jtag_uart_0|av_readdata[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[5]~5_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5),
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[5]~5_combout\);

-- Location: FF_X43_Y31_N25
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[5]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X50_Y31_N30
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~34_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~34_combout\);

-- Location: M9K_X53_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000009221800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DEFFD88840A121112B000895128408B10621110814242112B000895130984428010225600089511911012B00225444484112B00112A1621BD9421D51421D5142190A10E51720418D06AE09704A10C850875440808400E13E01C08410A10C8F1F2879002A57A0C7B281326148404213098E40996FB00869410100028100192F2A9A1114E229928A873B3394E4E706700A2090004144D8850203405E2CE7413F181",
	mem_init1 => X"91B4626E6E5600020000A504410002B800050305040C0087A00780060041D001C0010162C588072510824C424812C0192EB60827E3248D062A188C28C2A3381734B0A10927D894140090006088000920A0D424E0000300000028007400B000011C92C0312C0914002A174040F8822813400BAC910300590A22CD100018A17610900001063C2100B0AC0C100106902881C0286059622680CB068440D2009285E06E1F1BA1340E16010002C0801008002C2B007E507E40000E091C190300079C527CD00002B4080000144A200460050088400408011801400013C8E0104018040400027000001884151288022140140800A580080000041A0560510A2100895119",
	mem_init0 => X"05100208144288A20001140850C993100012D88278970C404F12C310110001391D08211D08211800001080895120272224502844AC008951188C4231014CC4484CC404860000002040C40A00888928100822400C604444824848480000444491200632A220102044428248480000950428094050A009C2040240A08888027490440801040A4908D4014450064400464680D090004500022C00229000229000232788E022011011202380008000008025636000000004201200001C115508C2A54AC4C0020128625C3118961890C99314006FEA19DFF50C2F7F62C13DFFB1A594B55544C4653B404626504994009558EC2008E010F32CE01840002001A0020005",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y24_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19_combout\);

-- Location: LCCOMB_X50_Y31_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~33_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~34_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~34_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\);

-- Location: LCCOMB_X50_Y32_N6
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~47_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5)))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~47_combout\);

-- Location: FF_X50_Y32_N7
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~47_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X55_Y32_N2
\u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(5) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\);

-- Location: FF_X49_Y29_N25
\u0|nios2_gen2_0|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(7));

-- Location: LCCOMB_X49_Y29_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: FF_X49_Y29_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X49_Y29_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(7),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout\);

-- Location: LCCOMB_X49_Y29_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X49_Y29_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X44_Y29_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X44_Y29_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X45_Y29_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\);

-- Location: LCCOMB_X43_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(9))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\);

-- Location: FF_X43_Y28_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(8));

-- Location: LCCOMB_X43_Y29_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X43_Y29_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8));

-- Location: FF_X46_Y28_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X49_Y28_N26
\u0|mm_interconnect_0|cmd_mux_001|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(5) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: FF_X49_Y28_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X49_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(5),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~13_combout\);

-- Location: LCCOMB_X45_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X45_Y28_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X45_Y28_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X45_Y28_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X45_Y30_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\);

-- Location: LCCOMB_X45_Y30_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(19)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\);

-- Location: FF_X45_Y30_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(18));

-- Location: FF_X45_Y29_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LCCOMB_X45_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X45_Y28_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X45_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X45_Y28_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X45_Y30_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\);

-- Location: LCCOMB_X45_Y30_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(17) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(17) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\);

-- Location: FF_X45_Y30_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(16));

-- Location: LCCOMB_X44_Y30_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X45_Y26_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X45_Y26_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X44_Y30_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\);

-- Location: LCCOMB_X43_Y30_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\);

-- Location: FF_X44_Y30_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(15));

-- Location: LCCOMB_X44_Y29_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X44_Y29_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X45_Y29_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\);

-- Location: LCCOMB_X45_Y29_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\);

-- Location: FF_X45_Y29_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(14));

-- Location: LCCOMB_X43_Y29_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X43_Y29_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14));

-- Location: LCCOMB_X51_Y29_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X51_Y29_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11));

-- Location: FF_X45_Y29_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11));

-- Location: LCCOMB_X44_Y29_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X44_Y29_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X45_Y29_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\);

-- Location: LCCOMB_X45_Y29_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(13))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\);

-- Location: FF_X45_Y29_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(12));

-- Location: LCCOMB_X44_Y29_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\);

-- Location: FF_X44_Y29_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X45_Y29_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\);

-- Location: LCCOMB_X45_Y29_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(12))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\);

-- Location: FF_X45_Y29_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(11));

-- Location: LCCOMB_X44_Y29_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X44_Y29_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X45_Y29_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\);

-- Location: LCCOMB_X45_Y29_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(11))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\);

-- Location: FF_X45_Y29_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(10));

-- Location: LCCOMB_X46_Y28_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X46_Y28_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X43_Y28_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\);

-- Location: LCCOMB_X43_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(10))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\);

-- Location: FF_X43_Y28_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(9));

-- Location: FF_X44_Y29_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LCCOMB_X50_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X50_Y28_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X44_Y29_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X44_Y29_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X43_Y28_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\);

-- Location: LCCOMB_X43_Y28_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X43_Y28_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(6));

-- Location: LCCOMB_X43_Y26_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X43_Y26_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6));

-- Location: LCCOMB_X44_Y29_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X44_Y29_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X43_Y29_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\);

-- Location: LCCOMB_X43_Y29_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X43_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\);

-- Location: FF_X43_Y28_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(7));

-- Location: FF_X43_Y29_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7));

-- Location: FF_X49_Y28_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X49_Y28_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: FF_X49_Y28_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X49_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(4),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~14_combout\);

-- Location: LCCOMB_X49_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\);

-- Location: FF_X49_Y28_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X47_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X49_Y28_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X49_Y28_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(4));

-- Location: FF_X46_Y31_N27
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X46_Y31_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~31_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~31_combout\);

-- Location: M9K_X33_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000009220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010810BA949E7FEE6EB5F6B9BD7FFCF3F3EF575293CFFDE6EB5F6B9BD7ABD5F7993FDDD6BF6B9BD7D0B1EEB5DAE6F5D4D7EEEB5ED73795F5F4ADC7DF2DC7DF2DC7B96E3EF37304568CF6EFCBF16E3DCB71F7C58B6163EE11EF9D8BF596E3DCF97296943EA47888712A132654941F353099F50987DFCAD4941FF3423FFDFEC3F22981FD6EDB5F691FE3B272ED5E3677A3EA0D7FE7FD9D887FFFBA55E0EEF7F7F59D",
	mem_init1 => X"A3BAE4EE64727FE238C225966D7FDA3A86614877F68DFFF681673FE6FFF980599FF3C162C59FEFA53FF66F7FF9FCEFEC3EB67FEFEB79F76AEABE2FAAC7FA3BF5B4B6BF8D37D4D6D5FF97F05802CBFDAFAE55AEEFFFE3EF3EBBE8F87DD7B39BFF1CD694F79719C29881476D49FEBF5BFA3A63F72A9F7C5DA9FF7A77FFB730B6A69FFE13DF7BF6EE37FD57D86764504BE98B8BDD28BF2E8AC337DEDF8154E12AFF6F0FBBB8207EB74F75757CB67A7B57572B785E54F6500FFE0955DB1F90231B5E7DD1D373B9ABBEBDF57AAD75F7B7F4F27BA5EEED7FEDFA7ED7EBF72FF9FFCFB8F5DAFFFFFFFBD5DD5AAFBAF3CB37F7DFBDA6D6BD6BB5D7A36955FAAFEEB9BD79",
	mem_init0 => X"8719DAEBD57AAFABDFDD7FDCEEEFDF7BDED6FDEAFFFFBDFD5FFFEF7F577FED7D79DEAD79DEAD7FFFFE5776B9BD7EAFAEA4F2EFBBAD76B9BD7CCD5335F7CCD656CCD6B587FFFFD45F7FDFF5FAB82EEBFFFD7FDFFDEF7FF7DDBCE577FBFB5C177FEFFEEEADFFFBEF7FF7DDBCFFFBF6BD77CEEA7F9D5BABFDE16AFBBBFB3BEAF5F7DBF6E747DCDF7B3599F9EF3C9DFD5F66EEDFF77B5DDFDAEF7DAEFDFDAEFDFDAF27EBE5AEAD76D77DAFA2D2A5771A88DFF1F543EE3DC5829477B25F91556BC2A54AF5FF69F57FFFFEF7DFFF7BEEEFDF7B747F6C29FFB6142EFB41E17BFBA0F594B55544F5E53B5B5F265FE997B0AFFBEFDD6BFD7BFBBEBDFB5FFFFE9837FFFE07",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y31_N28
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\);

-- Location: IOIBUF_X54_Y54_N22
\pio_2_external_connection_export[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(4),
	o => \pio_2_external_connection_export[4]~input_o\);

-- Location: LCCOMB_X49_Y40_N22
\u0|pio_2|d1_data_in[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|d1_data_in[4]~feeder_combout\ = \pio_2_external_connection_export[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pio_2_external_connection_export[4]~input_o\,
	combout => \u0|pio_2|d1_data_in[4]~feeder_combout\);

-- Location: FF_X49_Y40_N23
\u0|pio_2|d1_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|d1_data_in[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d1_data_in\(4));

-- Location: FF_X50_Y40_N27
\u0|pio_2|d2_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|d1_data_in\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d2_data_in\(4));

-- Location: LCCOMB_X50_Y40_N26
\u0|pio_2|edge_capture~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~10_combout\ = (\u0|pio_2|edge_capture\(4)) # (\u0|pio_2|d1_data_in\(4) $ (\u0|pio_2|d2_data_in\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|d1_data_in\(4),
	datac => \u0|pio_2|d2_data_in\(4),
	datad => \u0|pio_2|edge_capture\(4),
	combout => \u0|pio_2|edge_capture~10_combout\);

-- Location: LCCOMB_X49_Y40_N14
\u0|pio_2|edge_capture~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~11_combout\ = (\u0|pio_2|edge_capture~10_combout\ & ((!\u0|pio_2|edge_capture_wr_strobe~0_combout\) # (!\u0|nios2_gen2_0|cpu|d_writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	datab => \u0|pio_2|edge_capture_wr_strobe~0_combout\,
	datad => \u0|pio_2|edge_capture~10_combout\,
	combout => \u0|pio_2|edge_capture~11_combout\);

-- Location: FF_X49_Y40_N15
\u0|pio_2|edge_capture[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|edge_capture~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|edge_capture\(4));

-- Location: LCCOMB_X49_Y40_N12
\u0|pio_2|irq_mask[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|irq_mask[4]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|pio_2|irq_mask[4]~feeder_combout\);

-- Location: FF_X49_Y40_N13
\u0|pio_2|irq_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|irq_mask[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|pio_2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|irq_mask\(4));

-- Location: LCCOMB_X49_Y40_N28
\u0|pio_2|readdata[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata[4]~4_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_2|edge_capture\(4))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_2|irq_mask\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|pio_2|edge_capture\(4),
	datad => \u0|pio_2|irq_mask\(4),
	combout => \u0|pio_2|readdata[4]~4_combout\);

-- Location: LCCOMB_X49_Y40_N10
\u0|pio_2|read_mux_out[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|read_mux_out[4]~4_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \pio_2_external_connection_export[4]~input_o\,
	combout => \u0|pio_2|read_mux_out[4]~4_combout\);

-- Location: FF_X49_Y40_N29
\u0|pio_2|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata[4]~4_combout\,
	asdata => \u0|pio_2|read_mux_out[4]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|readdata\(4));

-- Location: FF_X46_Y31_N17
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|readdata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(4));

-- Location: FF_X45_Y39_N25
\u0|pio_0|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(4));

-- Location: LCCOMB_X47_Y38_N20
\u0|pio_0|readdata[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(4) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|pio_0|data_out\(4) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|pio_0|data_out\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_0|readdata\(4));

-- Location: FF_X47_Y38_N21
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X46_Y31_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~30_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(4))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~30_combout\);

-- Location: LCCOMB_X46_Y31_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~32_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~31_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~30_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~31_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~32_combout\);

-- Location: LCCOMB_X50_Y32_N20
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~46_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4)))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~32_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~46_combout\);

-- Location: FF_X50_Y32_N21
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~46_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X55_Y35_N6
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(4) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\);

-- Location: LCCOMB_X50_Y29_N24
\u0|nios2_gen2_0|cpu|d_writedata[29]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X50_Y29_N25
\u0|nios2_gen2_0|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(29));

-- Location: LCCOMB_X50_Y29_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: M9K_X73_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DEF5C8800846D222C04F08801372870818D1100108DA442C04F088012894471192E45809F08801100A82C04C22004401322C04E110001D1E70400D10400D10401802006112000085000200F04200C0100344C0800C00005E03408030200C0F8BF853801277E277D901224000014812201F1000E683600900C04220060851D7020000000208E349D012ADBF60685070100010000C000000008003EF1DE578FD519",
	mem_init1 => X"0CC483A800028000000000106F000400000000030C2400E62063C00200719018E00382850A1F6EAA3E7E0225D4B62749D14205C40837BBBCF81882D0010008000000A01043D500040000000903108820000024A000010000000803800033B800290240105C0800000010040000095801400024002B010C2047703001151370B01000011250900010004400400280200042580100E206000000064000200443E04C0404402A02024B055440000A58555C2B02B7E264C1A2CFB69413EEEE5982100C800000018866B521008D0446A2A0603A0162A113A8AA6E12088722A96288A0D0824ED94BE34420402182308B23D2D51826D6AD6B8424A20804208A60880112",
	mem_init0 => X"8A29C21281102208DFC11BD4AA224C63DE1225624700B1BC48E02C6F117BE12110D28110D28113557E017088013E24220022C48B013088011051814676911816911A8481DAABD4553B19B4F88826C125515C8A71853BB35DB4A5376BF844136E4538CC054AA2C53BB55DB4B76BF0985142A226841B8914A16249091131E241228A56A206D492512088A9AB1899BC44214A2B227844DBC2216C2265BC2265BC2248088422A1161144221A8205549A6A9A909541A935225A897F824422A008854A95049969F1379C02C6C701636A224C6370685E3953261C0542E3A0553121D008400009044040184408000201800008838D088D6B01821DE04000213148000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y28_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9_combout\);

-- Location: LCCOMB_X54_Y29_N18
\u0|nios2_gen2_0|cpu|F_iw[29]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[29]~71_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[29]~71_combout\);

-- Location: LCCOMB_X54_Y28_N22
\u0|nios2_gen2_0|cpu|F_iw[29]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[29]~72_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[29]~71_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[29]~71_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[29]~72_combout\);

-- Location: FF_X54_Y28_N23
\u0|nios2_gen2_0|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[29]~72_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(29));

-- Location: LCCOMB_X54_Y34_N8
\u0|nios2_gen2_0|cpu|R_src1[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\ = (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\);

-- Location: FF_X54_Y34_N9
\u0|nios2_gen2_0|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(1));

-- Location: LCCOMB_X52_Y29_N22
\u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\) # ((!\u0|nios2_gen2_0|cpu|Add1~22_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|Add1~20_combout\ & !\u0|nios2_gen2_0|cpu|Add1~22_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\);

-- Location: FF_X52_Y29_N23
\u0|nios2_gen2_0|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(1));

-- Location: LCCOMB_X46_Y30_N2
\u0|mm_interconnect_0|cmd_mux_001|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: FF_X46_Y30_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X50_Y30_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|byteenable\(1),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X55_Y29_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X55_Y29_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(11));

-- Location: FF_X55_Y29_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X55_Y29_N16
\u0|mm_interconnect_0|rsp_mux|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\);

-- Location: LCCOMB_X54_Y32_N20
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\);

-- Location: FF_X54_Y32_N21
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X46_Y30_N28
\u0|mm_interconnect_0|cmd_mux_002|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: LCCOMB_X47_Y32_N28
\u0|mm_interconnect_0|cmd_mux_002|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: LCCOMB_X44_Y32_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: M9K_X53_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040F00000F8888F11CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44",
	mem_init0 => X"CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BC4E010000000000000000000000000004000000000C4C00000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000009222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000073800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C63CC88840A9200829000891128408910621110815240282900089113098442A01000520008911192110290022444448400290011220021F68401D10401D1040180200E113205108762E0E300200C0100744C7890C01FD5F03C78430200C0F97607B402A57EC871A81224048005A12090E40907CB58809410125028100580F0A92111462081388863F2B0404E300500A2090004140D0050207145E0EED413F121",
	mem_init1 => X"80F1606A46160002027537304102213CE089D4850CEC00D6E40700060069B2018001014285080724109A40025C1040580EA60827E222853228180818C2A038153CB0A00003D0049400900A4844020820A05424E000031040042A000028B000000C020031C42D406540274052F98688120D93A44467815908A6481001121036001000014638200010AD04008114109E859CD8478E220606C316A4408C018C50E06F0F3A8C220E170100004000180800042B085EC07ED0000E097C1A13902398127CD3BEFE9C081002142A00047015169341B408011C05400013C8F01040986012000270000018841502840221441400088481001000041A0122508A0000891118",
	mem_init0 => X"01000208140280A00001140840C1831C0013D88278970C404F12C310110001391C08011C08011800001400891120272224542800A40089111884121001444200444004860000002040C40000884828808EA0400C60C444820840480000442410200622A0011D20C4428208400000950C000010014009800202400008400270104100106409010854414200812000461600C010004500022C00229000229000230388E0220110112023A058B0032080656160020600C5801400001C000508C0000044E0000128625C3118961880C1831C007D2819FE940C2EE942C17BEAA1A0908000004460100046230648C0000008EC0008F010F30C20184000208060020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y31_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\);

-- Location: LCCOMB_X47_Y32_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1_combout\ = !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1_combout\);

-- Location: LCCOMB_X47_Y31_N26
\u0|mm_interconnect_0|cmd_mux_001|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(5)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(7))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X47_Y31_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X47_Y28_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(5) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(7) & !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(5),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(6),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y32_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X47_Y32_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3));

-- Location: LCCOMB_X46_Y32_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0) & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X46_Y32_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X47_Y32_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3) & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\);

-- Location: LCCOMB_X47_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X47_Y28_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(3));

-- Location: FF_X45_Y31_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X45_Y31_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~28_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~28_combout\);

-- Location: IOIBUF_X54_Y54_N29
\pio_2_external_connection_export[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(3),
	o => \pio_2_external_connection_export[3]~input_o\);

-- Location: LCCOMB_X49_Y40_N26
\u0|pio_2|d1_data_in[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|d1_data_in[3]~feeder_combout\ = \pio_2_external_connection_export[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2_external_connection_export[3]~input_o\,
	combout => \u0|pio_2|d1_data_in[3]~feeder_combout\);

-- Location: FF_X49_Y40_N27
\u0|pio_2|d1_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|d1_data_in[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d1_data_in\(3));

-- Location: FF_X50_Y40_N23
\u0|pio_2|d2_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|d1_data_in\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d2_data_in\(3));

-- Location: LCCOMB_X50_Y40_N22
\u0|pio_2|edge_capture~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~4_combout\ = (\u0|pio_2|edge_capture\(3)) # (\u0|pio_2|d1_data_in\(3) $ (\u0|pio_2|d2_data_in\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|d1_data_in\(3),
	datac => \u0|pio_2|d2_data_in\(3),
	datad => \u0|pio_2|edge_capture\(3),
	combout => \u0|pio_2|edge_capture~4_combout\);

-- Location: LCCOMB_X49_Y40_N2
\u0|pio_2|edge_capture~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~5_combout\ = (\u0|pio_2|edge_capture~4_combout\ & ((!\u0|nios2_gen2_0|cpu|d_writedata\(3)) # (!\u0|pio_2|edge_capture_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_2|edge_capture_wr_strobe~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datad => \u0|pio_2|edge_capture~4_combout\,
	combout => \u0|pio_2|edge_capture~5_combout\);

-- Location: FF_X49_Y40_N3
\u0|pio_2|edge_capture[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|edge_capture~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|edge_capture\(3));

-- Location: FF_X50_Y40_N9
\u0|pio_2|irq_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|irq_mask\(3));

-- Location: LCCOMB_X49_Y40_N18
\u0|pio_2|readdata[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata[3]~3_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_2|edge_capture\(3))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_2|irq_mask\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|pio_2|edge_capture\(3),
	datad => \u0|pio_2|irq_mask\(3),
	combout => \u0|pio_2|readdata[3]~3_combout\);

-- Location: LCCOMB_X49_Y40_N8
\u0|pio_2|read_mux_out[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|read_mux_out[3]~3_combout\ = (\pio_2_external_connection_export[3]~input_o\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2_external_connection_export[3]~input_o\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_2|read_mux_out[3]~3_combout\);

-- Location: FF_X49_Y40_N19
\u0|pio_2|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata[3]~3_combout\,
	asdata => \u0|pio_2|read_mux_out[3]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|readdata\(3));

-- Location: FF_X46_Y35_N17
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3));

-- Location: FF_X49_Y39_N27
\u0|pio_0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(3));

-- Location: LCCOMB_X50_Y39_N18
\u0|pio_0|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(3) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|pio_0|data_out\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|pio_0|data_out\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_0|readdata\(3));

-- Location: FF_X50_Y39_N19
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X46_Y35_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~27_combout\ = (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~27_combout\);

-- Location: LCCOMB_X45_Y31_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~29_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~28_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~27_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~28_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~29_combout\);

-- Location: LCCOMB_X50_Y32_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~45_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~29_combout\))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~29_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~45_combout\);

-- Location: FF_X50_Y32_N27
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~45_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X49_Y30_N20
\u0|nios2_gen2_0|cpu|Equal136~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal136~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(10) & !\u0|nios2_gen2_0|cpu|D_iw\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|Equal136~0_combout\);

-- Location: LCCOMB_X49_Y35_N10
\u0|nios2_gen2_0|cpu|Equal132~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal132~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|Equal136~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & !\u0|nios2_gen2_0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|Equal132~0_combout\);

-- Location: LCCOMB_X49_Y35_N4
\u0|nios2_gen2_0|cpu|Equal136~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal136~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|Equal136~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & \u0|nios2_gen2_0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|Equal136~1_combout\);

-- Location: LCCOMB_X49_Y35_N24
\u0|nios2_gen2_0|cpu|Equal135~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal135~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|Equal136~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(7) & !\u0|nios2_gen2_0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|Equal135~0_combout\);

-- Location: LCCOMB_X49_Y35_N16
\u0|nios2_gen2_0|cpu|E_control_rd_data[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~5_combout\ = (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (((\u0|nios2_gen2_0|cpu|W_ienable_reg\(3))))) # (!\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (\u0|nios2_gen2_0|cpu|W_ipending_reg\(3) & 
-- (\u0|nios2_gen2_0|cpu|Equal136~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ipending_reg\(3),
	datab => \u0|nios2_gen2_0|cpu|Equal136~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(3),
	datad => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~5_combout\);

-- Location: LCCOMB_X49_Y35_N2
\u0|nios2_gen2_0|cpu|Equal133~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal133~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|Equal136~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & !\u0|nios2_gen2_0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|Equal133~0_combout\);

-- Location: LCCOMB_X49_Y35_N6
\u0|nios2_gen2_0|cpu|Equal134~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal134~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|Equal136~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(7) & !\u0|nios2_gen2_0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(8),
	combout => \u0|nios2_gen2_0|cpu|Equal134~0_combout\);

-- Location: LCCOMB_X49_Y35_N12
\u0|nios2_gen2_0|cpu|E_control_rd_data[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~6_combout\ = (!\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & (\u0|nios2_gen2_0|cpu|E_control_rd_data[3]~5_combout\ & (!\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & !\u0|nios2_gen2_0|cpu|Equal134~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal132~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal133~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal134~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~6_combout\);

-- Location: FF_X49_Y35_N13
\u0|nios2_gen2_0|cpu|W_control_rd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(3));

-- Location: LCCOMB_X52_Y34_N22
\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|nios2_gen2_0|cpu|W_control_rd_data\(3)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_control_rd_data\(3),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~6_combout\);

-- Location: LCCOMB_X52_Y34_N0
\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~6_combout\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3),
	datac => \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\);

-- Location: FF_X44_Y32_N1
\u0|nios2_gen2_0|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(2));

-- Location: LCCOMB_X44_Y32_N2
\u0|mm_interconnect_0|cmd_mux|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\);

-- Location: LCCOMB_X38_Y32_N24
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X38_Y32_N25
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X37_Y32_N26
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X36_Y32_N8
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X37_Y32_N4
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X37_Y32_N5
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X36_Y32_N28
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X36_Y32_N29
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X43_Y32_N16
\u0|jtag_uart_0|av_readdata[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[2]~4_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2),
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[2]~4_combout\);

-- Location: FF_X43_Y32_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[2]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X42_Y32_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X42_Y32_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X47_Y32_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2_combout\ = !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2_combout\);

-- Location: FF_X47_Y32_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2));

-- Location: LCCOMB_X46_Y32_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\) # ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\);

-- Location: LCCOMB_X46_Y32_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X46_Y32_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(2));

-- Location: FF_X49_Y32_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X49_Y32_N28
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~25_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~25_combout\);

-- Location: FF_X49_Y39_N1
\u0|pio_0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(2));

-- Location: LCCOMB_X49_Y39_N14
\u0|pio_0|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(2) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_0|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_0|data_out\(2),
	combout => \u0|pio_0|readdata\(2));

-- Location: FF_X49_Y39_N15
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2));

-- Location: IOIBUF_X51_Y54_N1
\pio_2_external_connection_export[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(2),
	o => \pio_2_external_connection_export[2]~input_o\);

-- Location: FF_X49_Y39_N31
\u0|pio_2|d1_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2_external_connection_export[2]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d1_data_in\(2));

-- Location: FF_X49_Y39_N13
\u0|pio_2|d2_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|d1_data_in\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d2_data_in\(2));

-- Location: LCCOMB_X49_Y39_N12
\u0|pio_2|edge_capture~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~6_combout\ = (\u0|pio_2|edge_capture\(2)) # (\u0|pio_2|d1_data_in\(2) $ (\u0|pio_2|d2_data_in\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|d1_data_in\(2),
	datac => \u0|pio_2|d2_data_in\(2),
	datad => \u0|pio_2|edge_capture\(2),
	combout => \u0|pio_2|edge_capture~6_combout\);

-- Location: LCCOMB_X49_Y39_N28
\u0|pio_2|edge_capture~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~7_combout\ = (\u0|pio_2|edge_capture~6_combout\ & ((!\u0|nios2_gen2_0|cpu|d_writedata\(2)) # (!\u0|pio_2|edge_capture_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|edge_capture_wr_strobe~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datad => \u0|pio_2|edge_capture~6_combout\,
	combout => \u0|pio_2|edge_capture~7_combout\);

-- Location: FF_X49_Y39_N29
\u0|pio_2|edge_capture[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|edge_capture~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|edge_capture\(2));

-- Location: LCCOMB_X49_Y40_N24
\u0|pio_2|irq_mask[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|irq_mask[2]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|pio_2|irq_mask[2]~feeder_combout\);

-- Location: FF_X49_Y40_N25
\u0|pio_2|irq_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|irq_mask[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|pio_2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|irq_mask\(2));

-- Location: LCCOMB_X49_Y40_N16
\u0|pio_2|readdata[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata[2]~2_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_2|edge_capture\(2))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_2|irq_mask\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|pio_2|edge_capture\(2),
	datad => \u0|pio_2|irq_mask\(2),
	combout => \u0|pio_2|readdata[2]~2_combout\);

-- Location: LCCOMB_X49_Y39_N16
\u0|pio_2|read_mux_out[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|read_mux_out[2]~2_combout\ = (\pio_2_external_connection_export[2]~input_o\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pio_2_external_connection_export[2]~input_o\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_2|read_mux_out[2]~2_combout\);

-- Location: FF_X49_Y40_N17
\u0|pio_2|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata[2]~2_combout\,
	asdata => \u0|pio_2|read_mux_out[2]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|readdata\(2));

-- Location: FF_X49_Y39_N19
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X49_Y39_N18
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~24_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2) & \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2) & \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~24_combout\);

-- Location: LCCOMB_X49_Y39_N8
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~26_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~25_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~24_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~25_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~26_combout\);

-- Location: LCCOMB_X50_Y32_N0
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~44_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2)))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~26_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~44_combout\);

-- Location: FF_X50_Y32_N1
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~44_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X52_Y37_N2
\u0|nios2_gen2_0|cpu|D_op_wrctl\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal62~3_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\);

-- Location: FF_X52_Y37_N3
\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X49_Y35_N26
\u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & \u0|nios2_gen2_0|cpu|Equal135~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X49_Y35_N23
\u0|nios2_gen2_0|cpu|W_ienable_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(2));

-- Location: IOIBUF_X51_Y54_N29
\pio_2_external_connection_export[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(0),
	o => \pio_2_external_connection_export[0]~input_o\);

-- Location: FF_X50_Y40_N5
\u0|pio_2|d1_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2_external_connection_export[0]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d1_data_in\(0));

-- Location: FF_X50_Y40_N11
\u0|pio_2|d2_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|d1_data_in\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d2_data_in\(0));

-- Location: LCCOMB_X50_Y40_N10
\u0|pio_2|edge_capture~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~2_combout\ = (\u0|pio_2|edge_capture\(0)) # (\u0|pio_2|d1_data_in\(0) $ (\u0|pio_2|d2_data_in\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|edge_capture\(0),
	datab => \u0|pio_2|d1_data_in\(0),
	datac => \u0|pio_2|d2_data_in\(0),
	combout => \u0|pio_2|edge_capture~2_combout\);

-- Location: LCCOMB_X50_Y40_N30
\u0|pio_2|edge_capture~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~3_combout\ = (\u0|pio_2|edge_capture~2_combout\ & ((!\u0|pio_2|edge_capture_wr_strobe~0_combout\) # (!\u0|nios2_gen2_0|cpu|d_writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|edge_capture~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datad => \u0|pio_2|edge_capture_wr_strobe~0_combout\,
	combout => \u0|pio_2|edge_capture~3_combout\);

-- Location: FF_X50_Y40_N31
\u0|pio_2|edge_capture[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|edge_capture~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|edge_capture\(0));

-- Location: IOIBUF_X51_Y54_N22
\pio_2_external_connection_export[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(1),
	o => \pio_2_external_connection_export[1]~input_o\);

-- Location: FF_X49_Y39_N23
\u0|pio_2|d1_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2_external_connection_export[1]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d1_data_in\(1));

-- Location: FF_X49_Y39_N21
\u0|pio_2|d2_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|d1_data_in\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|d2_data_in\(1));

-- Location: LCCOMB_X49_Y39_N20
\u0|pio_2|edge_capture~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~0_combout\ = (\u0|pio_2|edge_capture\(1)) # (\u0|pio_2|d1_data_in\(1) $ (\u0|pio_2|d2_data_in\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|d1_data_in\(1),
	datab => \u0|pio_2|edge_capture\(1),
	datac => \u0|pio_2|d2_data_in\(1),
	combout => \u0|pio_2|edge_capture~0_combout\);

-- Location: LCCOMB_X49_Y39_N2
\u0|pio_2|edge_capture~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|edge_capture~1_combout\ = (\u0|pio_2|edge_capture~0_combout\ & ((!\u0|nios2_gen2_0|cpu|d_writedata\(1)) # (!\u0|pio_2|edge_capture_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|edge_capture_wr_strobe~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datad => \u0|pio_2|edge_capture~0_combout\,
	combout => \u0|pio_2|edge_capture~1_combout\);

-- Location: FF_X49_Y39_N3
\u0|pio_2|edge_capture[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|edge_capture~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|edge_capture\(1));

-- Location: FF_X50_Y40_N13
\u0|pio_2|irq_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|irq_mask\(1));

-- Location: LCCOMB_X50_Y40_N2
\u0|pio_2|irq_mask[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|irq_mask[0]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|pio_2|irq_mask[0]~feeder_combout\);

-- Location: FF_X50_Y40_N3
\u0|pio_2|irq_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|irq_mask[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|pio_2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|irq_mask\(0));

-- Location: LCCOMB_X50_Y40_N12
\u0|pio_2|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|WideOr0~0_combout\ = (\u0|pio_2|edge_capture\(0) & ((\u0|pio_2|irq_mask\(0)) # ((\u0|pio_2|edge_capture\(1) & \u0|pio_2|irq_mask\(1))))) # (!\u0|pio_2|edge_capture\(0) & (\u0|pio_2|edge_capture\(1) & (\u0|pio_2|irq_mask\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|edge_capture\(0),
	datab => \u0|pio_2|edge_capture\(1),
	datac => \u0|pio_2|irq_mask\(1),
	datad => \u0|pio_2|irq_mask\(0),
	combout => \u0|pio_2|WideOr0~0_combout\);

-- Location: LCCOMB_X50_Y40_N8
\u0|pio_2|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|WideOr0~1_combout\ = (\u0|pio_2|edge_capture\(3) & ((\u0|pio_2|irq_mask\(3)) # ((\u0|pio_2|edge_capture\(2) & \u0|pio_2|irq_mask\(2))))) # (!\u0|pio_2|edge_capture\(3) & (\u0|pio_2|edge_capture\(2) & ((\u0|pio_2|irq_mask\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|edge_capture\(3),
	datab => \u0|pio_2|edge_capture\(2),
	datac => \u0|pio_2|irq_mask\(3),
	datad => \u0|pio_2|irq_mask\(2),
	combout => \u0|pio_2|WideOr0~1_combout\);

-- Location: LCCOMB_X50_Y40_N14
\u0|pio_2|WideOr0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|WideOr0~3_combout\ = (\u0|pio_2|irq_mask\(6) & ((\u0|pio_2|edge_capture\(6)) # ((\u0|pio_2|irq_mask\(7) & \u0|pio_2|edge_capture\(7))))) # (!\u0|pio_2|irq_mask\(6) & (((\u0|pio_2|irq_mask\(7) & \u0|pio_2|edge_capture\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|irq_mask\(6),
	datab => \u0|pio_2|edge_capture\(6),
	datac => \u0|pio_2|irq_mask\(7),
	datad => \u0|pio_2|edge_capture\(7),
	combout => \u0|pio_2|WideOr0~3_combout\);

-- Location: LCCOMB_X50_Y40_N18
\u0|pio_2|WideOr0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|WideOr0~2_combout\ = (\u0|pio_2|edge_capture\(4) & ((\u0|pio_2|irq_mask\(4)) # ((\u0|pio_2|edge_capture\(5) & \u0|pio_2|irq_mask\(5))))) # (!\u0|pio_2|edge_capture\(4) & (\u0|pio_2|edge_capture\(5) & (\u0|pio_2|irq_mask\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|edge_capture\(4),
	datab => \u0|pio_2|edge_capture\(5),
	datac => \u0|pio_2|irq_mask\(5),
	datad => \u0|pio_2|irq_mask\(4),
	combout => \u0|pio_2|WideOr0~2_combout\);

-- Location: LCCOMB_X50_Y40_N24
\u0|pio_2|WideOr0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|WideOr0~4_combout\ = (\u0|pio_2|WideOr0~0_combout\) # ((\u0|pio_2|WideOr0~1_combout\) # ((\u0|pio_2|WideOr0~3_combout\) # (\u0|pio_2|WideOr0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|WideOr0~0_combout\,
	datab => \u0|pio_2|WideOr0~1_combout\,
	datac => \u0|pio_2|WideOr0~3_combout\,
	datad => \u0|pio_2|WideOr0~2_combout\,
	combout => \u0|pio_2|WideOr0~4_combout\);

-- Location: LCCOMB_X49_Y38_N16
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt\(2) = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2) & (\u0|nios2_gen2_0|cpu|W_ienable_reg\(2) & \u0|pio_2|WideOr0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2),
	datab => \u0|nios2_gen2_0|cpu|W_ienable_reg\(2),
	datad => \u0|pio_2|WideOr0~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt\(2));

-- Location: FF_X49_Y38_N17
\u0|nios2_gen2_0|cpu|W_ipending_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(2));

-- Location: LCCOMB_X49_Y35_N22
\u0|nios2_gen2_0|cpu|E_control_rd_data[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~3_combout\ = (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (((\u0|nios2_gen2_0|cpu|W_ienable_reg\(2))))) # (!\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (\u0|nios2_gen2_0|cpu|W_ipending_reg\(2) & 
-- (\u0|nios2_gen2_0|cpu|Equal136~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ipending_reg\(2),
	datab => \u0|nios2_gen2_0|cpu|Equal136~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(2),
	datad => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~3_combout\);

-- Location: LCCOMB_X49_Y35_N18
\u0|nios2_gen2_0|cpu|E_control_rd_data[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~4_combout\ = (!\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & (!\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & (\u0|nios2_gen2_0|cpu|E_control_rd_data[2]~3_combout\ & !\u0|nios2_gen2_0|cpu|Equal134~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal132~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal133~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal134~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~4_combout\);

-- Location: FF_X49_Y35_N19
\u0|nios2_gen2_0|cpu|W_control_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(2));

-- Location: LCCOMB_X52_Y34_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|nios2_gen2_0|cpu|W_control_rd_data\(2)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_control_rd_data\(2),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~4_combout\);

-- Location: LCCOMB_X52_Y34_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & 
-- ((\u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2),
	datad => \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X51_Y29_N24
\u0|nios2_gen2_0|cpu|d_writedata[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\);

-- Location: FF_X51_Y29_N25
\u0|nios2_gen2_0|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(28));

-- Location: LCCOMB_X51_Y29_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: M9K_X53_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000052918F2941292DDD0D10FF5FFC8D48D7660FE5282525BBD0D10FF5FFC7E3F84A011BA1A20FF5FFE5311D0D13FD7FF9444DD0D11FEBFC20F9817E39A97E39A97E22CBF1CAAA0040006CA3F50F8BF1165F8E6A7AF4937E7039FD7AF54CBF116BFC506A332DA10770E220F1E64180FA4F069B4069196C8987313237A20E11BC88EA6A1606E5D680C82F2D1230158479722C005FFE7243F0041D0313BE220A2922DBD",
	mem_init1 => X"8EB16051AA147FF000E2810841FE1092C0444BB4F3C7FF85A0003FF3FFC571801FFBC162C59F89853B8035BBDDBB4BB48EB6F6FFF37F3F302827390A869D2FE7A8065EC61BD862D7F0000076C8C364FF0FD9CBBFFC01000080080488002007FE886515DEA398D620AB1500087084AFE22C892CDE14FE110BB08D9FFEAAD201C30FFF1A8B2B45EEDF7E9B8C010000520018AFA6DD1DC9028A15807F1A8B9A849FC7D9FE5F94F0A5A5FAAA3F36E77FFFE381FD68921AD635A000E9FB3298668D8D07000003DE7F990AC43200FF99155F9FC5FE8C5FE4455111FC7F189D509D775F277F9126B4183FC90C867FC244042D0AC6810810807FCB45A390D2059FF5FFE0",
	mem_init0 => X"00003FE1642C8521003FE40855D5A30C01FDD81F88FD0C03F11FC300FE041FCFE62C5FE62C5FE4AA80568FF5FFC1F9FCA0940B74344FF5FFE2841A108944438844407F022554292AC4C24B07F0C900DAA623758C02C444A24848C89007F86491BAC61002B54D02C442A24848900FE02EB4519969E07E6B461FB6D2EECE1F86DD55A95DF90B6DAAC1775654E36643F99734E4DD07F9243FCE93FC9A43FC9A43FC00FF23FC5FE1FE3BFC257CFA2B249165636202560AC5A51600781B8020FF0040817F26920FC823F43008FE1815D5A30C0E77B2016F590005BDA00056F4D006085999807F9E1D87F923EFE8FA78FAAF0C70FF10903E5D6007BFFFDE8897FDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y26_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8_combout\);

-- Location: LCCOMB_X55_Y29_N26
\u0|nios2_gen2_0|cpu|F_iw[28]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[28]~69_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	combout => \u0|nios2_gen2_0|cpu|F_iw[28]~69_combout\);

-- Location: LCCOMB_X55_Y29_N20
\u0|nios2_gen2_0|cpu|F_iw[28]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[28]~70_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[28]~69_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~8_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[28]~69_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[28]~70_combout\);

-- Location: FF_X55_Y29_N21
\u0|nios2_gen2_0|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[28]~70_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(28));

-- Location: LCCOMB_X50_Y34_N20
\u0|nios2_gen2_0|cpu|E_src1[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\);

-- Location: FF_X50_Y34_N21
\u0|nios2_gen2_0|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(9));

-- Location: LCCOMB_X51_Y35_N14
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~13_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~38_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~13_combout\);

-- Location: FF_X51_Y35_N15
\u0|nios2_gen2_0|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(7));

-- Location: LCCOMB_X47_Y31_N14
\u0|mm_interconnect_0|cmd_mux_001|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) = (\u0|nios2_gen2_0|cpu|F_pc\(7) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(9))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(7) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: FF_X47_Y31_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X42_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X42_Y28_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LCCOMB_X47_Y30_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X47_Y30_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X45_Y27_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(34))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\);

-- Location: FF_X45_Y27_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(33));

-- Location: LCCOMB_X45_Y27_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X45_Y27_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33));

-- Location: LCCOMB_X46_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X46_Y28_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X45_Y27_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\);

-- Location: LCCOMB_X45_Y27_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(33)) # 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\);

-- Location: FF_X45_Y27_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(32));

-- Location: LCCOMB_X45_Y27_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X45_Y27_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32));

-- Location: LCCOMB_X47_Y27_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = 
-- CARRY((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X47_Y27_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ 
-- (GND))) # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = 
-- CARRY((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X47_Y27_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X47_Y27_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X47_Y27_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = 
-- CARRY((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X47_Y27_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X47_Y27_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X47_Y28_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X49_Y32_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X49_Y32_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(14));

-- Location: FF_X49_Y32_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X49_Y32_N16
\u0|nios2_gen2_0|cpu|F_iw[14]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\);

-- Location: LCCOMB_X49_Y30_N6
\u0|nios2_gen2_0|cpu|F_iw[14]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~38_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[14]~37_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~38_combout\);

-- Location: LCCOMB_X49_Y30_N8
\u0|nios2_gen2_0|cpu|F_iw[14]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~77_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[14]~38_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\ & ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[14]~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~77_combout\);

-- Location: FF_X49_Y30_N9
\u0|nios2_gen2_0|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[14]~77_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(14));

-- Location: LCCOMB_X49_Y36_N22
\u0|nios2_gen2_0|cpu|Equal62~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~11_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal62~11_combout\);

-- Location: LCCOMB_X49_Y36_N0
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~11_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X50_Y38_N24
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~9_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X50_Y38_N10
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X46_Y34_N22
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~16_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X46_Y34_N10
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~12_combout\) # (((!\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|Equal0~16_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\);

-- Location: LCCOMB_X50_Y37_N12
\u0|nios2_gen2_0|cpu|Equal62~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~13_combout\);

-- Location: LCCOMB_X50_Y38_N14
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~9_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~13_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X50_Y37_N26
\u0|nios2_gen2_0|cpu|Equal62~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~8_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~8_combout\);

-- Location: LCCOMB_X50_Y38_N16
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\) # 
-- (\u0|nios2_gen2_0|cpu|Equal62~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X46_Y34_N8
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|Equal0~12_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(5) 
-- & (((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X46_Y34_N20
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|Equal0~9_combout\) # (\u0|nios2_gen2_0|cpu|Equal0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\);

-- Location: LCCOMB_X46_Y34_N6
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\);

-- Location: LCCOMB_X46_Y34_N12
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~20_combout\) # (((\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\);

-- Location: FF_X46_Y34_N13
\u0|nios2_gen2_0|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X47_Y34_N2
\u0|nios2_gen2_0|cpu|R_src1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1~33_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\ & ((\u0|nios2_gen2_0|cpu|R_valid~q\) # ((\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_br~q\)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_br~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1~33_combout\);

-- Location: LCCOMB_X54_Y34_N18
\u0|nios2_gen2_0|cpu|R_src1[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\);

-- Location: FF_X54_Y34_N19
\u0|nios2_gen2_0|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(0));

-- Location: LCCOMB_X52_Y34_N8
\u0|nios2_gen2_0|cpu|W_alu_result[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[0]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[0]~16_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[0]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[0]~16_combout\);

-- Location: FF_X52_Y34_N9
\u0|nios2_gen2_0|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[0]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(0));

-- Location: LCCOMB_X52_Y34_N2
\u0|nios2_gen2_0|cpu|W_alu_result[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[1]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[1]~31_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[1]~31_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[1]~17_combout\);

-- Location: FF_X52_Y34_N3
\u0|nios2_gen2_0|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[1]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(1));

-- Location: LCCOMB_X49_Y34_N10
\u0|nios2_gen2_0|cpu|av_ld_rshift8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(1) & (((!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(0))) # (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(1) & (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & (\u0|nios2_gen2_0|cpu|W_alu_result\(0) & !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(0),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(1),
	datad => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\);

-- Location: M9K_X73_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002DEF80B8A5CEDFFF7B9580BBF17D76D9D2EA1714B9DBFFE7B9580BBF170B85E3B25FFF72B00BBF1794B5FB9582EFC5C59FFFB958177E2B61FDDDE1D15DE1D15DE182EF0E133BAC1CDDFEEFFF06EF0C1778744D9B18C3EED7E03D9B732EF0C1F9F2879402A57A8CFB6F3366C5A22777359AF659B7FBCBD39C90FBC728121FD1F2B9A9136EB8C929A973B33B674E7617B0FF197FE43DDD0A5021FFD5E2EEF417F5A5",
	mem_init1 => X"B2FFE6EA6E76000B4059BD33417E01B8B00DC6370CBDFFF7E567800EFFF9F259C005256AD5A817B550F76503FA1670FD1EB6782FEB259F66E898C89AE2B93BF7BCB6A00413DC4C95F09000F8EECA982FA0D424EFF80300008028000800B008000C4670F7FC4F570E6BF77EE3FFEE7BF3583BFFB3CF01FFDFFFFD77FF9F91F6B61000A5C73C33E097AD5E420956FA2EBDC9ABED7BE60E5EEBB7D4DFD705F39FE07FBFBA99FC7F9FCF7967C8707E7B967C7F78FE50FE50017E095C1F1F973F9F127DF80003990BB4D7B53A9005F5F7F1F0F30DCF417F7DFC5817CBF53EFDDFDFBDB942FADBDEBA85D542A502F9CE5FFF9D94AB9C390005DF372B54FA92C0BBF178",
	mem_init0 => X"830802EAD51AA3A99C017E9EFAE3C75A8016FC82FDDF9D505FBBE754177A01797C9F017C9F017B776717C0BBF1702F2E2E76BFFEE560BBF17CC53314E5C4522CC45005AF5BBB167D75D5BF00BABFFFFFFDF5DADD7D7777D7ED6E7EDD005D5FFAED6EBFFFFFFBFD7777D7ED7EDD00BF97E72735CF500BFFF582EB9D3BAB42FD76DFFCA617EED75BBE99FD7E32D5685E366ACB76405DD602EF582EFD602EFD602F038BE02E817417782FF4C689A6F2CCD7F7F1934DA9B774DDA0021F80050BC0000045FA4F817D777E757DDF3ABAE3C75A017FEF3DFFF79EBFFF73F5BFFFB9F89080000045E418005E228D68A204900BFFF00BFA5EFB9E78585FFFFC95A0020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y31_N8
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\);

-- Location: LCCOMB_X51_Y40_N4
\u0|pio_2|readdata[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata[1]~1_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_2|edge_capture\(1)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_2|irq_mask\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|irq_mask\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_2|edge_capture\(1),
	combout => \u0|pio_2|readdata[1]~1_combout\);

-- Location: LCCOMB_X51_Y40_N22
\u0|pio_2|read_mux_out[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|read_mux_out[1]~1_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \pio_2_external_connection_export[1]~input_o\,
	combout => \u0|pio_2|read_mux_out[1]~1_combout\);

-- Location: FF_X51_Y40_N5
\u0|pio_2|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata[1]~1_combout\,
	asdata => \u0|pio_2|read_mux_out[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|readdata\(1));

-- Location: FF_X49_Y39_N11
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_2|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1));

-- Location: FF_X49_Y39_N5
\u0|pio_0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(1));

-- Location: LCCOMB_X49_Y39_N6
\u0|pio_0|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(1) = (\u0|pio_0|data_out\(1) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_0|data_out\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_0|readdata\(1));

-- Location: FF_X49_Y39_N7
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X49_Y39_N10
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\);

-- Location: LCCOMB_X46_Y32_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: FF_X46_Y32_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X46_Y32_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\);

-- Location: LCCOMB_X50_Y30_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X50_Y30_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(1));

-- Location: FF_X44_Y31_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X44_Y31_N24
\u0|jtag_uart_0|av_readdata[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[1]~2_combout\ = (\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1)))) # (!\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~q\,
	datac => \u0|jtag_uart_0|ien_AE~q\,
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1),
	combout => \u0|jtag_uart_0|av_readdata[1]~2_combout\);

-- Location: FF_X44_Y31_N25
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X44_Y31_N28
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\);

-- Location: LCCOMB_X44_Y31_N18
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~23_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~22_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~23_combout\);

-- Location: LCCOMB_X50_Y32_N14
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~43_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1)))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~23_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~23_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~43_combout\);

-- Location: FF_X50_Y32_N15
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~43_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X52_Y34_N24
\u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(1) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(1),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X47_Y29_N10
\u0|nios2_gen2_0|cpu|d_writedata[25]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\);

-- Location: FF_X47_Y29_N11
\u0|nios2_gen2_0|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(25));

-- Location: LCCOMB_X47_Y29_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: M9K_X33_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004210D700000000000000F700EC000000000EE00000000000000F700EC763B800000000000F700EE000000003DC03B8000000001EE01C00E0002420082420082420412100800000000001100481210209080228501142000084285044121020000E08BC05A0061000000000000800000A0000A000028000500000803000000000A000000000000000000001800000000004080600000000C0010020C0000280018",
	mem_init1 => X"18000002800000D0000000000084000000000000210201000000005100800000002800000000000000000000002400000000905000003DC4C02100000000042000001040000000021000000000002051000081100800000000000000000000028000014A028000000040000000000420000000008012000000000806000000020013000900580009108104000000000000048000104000000000210000000008800000000090000090002100A00500028090000D810FCF61B400600000000009030000000075C000000000BB800000000000001EE0000001EC37000000000000003D800000003AE000005DC00000000000000000007AE0000000000017700EE0",
	mem_init0 => X"00003D7000000000002EE0000000000001EC001D80000003B0000000EE001EC6E0001EE0001EE00000000F700EC1D8DC00000000000F700EE00000000000000000007B0000000000000000077000000000000000000000000000000007B80000000000000000000000000000000F600000000000007600001D800000001D80000000000000000000000000000003B80000000007B8003DC003DC0003DC0003DC007703DC1EE1EE03DC0000000000000000000000000000000078000000F70000003B00000EC0000000000000000000000E0000000000000000000000000000000000003B800007B8000000007800F70000F7000000000007FFE01B081BFC0300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y31_N18
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~2_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~2_combout\);

-- Location: LCCOMB_X55_Y31_N24
\u0|nios2_gen2_0|cpu|F_iw[25]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[25]~12_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[25]~12_combout\);

-- Location: LCCOMB_X55_Y31_N16
\u0|nios2_gen2_0|cpu|F_iw[25]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[25]~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[25]~12_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[25]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[25]~13_combout\);

-- Location: FF_X55_Y31_N17
\u0|nios2_gen2_0|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[25]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(25));

-- Location: LCCOMB_X51_Y30_N28
\u0|nios2_gen2_0|cpu|E_st_data[23]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # 
-- (!\u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datab => \u0|nios2_gen2_0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\);

-- Location: FF_X51_Y30_N29
\u0|nios2_gen2_0|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(23));

-- Location: LCCOMB_X51_Y28_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: M9K_X5_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005718BC61EEECE0C354A697FD7FFFBC2AE3178C3DDECE0C354A68140ABF1DA3DD9C14354A6A638AECE08D529AB870EECE086A94C1C2022A7200AA7200AA7205539008C0400063041328C953902A9C8022F5FD14F14819E2F5E45539020D0411233C51421204B28993704D18B8984DB9A4C44692EE4243303A9C8C57FB0BC4F4AC33E7B924FD98D6FCE7935DF9C8208699B336EFA13308DC69F48D50D706C6",
	mem_init1 => X"E558AC1531059374BFB703FCBE9DF1076FF87FE0E162671564180DD1338D731606EBC993265FECC6BDA21FF6ED53EE6BB6C8978DB5FBC21B2DA13710100F84E2811A53C30C04334270080F145410E453140083133E5010E504074CC4080DF4CF8031814A52B47AEDC1388D1F829B94E1841C376478B70421C379E99A25638069A1795B16C880CC692E5345F4C301C5AC07549A2690E18810609D276F82A56A0B80CFD7F68A9000CE9F5D2394AAF5F5D2809DC09687263F60A22A693C9EFAC2C902040001E714EFBFF118861A9FA0EFEFFEFFE6C6A7E83B3868151FFFF867BFABF7CD0FFFFFEF0A6446230D5783A0F6C7FF06C78C3E1A6DEFC1C4F887C354A6A0",
	mem_init0 => X"60870D31F13E2788C706ABC42FBF7DE7F8696F05077BF7B0A0EF7DEC2A1F8682A7F6E6A7F6E6A7FFFEE34354A6985055C1E243BB382354A6A6000800FF8001C600031A51FFFFF5FFFF7BF561556FC37FF3DFBFF78FFFF1FFBEF5FFFB61AAB7EFDFFBDC0FFFE7CFFFF1FFBEFFFBC3483FFE7BEFFCBE147FEB053FF9F77FC507EFFBF7FFFDD5FEFF61FBBBFFFDBFF8A9E1FA3BEFE1A87F0D43F8D42FF0D42FF0D4003510D406A06A18D41FBE7F7D9E7BBFB9BF61FB1F62DF8B7E18418030350060C19A3E7BC2979DEFDEC77BEF6FBF7DE7C28030C204186142018C0A4840C6070C7FFFE01A9F0FE1A981FBE07E18DFF501D6350DFB0C7BBEE1F99993105B319B00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N10
\u0|nios2_gen2_0|cpu|F_iw[23]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~8_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~8_combout\);

-- Location: LCCOMB_X54_Y30_N0
\u0|nios2_gen2_0|cpu|F_iw[23]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~7_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~7_combout\);

-- Location: LCCOMB_X54_Y30_N8
\u0|nios2_gen2_0|cpu|F_iw[23]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[23]~7_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[23]~8_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[23]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[23]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\);

-- Location: FF_X54_Y30_N9
\u0|nios2_gen2_0|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[23]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(23));

-- Location: LCCOMB_X51_Y31_N18
\u0|nios2_gen2_0|cpu|d_writedata[27]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\);

-- Location: FF_X51_Y31_N19
\u0|nios2_gen2_0|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(27));

-- Location: LCCOMB_X51_Y28_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: M9K_X73_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080045F21010020000800FF01FC040011020FE42020040000800FF01FC7E3F840000001000FF01FE400000803FC07F9000000801FE03C00FA837C28BB7C28BB7C32DBE10B8220018D020BF02FDBE196DF0A2EFAF41F7EA072FF7AF47DBE1963FC556A196DA0455120A1326000002253218E40197EE8080900500181F049595F2A1A0C42E1000100A0181024116E510210001FFE1440A083FC2410100CA731FF905",
	mem_init1 => X"82C180506464FFF0004020086FFE182080010826FFA7FF9689813FF3FFC984609FF803A74E800DAF02E2418C152728AC8FD2FE1FA147A83E4837B1D2047C0FE180327ED043D10217F0000006400164FF10018FBFF801003E3FDA0500002007FEA90015DE43B482DDEB61251A26195FEBFFF153BAAD7F018938041FFEA01A00801FFF18440C00EE1F4F838C2006805201080FA0503942000001047FC0030A005FC51D3A4900F6A74BF5543536E80F000381FFD8173C7ABEA69B79F19A4410800D07000000887F8002000000FF900100804004001FE4004001FC7F1010400C0400003F800210083FC000007FC20000000084000000007FC805000080001FF01FE0",
	mem_init0 => X"00003FE000000000003FE0000040810001FC481F80110403F0024100FE041FCFE4001FE4001FE00000400FF01FC1F9FC80800000200FF01FE00080028000080000087F000000002040400007F009001080020004004440820840480007F80481000210022101004440820848000FE00420410040407E42001F800080001F8080410000F900080800014010000003F90200448007F8003FC803FC8003FC8003FC00FF03FC1FE1FE03FC0000000000000521200000000000000078080080FF0102047F22820FC0004410001208004081000E79EC3178761805CF43005785A140000000007F800007F80000000078082F0400FF000020042007FFFFFF385FFDFF06",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\);

-- Location: LCCOMB_X55_Y31_N6
\u0|nios2_gen2_0|cpu|F_iw[27]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[27]~67_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[27]~67_combout\);

-- Location: LCCOMB_X55_Y31_N18
\u0|nios2_gen2_0|cpu|F_iw[27]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[27]~68_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[27]~67_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[27]~67_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[27]~68_combout\);

-- Location: FF_X55_Y31_N19
\u0|nios2_gen2_0|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[27]~68_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(27));

-- Location: LCCOMB_X50_Y33_N24
\u0|nios2_gen2_0|cpu|E_src1[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\);

-- Location: FF_X50_Y33_N25
\u0|nios2_gen2_0|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(8));

-- Location: LCCOMB_X52_Y35_N20
\u0|nios2_gen2_0|cpu|W_alu_result[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[8]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\);

-- Location: FF_X52_Y35_N21
\u0|nios2_gen2_0|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(8));

-- Location: LCCOMB_X47_Y31_N12
\u0|mm_interconnect_0|cmd_mux_001|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(44) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(6)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(8))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: FF_X47_Y31_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X47_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X46_Y28_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X46_Y28_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X46_Y28_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X46_Y28_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X46_Y28_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\);

-- Location: LCCOMB_X46_Y29_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(31))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X46_Y29_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X46_Y29_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(31));

-- Location: LCCOMB_X46_Y29_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X46_Y29_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LCCOMB_X47_Y27_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X47_Y27_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X47_Y28_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(5),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X49_Y29_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X49_Y29_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(22));

-- Location: FF_X49_Y29_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X49_Y29_N20
\u0|nios2_gen2_0|cpu|F_iw[22]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~4_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~4_combout\);

-- Location: LCCOMB_X54_Y28_N6
\u0|nios2_gen2_0|cpu|F_iw[22]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[22]~4_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[22]~5_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[22]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[22]~5_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\);

-- Location: FF_X54_Y28_N7
\u0|nios2_gen2_0|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[22]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(22));

-- Location: LCCOMB_X51_Y31_N8
\u0|nios2_gen2_0|cpu|d_writedata[26]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ 
-- & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\);

-- Location: FF_X51_Y31_N9
\u0|nios2_gen2_0|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(26));

-- Location: LCCOMB_X51_Y31_N26
\u0|mm_interconnect_0|cmd_mux_002|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: M9K_X73_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C2154700000000000000F700EC000000000EE00000000000000F700EC763B800000000000F700EE000000003DC03B8000000001EE01C00E0003C22E83C22E83C27C1E11E800400000001F00F81E13E0F08BA3870137E0000FC38704C1E13E0000000000000000000000000010040402000000000000120000030000718000000000500C100000A26028011800B326A00000FFE000128400E02210000003000001",
	mem_init1 => X"0226429402187FF4800001C080FD000108000100F303FF390AF87FF1FF9E45BE3FF800000000000000000000000000000000F000000000000027000005E017E10A645FC000000003F000000A00B167DF04018B1FFBE0003E8000FFFC00040BFE800001CE0380800000000000012357E020000002007E002280290FFE801E3F4C67FF00000000000F0001BC0000000000000780001940000000003F008008001F8000000000F00020F0803D00E007000380F00000001002224081E0000000000D030000000077C00000C060FB800000000000001EE0000001EC37000000000000003D800000003BE030187DC00000000000000000007BE000000300601F700EE0",
	mem_init0 => X"00003DF000C01806003EE0000000000001EC001D80000003B0000000EE001EC6E0001EE0001EE00000000F700EC1D8DC00000000000F700EE00000000000000000007B0000000000000000077000000000000000000000000000000007B80000000000000000000000000000000F600000000000007600001D800000001D80000000000000000000000000000003B80000000007B8003DC003DC0003DC0003DC007703DC1EE1EE03DC0000000000000000000000000000000078000000F70000003B00000EC0000000000000000000000E0000000000000000000000000000000000003B800007B8000000007800F70000F7000000000007E000180800000300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y31_N14
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3_combout\);

-- Location: LCCOMB_X55_Y31_N12
\u0|nios2_gen2_0|cpu|F_iw[26]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[26]~14_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	combout => \u0|nios2_gen2_0|cpu|F_iw[26]~14_combout\);

-- Location: LCCOMB_X55_Y31_N26
\u0|nios2_gen2_0|cpu|F_iw[26]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[26]~15_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[26]~14_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[26]~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[26]~15_combout\);

-- Location: FF_X55_Y31_N27
\u0|nios2_gen2_0|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[26]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(26));

-- Location: LCCOMB_X50_Y34_N4
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|D_iw\(11)) # (!\u0|nios2_gen2_0|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X50_Y34_N30
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X50_Y38_N6
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal62~8_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & 
-- ((\u0|nios2_gen2_0|cpu|Equal62~9_combout\))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal62~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X50_Y34_N24
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X49_Y33_N30
\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~14_combout\ & 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\);

-- Location: LCCOMB_X49_Y33_N18
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(26))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(26),
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6_combout\);

-- Location: FF_X49_Y33_N19
\u0|nios2_gen2_0|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X50_Y34_N14
\u0|nios2_gen2_0|cpu|E_src1[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\);

-- Location: FF_X50_Y34_N15
\u0|nios2_gen2_0|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(7));

-- Location: LCCOMB_X52_Y35_N14
\u0|nios2_gen2_0|cpu|W_alu_result[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[7]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\);

-- Location: FF_X52_Y35_N15
\u0|nios2_gen2_0|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(7));

-- Location: LCCOMB_X52_Y35_N12
\u0|mm_interconnect_0|router|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~1_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(7) & !\u0|nios2_gen2_0|cpu|W_alu_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \u0|mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X52_Y35_N10
\u0|mm_interconnect_0|router|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(11) & (\u0|nios2_gen2_0|cpu|W_alu_result\(12) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(10) & !\u0|nios2_gen2_0|cpu|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \u0|mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X52_Y35_N22
\u0|mm_interconnect_0|router|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~2_combout\ = (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(13) & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & \u0|mm_interconnect_0|router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X47_Y35_N4
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X47_Y35_N22
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & 
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X47_Y35_N2
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\) # ((\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X47_Y35_N3
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X47_Y35_N14
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3_combout\ = (\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\) # (\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X47_Y35_N15
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X47_Y35_N8
\u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & \u0|mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\);

-- Location: LCCOMB_X47_Y37_N12
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\ = (\u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\ & ((\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1)) # 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) $ (!\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X47_Y37_N10
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) $ (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X47_Y37_N11
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X47_Y37_N28
\u0|mm_interconnect_0|cmd_demux|sink_ready~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\ = (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\ & (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) 
-- $ (\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\);

-- Location: LCCOMB_X45_Y34_N6
\u0|mm_interconnect_0|cmd_demux|sink_ready~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\);

-- Location: LCCOMB_X47_Y35_N0
\u0|mm_interconnect_0|cmd_demux|src2_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ = ((!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(5)))) # (!\u0|mm_interconnect_0|router|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\);

-- Location: LCCOMB_X44_Y32_N8
\u0|mm_interconnect_0|cmd_demux|sink_ready~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ = (\u0|jtag_uart_0|av_waitrequest~q\ & (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~q\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\);

-- Location: LCCOMB_X55_Y35_N30
\u0|mm_interconnect_0|router|Equal5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal5~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|mm_interconnect_0|router|Equal5~0_combout\);

-- Location: LCCOMB_X47_Y35_N30
\u0|mm_interconnect_0|cmd_demux|sink_ready~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ = (\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & (\u0|mm_interconnect_0|router|Equal5~0_combout\ & \u0|nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\,
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|router|Equal5~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\);

-- Location: LCCOMB_X45_Y34_N24
\u0|mm_interconnect_0|cmd_demux|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\) # ((\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & 
-- \u0|mm_interconnect_0|router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	datad => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X47_Y35_N18
\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1_combout\ = (\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ & \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X47_Y35_N19
\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X47_Y35_N12
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1_combout\) # ((\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~1_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X47_Y35_N13
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X47_Y35_N6
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ & \u0|nios2_gen2_0|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X47_Y37_N8
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ & ((\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1)) # 
-- (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (!\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X47_Y37_N26
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\ & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & 
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X47_Y37_N27
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X47_Y37_N20
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3_combout\ = (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X47_Y37_N21
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X47_Y37_N14
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ = (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ & \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X47_Y35_N24
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & 
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X47_Y35_N26
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\)))) # (!\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X47_Y35_N27
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X47_Y35_N28
\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ = (!\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\);

-- Location: LCCOMB_X47_Y37_N6
\u0|mm_interconnect_0|cmd_demux|sink_ready~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) 
-- $ (\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\);

-- Location: LCCOMB_X45_Y34_N26
\u0|mm_interconnect_0|cmd_demux|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\) # ((\u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\ & ((\u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\) # 
-- (\u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|sink_ready~5_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\,
	datad => \u0|mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X46_Y30_N10
\u0|mm_interconnect_0|cmd_demux|sink_ready~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~6_combout\);

-- Location: LCCOMB_X47_Y38_N30
\u0|mm_interconnect_0|cmd_demux|sink_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\ & (\u0|mm_interconnect_0|router|Equal2~3_combout\ & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\,
	datab => \u0|mm_interconnect_0|router|Equal2~3_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X45_Y34_N12
\u0|mm_interconnect_0|cmd_demux|WideOr0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # ((\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\) # ((\u0|mm_interconnect_0|cmd_demux|sink_ready~6_combout\ & 
-- !\u0|mm_interconnect_0|router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~6_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X47_Y36_N26
\u0|mm_interconnect_0|cmd_demux|sink_ready~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~7_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (!\u0|mm_interconnect_0|router|Equal1~1_combout\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~7_combout\);

-- Location: LCCOMB_X45_Y34_N2
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # 
-- ((\u0|mm_interconnect_0|cmd_demux|sink_ready~7_combout\) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~7_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X45_Y34_N10
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X45_Y34_N11
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X45_Y34_N22
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & 
-- (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X49_Y34_N22
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\)))) # (!\u0|nios2_gen2_0|cpu|d_read~q\ & 
-- (((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\)) # (!\u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_write~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X46_Y38_N24
\u0|nios2_gen2_0|cpu|D_ctrl_st~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((!\u0|nios2_gen2_0|cpu|D_iw\(4)) # (!\u0|nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X46_Y38_N25
\u0|nios2_gen2_0|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X47_Y34_N16
\u0|nios2_gen2_0|cpu|E_st_stall\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_stall~combout\ = (\u0|nios2_gen2_0|cpu|E_new_inst~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_st~q\) # ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ & \u0|nios2_gen2_0|cpu|d_write~q\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_new_inst~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ & (\u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_stall~combout\);

-- Location: FF_X47_Y34_N17
\u0|nios2_gen2_0|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_stall~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_write~q\);

-- Location: LCCOMB_X45_Y34_N8
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # 
-- ((\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_write~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X45_Y34_N9
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X45_Y34_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & \u0|nios2_gen2_0|cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X43_Y32_N0
\u0|jtag_uart_0|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~0_combout\ = (\u0|jtag_uart_0|fifo_rd~3_combout\ & ((\u0|mm_interconnect_0|cmd_mux|src_data\(57)) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|src_data\(57),
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: FF_X43_Y32_N1
\u0|jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X44_Y32_N10
\u0|jtag_uart_0|fifo_rd~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~2_combout\ = (!\u0|jtag_uart_0|av_waitrequest~q\ & !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_waitrequest~q\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCCOMB_X51_Y35_N10
\u0|mm_interconnect_0|router_001|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal2~2_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(3) & (!\u0|nios2_gen2_0|cpu|F_pc\(4) & (!\u0|nios2_gen2_0|cpu|F_pc\(5) & !\u0|nios2_gen2_0|cpu|F_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(6),
	combout => \u0|mm_interconnect_0|router_001|Equal2~2_combout\);

-- Location: LCCOMB_X51_Y35_N8
\u0|mm_interconnect_0|router_001|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal2~1_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc\(8) & (!\u0|nios2_gen2_0|cpu|F_pc\(7) & (\u0|nios2_gen2_0|cpu|F_pc\(10) & !\u0|nios2_gen2_0|cpu|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(9),
	combout => \u0|mm_interconnect_0|router_001|Equal2~1_combout\);

-- Location: LCCOMB_X51_Y36_N8
\u0|mm_interconnect_0|router_001|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~0_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc\(13) & (\u0|nios2_gen2_0|cpu|F_pc\(14) & (\u0|nios2_gen2_0|cpu|F_pc\(15) & !\u0|nios2_gen2_0|cpu|F_pc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(14),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(15),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(12),
	combout => \u0|mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X51_Y35_N28
\u0|mm_interconnect_0|router_001|Equal2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal2~3_combout\ = (\u0|mm_interconnect_0|router_001|Equal2~2_combout\ & (!\u0|nios2_gen2_0|cpu|F_pc\(11) & (\u0|mm_interconnect_0|router_001|Equal2~1_combout\ & \u0|mm_interconnect_0|router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal2~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datac => \u0|mm_interconnect_0|router_001|Equal2~1_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal1~0_combout\,
	combout => \u0|mm_interconnect_0|router_001|Equal2~3_combout\);

-- Location: LCCOMB_X45_Y35_N24
\u0|mm_interconnect_0|router_001|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal2~0_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(1) & \u0|nios2_gen2_0|cpu|F_pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(2),
	combout => \u0|mm_interconnect_0|router_001|Equal2~0_combout\);

-- Location: LCCOMB_X45_Y35_N18
\u0|mm_interconnect_0|cmd_mux|src_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & (\u0|mm_interconnect_0|router_001|Equal2~3_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \u0|mm_interconnect_0|router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	datab => \u0|mm_interconnect_0|router_001|Equal2~3_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|router_001|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\);

-- Location: LCCOMB_X44_Y32_N28
\u0|jtag_uart_0|fifo_rd~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~3_combout\ = (\u0|jtag_uart_0|fifo_rd~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	combout => \u0|jtag_uart_0|fifo_rd~3_combout\);

-- Location: LCCOMB_X43_Y32_N20
\u0|jtag_uart_0|fifo_rd~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~6_combout\ = (!\u0|mm_interconnect_0|cmd_mux|src_data\(38) & (\u0|mm_interconnect_0|cmd_mux|src_data\(57) & \u0|jtag_uart_0|fifo_rd~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux|src_data\(57),
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|fifo_rd~6_combout\);

-- Location: FF_X43_Y32_N21
\u0|jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|fifo_rd~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|read_0~q\);

-- Location: FF_X41_Y29_N25
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X45_Y31_N28
\u0|nios2_gen2_0|cpu|F_iw[20]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[20]~47_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20)) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[20]~47_combout\);

-- Location: LCCOMB_X45_Y31_N2
\u0|nios2_gen2_0|cpu|F_iw[20]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[20]~48_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[20]~47_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datac => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[20]~47_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[20]~48_combout\);

-- Location: FF_X45_Y31_N3
\u0|nios2_gen2_0|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[20]~48_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(20));

-- Location: LCCOMB_X49_Y33_N26
\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(25)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(20),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(25),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1_combout\);

-- Location: LCCOMB_X49_Y33_N8
\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\ = (\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~14_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\);

-- Location: FF_X49_Y33_N9
\u0|nios2_gen2_0|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X51_Y29_N20
\u0|nios2_gen2_0|cpu|E_st_data[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[12]~5_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[12]~5_combout\);

-- Location: FF_X51_Y29_N21
\u0|nios2_gen2_0|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[12]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(12));

-- Location: LCCOMB_X51_Y29_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: M9K_X33_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000022000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018C010500A46D332C04F104021F29F499FF20A0148DA662C04F10402090483959AE47809F10402022E80004F810082A1323C04E208075D244501000D01800D0100680C008807AC4248100000E80C0340400202024180100004020A0680C020803A01400277C850448CEDD0121E1EAED7EA607F44365AB1B000841000204AC0C3748020300002E00084104008208114014500000066202000054A2068D541A21E4",
	mem_init1 => X"D4512B10651C00104148498882BE04408012421AF010001C18904018000F0C24200C1ADDBB60153B001180002203104AC0240034438400471D8140100000800007D84072882028A00C60112F1134024050285100000C0800421007021043A40081292A000092012082181B2D00042000808400200402A214824D80000A1F405D4001D94604910000000A2549812740020080214100D16314880D8042201A8000811E18E901004100000A0349080000A0940C0076004000000990252088E3A0A1000000001B9066B521209F0806A2A2613E1373A207A8AAEE2090072AAB62EEAAD5841ED94BFFC820402584148BA3D3D5D826D6ED7F882CAA0804A08A61040200",
	mem_init0 => X"A28BC41281102208FFC20FD4AA72EFF3FE216DE40F93BFFC81F26FFF20F9E20206F28206F28203557F817104021E4041512AC48F01310402066999A676B29BB7B29A8853DAABD4553FFDBFF90526C33555FC8A7FC5BBB35DF6A5B76FF882937E453FFC0D6AABC5BBB55DF4B76BF1085952B2A6A51F9054A96429491131E40122EE57B222FE925D60C8ADBB9A99BC80A16A0B227882DBC4016C4065BC4065BC4098102440A20E2044401ACA1557DE7A9FB7B741AF35725A89708B624EAA100D1020083969F21FBE4EFFEF937FFA72EFFBF31950343C281A00CA832003C14158424000090800401880410010418D88A003DF101D6B81C77DF0B0002F783E020000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y23_N24
\u0|nios2_gen2_0|cpu|F_iw[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\);

-- Location: LCCOMB_X54_Y28_N30
\u0|nios2_gen2_0|cpu|F_iw[12]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[12]~21_combout\ = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12))))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	combout => \u0|nios2_gen2_0|cpu|F_iw[12]~21_combout\);

-- Location: LCCOMB_X55_Y31_N20
\u0|nios2_gen2_0|cpu|F_iw[12]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[12]~23_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[12]~21_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[12]~22_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[12]~21_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[12]~23_combout\);

-- Location: FF_X55_Y31_N21
\u0|nios2_gen2_0|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[12]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(12));

-- Location: LCCOMB_X51_Y31_N14
\u0|nios2_gen2_0|cpu|R_src2_lo[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(12))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|E_src2[6]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9_combout\);

-- Location: FF_X51_Y31_N15
\u0|nios2_gen2_0|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(6));

-- Location: LCCOMB_X51_Y34_N10
\u0|nios2_gen2_0|cpu|E_logic_result[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(6) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(6)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(6) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(6)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(6),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(6),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\);

-- Location: LCCOMB_X52_Y35_N0
\u0|nios2_gen2_0|cpu|W_alu_result[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[6]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\);

-- Location: FF_X52_Y35_N1
\u0|nios2_gen2_0|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(6));

-- Location: LCCOMB_X49_Y31_N0
\u0|mm_interconnect_0|cmd_mux_002|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) = (\u0|nios2_gen2_0|cpu|F_pc\(4) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(6))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(4) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: M9K_X33_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000009203800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DAD600520E4E598000CFE040216BD08EA9DC0A41C9CB30000CFE0402090480820CF558197E040202E243C0CC410082B1332C0CE408061D201403820C03820C03046018108897A821C9910580A01C2300E082020241C2102080020B0601C230881A107C10226018601EFDB8101E0880E74025670202C216BA00AC5406000340D90D200A1000806A00C410D04A008104414800F0802201C80C000620621200800FC",
	mem_init1 => X"52048B01A18D1E103008401828C18C809606020203001E50399003B00F281C6401D81EFD70E0601BC000000032001003414100100080084505C100112801C4284B091022C8242082132701A35924A210008A4100F424E00338108381C040143C81294A00B0C028283C9835A50448342858AC52A000102206840580F1000F40D141C564000401018B0069A308E0EF032A01B0297080D1791418412103204B8A0811000060018048068009034980340090C0042026001FF00040C8243019E402A10003FFFC079066FDA9049DB016E2A2613E1372A403B8AEEFC01017A2AD66BCE7D8880CD94BA77022412184040003C03958480033878825AA1824A48A62040206",
	mem_init0 => X"B2CBC810080100403FBC08739A122088DE2125640768221F00ED0887C0F9FC0204F3C204F3C203557E2D7E04021E40414B26C6EB03320402074B3D2CF690B3B690B2F04180001D753823B6F90537C1B5F1408A420FABB33DF38D9DDFF9029BE045210C1F6BA3CDABB53DF19A6FF200197332B6A413E017E9E400C0000018090025A954296E9044C042003982D98F00B04A2B227F02DBF8116C4165BF8165BF80D0100C40E206204C50028910172519D802022C2EF50902A4F48341C808100850A408396BF20619A208C068272A3264E27D009604000B1890048230800450404A08801A0802849880010400418F880003AF20016F00C355670F0F017609E0F102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y28_N4
\u0|nios2_gen2_0|cpu|F_iw[10]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[10]~59_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[10]~59_combout\);

-- Location: LCCOMB_X44_Y28_N10
\u0|nios2_gen2_0|cpu|F_iw[10]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[10]~58_combout\ = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10))))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	combout => \u0|nios2_gen2_0|cpu|F_iw[10]~58_combout\);

-- Location: LCCOMB_X49_Y30_N26
\u0|nios2_gen2_0|cpu|F_iw[10]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[10]~60_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[10]~58_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[10]~59_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[10]~59_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[10]~58_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[10]~60_combout\);

-- Location: FF_X49_Y30_N27
\u0|nios2_gen2_0|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[10]~60_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(10));

-- Location: LCCOMB_X50_Y34_N8
\u0|nios2_gen2_0|cpu|E_src1[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\);

-- Location: FF_X50_Y34_N9
\u0|nios2_gen2_0|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(6));

-- Location: LCCOMB_X51_Y35_N20
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~16_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~32_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~16_combout\);

-- Location: FF_X51_Y35_N21
\u0|nios2_gen2_0|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(4));

-- Location: LCCOMB_X49_Y31_N6
\u0|mm_interconnect_0|cmd_mux_001|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(4)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(6))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: FF_X49_Y31_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X49_Y31_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(4),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X49_Y28_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\);

-- Location: FF_X49_Y28_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X50_Y29_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(8) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: FF_X50_Y29_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X52_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout\);

-- Location: LCCOMB_X50_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X50_Y28_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(24));

-- Location: FF_X54_Y30_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X54_Y30_N30
\u0|nios2_gen2_0|cpu|F_iw[24]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[24]~10_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[24]~10_combout\);

-- Location: LCCOMB_X54_Y30_N18
\u0|nios2_gen2_0|cpu|F_iw[24]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[24]~11_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[24]~10_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[24]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[24]~11_combout\);

-- Location: FF_X54_Y30_N19
\u0|nios2_gen2_0|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[24]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(24));

-- Location: LCCOMB_X49_Y33_N24
\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(24),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\);

-- Location: LCCOMB_X49_Y33_N22
\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\ = (\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~14_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\) # 
-- (\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\);

-- Location: FF_X49_Y33_N23
\u0|nios2_gen2_0|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X47_Y29_N20
\u0|nios2_gen2_0|cpu|E_st_data[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[8]~15_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[8]~15_combout\);

-- Location: FF_X47_Y29_N21
\u0|nios2_gen2_0|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[8]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(8));

-- Location: LCCOMB_X50_Y29_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(8) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: M9K_X53_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000845C14082089223D0EDD124491BF10EB11228944313542D0EDD12448E470B97D633021DDD1244206E42D0EF44910A35332D0A5A248A8520952B828D2B828D2B06695C1888C63ED1514057056958334AC0A38F1978D51E602E0F11E295C3308816034016C86050402ED972921D0DAFD67111549248D6A11A6634645293C7807575A8A91A0AAC5C41840841080881AC64D82D54A63D22A864CCBA80D1122A004EE",
	mem_init1 => X"644A9E905B254AB1625512B020552944B4889620AAA2AA103AB0969155280DEC4B48BABCEBE538838A5480A492A709C68029A5400991382D5183D2142905854807CC44C2082A010AA6629B231565044545ABC01552AC5A6AD692D502BA48B954C309418CC1A6697754283C36076C054441D451416C0F8072C1A0AD54019E00E044CB4A800205440510390B8A1A0BA4260C450C5301D1151C1869AA4520481011913060680151080050282655280100A210AC002F08D00001CF0AA7E088E48608022BFFFC01E560288A2514508EEA2249259243FA2212260C48111E32ADE7ECA290F502F9FBC472A28144285C0C89640C407BCA33DE92ADA01E2C859815124420",
	mem_init0 => X"A0AB75508A35425009542B61131024E8D5A9255906681398A0CD04E622A95A8220F2DA20F2DA22C4B520A212449B90450B04948F43BD124423436D0D029035A0903692299625A000113B41511326D4DAE100201398909A40062EB7A7D689936C1009CD5B358ADA809C00001AA7AD4A5BD7F080EE4EE46A59C53BDB1585F9022AAD79762384A295E8C8AD969ADA3F09A06E2A2A690A4348410C8524348424348410210F44FA27A2C75442C9108A3F14029C9FEB90F208A2A2E2E241200AD11000111231D15C9785A088666827393268835D121420000A0A8196902484055818084A2800108000B1095109B44316D88102F7D11F4784C30996AAAA8576AD54A900",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y21_N24
\u0|nios2_gen2_0|cpu|F_iw[8]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[8]~65_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[8]~65_combout\);

-- Location: LCCOMB_X50_Y31_N0
\u0|nios2_gen2_0|cpu|F_iw[8]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[8]~64_combout\ = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8))))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \u0|nios2_gen2_0|cpu|F_iw[8]~64_combout\);

-- Location: LCCOMB_X50_Y31_N16
\u0|nios2_gen2_0|cpu|F_iw[8]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[8]~66_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[8]~64_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[8]~65_combout\ & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[8]~65_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[8]~64_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[8]~66_combout\);

-- Location: FF_X50_Y31_N17
\u0|nios2_gen2_0|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[8]~66_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(8));

-- Location: LCCOMB_X50_Y34_N10
\u0|nios2_gen2_0|cpu|E_src1[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\);

-- Location: FF_X50_Y34_N11
\u0|nios2_gen2_0|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(4));

-- Location: LCCOMB_X55_Y34_N2
\u0|nios2_gen2_0|cpu|E_logic_result[4]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[4]~12_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(4) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(4) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(4) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(4))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(4) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(4),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[4]~12_combout\);

-- Location: LCCOMB_X55_Y35_N26
\u0|nios2_gen2_0|cpu|W_alu_result[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[4]~12_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[4]~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\);

-- Location: FF_X55_Y35_N27
\u0|nios2_gen2_0|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(4));

-- Location: LCCOMB_X49_Y31_N30
\u0|mm_interconnect_0|cmd_mux_002|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) = (\u0|nios2_gen2_0|cpu|F_pc\(2) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(2) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: M9K_X73_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CE7B57739F4EDFFFD67FF76EED7BF7EEF9DEEE73E9DBFEFD67FF76EECF67BBD3FEFFFACFFF76EEE66AFFD67FDDBBBB97BFFD67FEEDDEBDE4B7BF62EFBF62EFBF67FDFB1EAC9E94E7E9C1F7CFFDFB3FEFD8BABE7EDB7F18E1FC3E7B6FDFB3F0E8DF96FFD5B87F78ED7EDDBF37FFBDEDF6F1BF6F934FF7F6BCFEFFF97EFFF7F0FD6FCEE39FFFED7F7984DCFBF91CFFAFB5DF6FFF3EBF2EF2FDFCFFA1F31ABEC0EFE",
	mem_init1 => X"7F4F9F95BB6DFFFDFFEE9ADFBEFFFE87DFF4FAF2FBD3FF797BF8FFF9FFBE7DFE7FFEFEBD7AF7F8DBEF7D3FFDB7EFBFF7F158F7D81DDF7AFDD7A7F7F6355F87E28B4E5FDF7C0DFBCBFF2FFFBFFFFBF7DF1F89DB1FFFF4FFFFBFD7FFFDFF4FFFFFB1F5F5CEFBF2FFFBBFD8BFBD077DF7E9FFEC5BFFFCFEA6F7DDB7EFFFAFFFC9FFEFFFFEF9C7DFEFEF53FBFFFEE3EBF3787FF7BFF5DDE9DA38F17BBF7BFF7FEF1F91F0E57FDEF1A97EF7FFBFF6EBF77FFBD4FF21BF89BFFFF1F6EBE7FCF9E4C7CD032C00016BF7F7FFE3F1FFFB9FF2FE773F73E7FEE7FCBF7FEC371FFFBDE7EFFEFFFD8FFFFFE77BE8FC7DFDDE8FEBFFDF7B3FDFBDFFFBEDFECF8FF1FFFF76EEE3",
	mem_init0 => X"EEBFFDF3E3FC7F1FDFFEEBD6BF3E7CEBFFED277D8768F3BFB0ED3CEFEE7FFEC6E7F7FEE7F7FEE7FFFFE7FF76EEDFD8DDCBA6D7FF59FF76EEE659F967FE999FFE999FFB79FFFFFFFFBF3BFFFF77F7D7FFF7DFBFF39FBBB37FF7BFBFFFFFBBFBEFDFF9DD5FFFEFDFBBB57FF7BFFFFF6AFBFFFFF7FF5FF67FFFFDBFFFF7FFFD8FEFBFFFFFEBF7FEF7EBFEBFFFFFFFFFB9F1FE3FEFFFB8FFFDC3FFDC6FFFDC6FFFDC6C7717DCFEE7EE5FDC7BFA77FEFE7FDA9E9FF7FDBFB37BCDFFFAC3B3F0F707EFDFBB3FFFFED79DA3CEE769E77F3E7CEBFF92D7F6216BFBD196BF3EC6155F5F2D7FFFEDBB9F6FFFB98D7DA35FFCFFF713FFF71FEF0CF3DFE7BFFFDFBDDFFDFF03",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y31_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\);

-- Location: LCCOMB_X49_Y32_N30
\u0|nios2_gen2_0|cpu|F_iw[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2)) # ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	combout => \u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\);

-- Location: LCCOMB_X50_Y31_N10
\u0|nios2_gen2_0|cpu|F_iw[2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[2]~31_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[2]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[2]~31_combout\);

-- Location: FF_X50_Y31_N11
\u0|nios2_gen2_0|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[2]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(2));

-- Location: LCCOMB_X46_Y33_N0
\u0|nios2_gen2_0|cpu|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~12_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~12_combout\);

-- Location: LCCOMB_X46_Y34_N24
\u0|nios2_gen2_0|cpu|D_ctrl_exception~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|Equal0~12_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X46_Y34_N2
\u0|nios2_gen2_0|cpu|D_ctrl_exception~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~3_combout\) # ((!\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X46_Y34_N4
\u0|nios2_gen2_0|cpu|D_ctrl_exception~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal0~12_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X49_Y33_N14
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\);

-- Location: LCCOMB_X49_Y33_N0
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(23)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(23),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X49_Y33_N28
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~8_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~4_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ & (((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\ & \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~8_combout\);

-- Location: FF_X49_Y33_N29
\u0|nios2_gen2_0|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X52_Y30_N22
\u0|nios2_gen2_0|cpu|R_src2_lo[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(9)))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- (\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(9),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14_combout\);

-- Location: FF_X52_Y30_N23
\u0|nios2_gen2_0|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(3));

-- Location: LCCOMB_X55_Y34_N12
\u0|nios2_gen2_0|cpu|E_logic_result[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(3) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(3) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(3) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(3))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(3) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(3),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(3),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\);

-- Location: LCCOMB_X55_Y35_N14
\u0|nios2_gen2_0|cpu|W_alu_result[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\);

-- Location: FF_X55_Y35_N15
\u0|nios2_gen2_0|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(3));

-- Location: LCCOMB_X49_Y31_N8
\u0|mm_interconnect_0|cmd_mux_001|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(39) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(3))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: FF_X49_Y31_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X46_Y27_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(1),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X44_Y28_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X44_Y28_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X44_Y29_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X44_Y29_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X43_Y28_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\);

-- Location: LCCOMB_X43_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\);

-- Location: FF_X43_Y28_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(4));

-- Location: FF_X43_Y29_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LCCOMB_X44_Y29_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X44_Y29_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X43_Y28_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\);

-- Location: LCCOMB_X43_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(6))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\);

-- Location: FF_X43_Y28_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(5));

-- Location: LCCOMB_X43_Y29_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X43_Y29_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LCCOMB_X44_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X44_Y28_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2));

-- Location: FF_X43_Y26_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2));

-- Location: LCCOMB_X43_Y26_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X43_Y26_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X43_Y28_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LCCOMB_X43_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(4))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\);

-- Location: FF_X43_Y28_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(3));

-- Location: LCCOMB_X43_Y29_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X43_Y29_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3));

-- Location: LCCOMB_X44_Y28_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X44_Y28_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X51_Y31_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(0) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: FF_X51_Y31_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X52_Y28_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X49_Y28_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X49_Y28_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(5));

-- Location: FF_X50_Y31_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X50_Y31_N24
\u0|nios2_gen2_0|cpu|F_iw[5]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\);

-- Location: LCCOMB_X50_Y31_N28
\u0|nios2_gen2_0|cpu|F_iw[5]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[5]~33_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\) # (((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[5]~32_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[5]~33_combout\);

-- Location: FF_X50_Y31_N29
\u0|nios2_gen2_0|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[5]~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(5));

-- Location: LCCOMB_X49_Y33_N4
\u0|nios2_gen2_0|cpu|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~14_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(4) & !\u0|nios2_gen2_0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~14_combout\);

-- Location: LCCOMB_X49_Y33_N20
\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(22))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(17),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\);

-- Location: LCCOMB_X49_Y33_N10
\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~14_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\) # (\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal0~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\);

-- Location: FF_X49_Y33_N11
\u0|nios2_gen2_0|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

-- Location: FF_X51_Y28_N25
\u0|nios2_gen2_0|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(6));

-- Location: LCCOMB_X47_Y32_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: M9K_X33_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000009201800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000318CF4054A2100008028000000000100040000A944200018028000000000000844000005000000002A4200280000002800000280000004000600100000100000100000C0004442210000000000008000040010200608012000002008000C00040C0868000085530498041408448880402008850000140422010018008400020822002410000090408C408400A08828010080000100009001020000180008000B42",
	mem_init1 => X"01001004858080000502000412000200015000080000000008980000000004260000408482008048010800500408800020440000168A0010024001251040C00043410129A42090000040050101240100400240000018000040040076000040011098800000000820040880040000800400840000000000000000800000020140E00040008008000000A01110880100020000008000308114480100082A080000004001660300000002080081000020800007018001A0000000220000688060400007FFFC200001000844200000000209049210000000018000800040020020020200000000000002110A00042080000041402142140000485021042000000005",
	mem_init0 => X"74D600000841084220000021004080000001028000804000001010000080000001002001002000000008000000000001510800000A000000030A4C290810A58010A500000000008080000000050000000000000000800800020080000002800000800000000000800800000000000008100080202400000800040000000000002001182000000040600000C40000008081100080000000000001000000000000B400100000080080000108120100100008080000004081020000A05950002AB56A800000000002010000808000408000008910821808414048880A41804400472222368008A02000C10010400105500002000080010402000000200240020001",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y30_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~6_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~6_combout\);

-- Location: LCCOMB_X49_Y32_N22
\u0|nios2_gen2_0|cpu|F_iw[6]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6))))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6) & (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\);

-- Location: LCCOMB_X49_Y30_N4
\u0|nios2_gen2_0|cpu|F_iw[6]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[6]~46_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~6_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~6_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[6]~46_combout\);

-- Location: FF_X49_Y30_N5
\u0|nios2_gen2_0|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[6]~46_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(6));

-- Location: LCCOMB_X50_Y34_N22
\u0|nios2_gen2_0|cpu|E_src1[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\);

-- Location: FF_X50_Y34_N23
\u0|nios2_gen2_0|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(2));

-- Location: LCCOMB_X55_Y35_N16
\u0|nios2_gen2_0|cpu|W_alu_result[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\);

-- Location: FF_X55_Y35_N17
\u0|nios2_gen2_0|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(2));

-- Location: LCCOMB_X47_Y31_N24
\u0|mm_interconnect_0|cmd_mux_002|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(38) = (\u0|nios2_gen2_0|cpu|F_pc\(0) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(2))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(0) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: M9K_X53_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002CE7A53210946DEE6C04F630AC57BC70E38D4642128DBDC6C04F630AC4A251B5192FDD809F630AC640A0EC04D8C2B19053EEC04EC61581D40029C60A29C60A29C6294E30A601014609140F28F14E314A718299D3B1ABF0C40FA1D3A694E314020010003C00002000020000401012140001110000048250000EE1021769FA41000000C800D9464117000042A1100600A248047FE2E990002EDD8A10000003E40418",
	mem_init1 => X"220A048000007FE03A1512A22C7DE90426A89420FA21FF2044603FE0FF9022181FF28000001768802E64232DA1E42FA4100177C808517248C0A62282051803E080061EA490264241FF07FA1044C9F48F0E018A0FFFE0FF7EBFC2F809FF039BFE424C16C6532482DD41602512061953E83370532AA87D04A1593267FEA50080260FFE129943D6EE075013C8A67040856C050398229D180C0020789F05D4613A1F008080108970A0EA7DD53C376753DD530074800480000FF00001C00C0618030C8100000101A3A6BDE1108D7187A2E160BA09E6EC63E8BA7EC42307AFB9679BE9F5D88FFFFFE351C84821B8D28B23F6D71826D6AD6BB1C5A20904708EEE30AC60",
	mem_init0 => X"8209D8E3C1382708DFDC6BD4AE264C63DEC425688768B1BD10ED2C6F467FEC4460D68C60D68C67FFFE437630AC5E888C80A2C7BB013630AC60410104768010168012B101FFFFDD5F3F1BF5FA3026C16F715F9EF1873BB35DB4A537FBFB18136FCF78CC05DEE2C73BB55DB4B7FBF62873C6E2278C1BA23DE168BB1BB33BE885E79AF6E713D4DE73219CB9EF389DFD19206E0FE77B18DFD8C37D8C6DFD8C6DFD8C0063058CAC66C65D8C1E860D749A6A9A909541E93D225E8977B243800063000000311F69F4579DA2C6C769636E264C63740000000000000000000000000004001111003194091B1900C9A033B0200303DD630D6B08921DE31FFFDE1817FDFE00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N28
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\);

-- Location: LCCOMB_X43_Y32_N12
\u0|jtag_uart_0|av_readdata[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[0]~0_combout\ = (\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0))) # (!\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|read_0~q\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => \u0|jtag_uart_0|ien_AF~q\,
	combout => \u0|jtag_uart_0|av_readdata[0]~0_combout\);

-- Location: FF_X43_Y32_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X46_Y32_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ = !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X46_Y32_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X46_Y32_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X46_Y32_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X46_Y32_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(0));

-- Location: FF_X49_Y32_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X49_Y32_N24
\u0|nios2_gen2_0|cpu|F_iw[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\ = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\);

-- Location: LCCOMB_X46_Y31_N4
\u0|nios2_gen2_0|cpu|F_iw[0]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[0]~27_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[0]~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[0]~27_combout\);

-- Location: FF_X46_Y31_N5
\u0|nios2_gen2_0|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[0]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(0));

-- Location: LCCOMB_X46_Y38_N12
\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & ((!\u0|nios2_gen2_0|cpu|D_iw\(4)) # (!\u0|nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: LCCOMB_X46_Y38_N16
\u0|nios2_gen2_0|cpu|D_ctrl_ld~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\);

-- Location: LCCOMB_X46_Y38_N26
\u0|nios2_gen2_0|cpu|D_ctrl_ld~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(2)) # ((\u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\);

-- Location: FF_X46_Y38_N27
\u0|nios2_gen2_0|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X50_Y36_N26
\u0|nios2_gen2_0|cpu|D_op_eret\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_eret~combout\ = (\u0|nios2_gen2_0|cpu|Equal62~10_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_eret~combout\);

-- Location: LCCOMB_X49_Y35_N28
\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\u0|nios2_gen2_0|cpu|E_src1\(0))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & 
-- ((\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\))))) # (!\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & (((\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal134~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X50_Y36_N28
\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & ((\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & (\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X50_Y36_N29
\u0|nios2_gen2_0|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X49_Y35_N14
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & ((\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(0)))) # (!\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datad => \u0|nios2_gen2_0|cpu|Equal132~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X50_Y36_N16
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~10_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & (\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\)) # (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))))) # (!\u0|nios2_gen2_0|cpu|Equal62~10_combout\ & (((\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X52_Y36_N24
\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & ((\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(0))) # (!\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|Equal133~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X50_Y36_N2
\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X50_Y36_N3
\u0|nios2_gen2_0|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X50_Y36_N14
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & ((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\))) # (!\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_eret~combout\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: FF_X50_Y36_N15
\u0|nios2_gen2_0|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\);

-- Location: FF_X49_Y35_N31
\u0|nios2_gen2_0|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0));

-- Location: LCCOMB_X49_Y35_N30
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & ((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\) # ((\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & \u0|nios2_gen2_0|cpu|W_ienable_reg\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (\u0|nios2_gen2_0|cpu|W_ienable_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal133~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0),
	datad => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X43_Y32_N30
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & (\u0|nios2_gen2_0|cpu|W_ienable_reg\(0) & 
-- ((\u0|jtag_uart_0|av_readdata\(9)) # (\u0|jtag_uart_0|av_readdata[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|av_readdata\(9),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0),
	datad => \u0|jtag_uart_0|av_readdata[8]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\);

-- Location: FF_X43_Y32_N31
\u0|nios2_gen2_0|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0));

-- Location: LCCOMB_X49_Y35_N0
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & ((\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\) # ((\u0|nios2_gen2_0|cpu|Equal136~1_combout\ & \u0|nios2_gen2_0|cpu|W_ipending_reg\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal136~1_combout\ & (\u0|nios2_gen2_0|cpu|W_ipending_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal134~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal136~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0),
	datad => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X49_Y35_N8
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ = (\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\) # ((\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\) # ((\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal132~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\);

-- Location: FF_X49_Y35_N9
\u0|nios2_gen2_0|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X52_Y34_N4
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|nios2_gen2_0|cpu|W_control_rd_data\(0)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(0),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|W_control_rd_data\(0),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X49_Y32_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~12_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~12_combout\);

-- Location: LCCOMB_X50_Y32_N12
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~13_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~12_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~12_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~13_combout\);

-- Location: LCCOMB_X47_Y37_N16
\u0|pio_1|always1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|always1~1_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\ & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & !\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~1_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	combout => \u0|pio_1|always1~1_combout\);

-- Location: IOIBUF_X49_Y54_N29
\pio_1_external_connection_export~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_1_external_connection_export,
	o => \pio_1_external_connection_export~input_o\);

-- Location: FF_X51_Y37_N27
\u0|pio_1|d1_data_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_1_external_connection_export~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|d1_data_in~q\);

-- Location: FF_X51_Y37_N25
\u0|pio_1|d2_data_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_1|d1_data_in~q\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|d2_data_in~q\);

-- Location: LCCOMB_X51_Y37_N24
\u0|pio_1|edge_capture~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|edge_capture~0_combout\ = (\u0|pio_1|edge_capture~q\) # (\u0|pio_1|d1_data_in~q\ $ (\u0|pio_1|d2_data_in~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|d1_data_in~q\,
	datab => \u0|pio_1|edge_capture~q\,
	datac => \u0|pio_1|d2_data_in~q\,
	combout => \u0|pio_1|edge_capture~0_combout\);

-- Location: LCCOMB_X51_Y37_N14
\u0|pio_1|edge_capture~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|edge_capture~1_combout\ = (\u0|pio_1|edge_capture~0_combout\ & (((!\u0|pio_1|always2~0_combout\) # (!\u0|pio_1|always1~1_combout\)) # (!\u0|nios2_gen2_0|cpu|d_writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datab => \u0|pio_1|always1~1_combout\,
	datac => \u0|pio_1|always2~0_combout\,
	datad => \u0|pio_1|edge_capture~0_combout\,
	combout => \u0|pio_1|edge_capture~1_combout\);

-- Location: FF_X51_Y37_N15
\u0|pio_1|edge_capture\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_1|edge_capture~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|edge_capture~q\);

-- Location: LCCOMB_X51_Y37_N4
\u0|pio_1|irq_mask~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|irq_mask~0_combout\ = (\u0|pio_1|always1~0_combout\ & ((\u0|pio_1|always1~1_combout\ & (\u0|nios2_gen2_0|cpu|d_writedata\(0))) # (!\u0|pio_1|always1~1_combout\ & ((\u0|pio_1|irq_mask~q\))))) # (!\u0|pio_1|always1~0_combout\ & 
-- (((\u0|pio_1|irq_mask~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datab => \u0|pio_1|always1~0_combout\,
	datac => \u0|pio_1|irq_mask~q\,
	datad => \u0|pio_1|always1~1_combout\,
	combout => \u0|pio_1|irq_mask~0_combout\);

-- Location: FF_X51_Y37_N5
\u0|pio_1|irq_mask\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_1|irq_mask~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|irq_mask~q\);

-- Location: LCCOMB_X51_Y40_N18
\u0|pio_1|readdata[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|readdata[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_1|edge_capture~q\)) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_1|irq_mask~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|edge_capture~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_1|irq_mask~q\,
	combout => \u0|pio_1|readdata[0]~0_combout\);

-- Location: LCCOMB_X51_Y40_N26
\u0|pio_1|read_mux_out~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|read_mux_out~0_combout\ = (\pio_1_external_connection_export~input_o\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pio_1_external_connection_export~input_o\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_1|read_mux_out~0_combout\);

-- Location: FF_X51_Y40_N19
\u0|pio_1|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_1|readdata[0]~0_combout\,
	asdata => \u0|pio_1|read_mux_out~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|readdata\(0));

-- Location: FF_X50_Y39_N5
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|pio_1|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X51_Y40_N24
\u0|pio_2|readdata[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_2|edge_capture\(0)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_2|irq_mask\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|irq_mask\(0),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_2|edge_capture\(0),
	combout => \u0|pio_2|readdata[0]~0_combout\);

-- Location: LCCOMB_X51_Y40_N0
\u0|pio_2|read_mux_out[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|read_mux_out[0]~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \pio_2_external_connection_export[0]~input_o\,
	combout => \u0|pio_2|read_mux_out[0]~0_combout\);

-- Location: FF_X51_Y40_N25
\u0|pio_2|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata[0]~0_combout\,
	asdata => \u0|pio_2|read_mux_out[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|readdata\(0));

-- Location: LCCOMB_X51_Y40_N28
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\ = \u0|pio_2|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|pio_2|readdata\(0),
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X51_Y40_N29
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X50_Y39_N4
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~14_combout\ = (\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~14_combout\);

-- Location: LCCOMB_X50_Y39_N14
\u0|pio_0|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|pio_0|data_out\(0) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|pio_0|data_out\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_0|readdata\(0));

-- Location: FF_X50_Y39_N15
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X50_Y39_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~15_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~14_combout\) # ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~14_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~15_combout\);

-- Location: LCCOMB_X50_Y32_N28
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~13_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\);

-- Location: FF_X50_Y32_N29
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X52_Y34_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|W_cmp_result~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_cmp_result~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\);

-- Location: LCCOMB_X52_Y34_N30
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & ((\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0),
	datad => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

-- Location: FF_X46_Y30_N9
\u0|nios2_gen2_0|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(1));

-- Location: LCCOMB_X44_Y32_N24
\u0|mm_interconnect_0|cmd_mux|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\);

-- Location: LCCOMB_X36_Y32_N4
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X37_Y32_N24
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X37_Y32_N25
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X36_Y32_N0
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X36_Y32_N1
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X44_Y31_N10
\u0|jtag_uart_0|av_readdata[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[4]~6_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4),
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[4]~6_combout\);

-- Location: FF_X44_Y31_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[4]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X46_Y31_N30
\u0|nios2_gen2_0|cpu|F_iw[4]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4)) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\);

-- Location: LCCOMB_X46_Y31_N22
\u0|nios2_gen2_0|cpu|F_iw[4]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[4]~35_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\) # ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datac => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[4]~34_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[4]~35_combout\);

-- Location: FF_X46_Y31_N23
\u0|nios2_gen2_0|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[4]~35_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(4));

-- Location: LCCOMB_X46_Y38_N14
\u0|nios2_gen2_0|cpu|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~7_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~7_combout\);

-- Location: LCCOMB_X49_Y36_N30
\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11)) # ((\u0|nios2_gen2_0|cpu|D_iw\(14) & ((!\u0|nios2_gen2_0|cpu|D_iw\(15)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\);

-- Location: LCCOMB_X49_Y36_N18
\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\);

-- Location: FF_X49_Y36_N19
\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\);

-- Location: LCCOMB_X51_Y30_N12
\u0|nios2_gen2_0|cpu|R_src2_lo~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\);

-- Location: LCCOMB_X52_Y30_N28
\u0|nios2_gen2_0|cpu|R_src2_lo[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(10))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_lo~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datac => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13_combout\);

-- Location: FF_X52_Y30_N29
\u0|nios2_gen2_0|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(4));

-- Location: LCCOMB_X51_Y34_N12
\u0|nios2_gen2_0|cpu|Add1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~13_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	combout => \u0|nios2_gen2_0|cpu|Add1~13_combout\);

-- Location: LCCOMB_X55_Y35_N8
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~18_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~28_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~18_combout\);

-- Location: FF_X55_Y35_N9
\u0|nios2_gen2_0|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(2));

-- Location: LCCOMB_X51_Y35_N22
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~17_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~30_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~30_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~17_combout\);

-- Location: FF_X51_Y35_N23
\u0|nios2_gen2_0|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(3));

-- Location: LCCOMB_X47_Y31_N16
\u0|mm_interconnect_0|cmd_mux_001|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(3)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(5))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: FF_X47_Y31_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X49_Y31_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(3) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(1) & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(2) & !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(3),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(1),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(4),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y32_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\);

-- Location: LCCOMB_X46_Y32_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X50_Y28_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X50_Y28_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(16));

-- Location: FF_X46_Y31_N15
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|readdata\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X46_Y31_N0
\u0|nios2_gen2_0|cpu|F_iw[16]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[16]~19_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16)) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[16]~19_combout\);

-- Location: LCCOMB_X46_Y31_N18
\u0|nios2_gen2_0|cpu|F_iw[16]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[16]~20_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[16]~19_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[16]~19_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \u0|nios2_gen2_0|cpu|F_iw[16]~20_combout\);

-- Location: FF_X46_Y31_N19
\u0|nios2_gen2_0|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[16]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(16));

-- Location: LCCOMB_X50_Y37_N8
\u0|nios2_gen2_0|cpu|Equal62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~0_combout\);

-- Location: LCCOMB_X49_Y37_N6
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ = ((\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & \u0|nios2_gen2_0|cpu|Equal62~0_combout\)) # (!\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X50_Y37_N4
\u0|nios2_gen2_0|cpu|Equal62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~2_combout\);

-- Location: LCCOMB_X49_Y37_N16
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & (((\u0|nios2_gen2_0|cpu|Equal62~2_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~1_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X49_Y37_N18
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (((\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & 
-- ((\u0|nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X49_Y37_N8
\u0|nios2_gen2_0|cpu|E_alu_sub~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\ = (\u0|nios2_gen2_0|cpu|R_valid~q\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\);

-- Location: FF_X49_Y37_N9
\u0|nios2_gen2_0|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X52_Y30_N8
\u0|nios2_gen2_0|cpu|Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~14_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(3),
	combout => \u0|nios2_gen2_0|cpu|Add1~14_combout\);

-- Location: LCCOMB_X55_Y35_N2
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~19_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~26_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~19_combout\);

-- Location: FF_X55_Y35_N3
\u0|nios2_gen2_0|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(1));

-- Location: LCCOMB_X45_Y35_N22
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(1) & (\u0|mm_interconnect_0|router_001|Equal2~3_combout\ & (\u0|nios2_gen2_0|cpu|F_pc\(2) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datab => \u0|mm_interconnect_0|router_001|Equal2~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X41_Y32_N16
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X41_Y32_N13
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X41_Y32_N6
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X41_Y32_N7
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X41_Y32_N10
\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1),
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\);

-- Location: FF_X41_Y32_N11
\u0|mm_interconnect_0|cmd_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1));

-- Location: LCCOMB_X43_Y32_N2
\u0|mm_interconnect_0|cmd_mux|src_data[57]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(57) = (\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\)))) # (!\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(57));

-- Location: LCCOMB_X43_Y32_N28
\u0|jtag_uart_0|fifo_rd~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~4_combout\ = (!\u0|mm_interconnect_0|cmd_mux|src_data\(38) & (\u0|mm_interconnect_0|cmd_mux|src_data\(57) & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- \u0|jtag_uart_0|fifo_rd~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux|src_data\(57),
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|fifo_rd~4_combout\);

-- Location: LCCOMB_X41_Y29_N4
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))) 
-- # (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\);

-- Location: LCCOMB_X41_Y29_N6
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\u0|jtag_uart_0|wr_rfifo~combout\) # ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X41_Y29_N2
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- (!\u0|jtag_uart_0|fifo_rd~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \u0|jtag_uart_0|fifo_rd~4_combout\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X41_Y29_N3
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X43_Y32_N26
\u0|jtag_uart_0|rvalid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|rvalid~0_combout\ = (\u0|jtag_uart_0|fifo_rd~5_combout\ & ((\u0|jtag_uart_0|fifo_rd~3_combout\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # 
-- (!\u0|jtag_uart_0|fifo_rd~3_combout\ & ((\u0|jtag_uart_0|rvalid~q\))))) # (!\u0|jtag_uart_0|fifo_rd~5_combout\ & (((\u0|jtag_uart_0|rvalid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~5_combout\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|rvalid~q\,
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X43_Y32_N27
\u0|jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|rvalid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|rvalid~q\);

-- Location: FF_X45_Y31_N9
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|rvalid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X45_Y31_N6
\u0|nios2_gen2_0|cpu|F_iw[15]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ & (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\);

-- Location: LCCOMB_X46_Y31_N24
\u0|nios2_gen2_0|cpu|F_iw[15]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[15]~40_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\) # (((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datac => \u0|nios2_gen2_0|cpu|F_iw[15]~39_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[15]~40_combout\);

-- Location: FF_X46_Y31_N25
\u0|nios2_gen2_0|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[15]~40_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(15));

-- Location: LCCOMB_X50_Y34_N16
\u0|nios2_gen2_0|cpu|E_src1[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\);

-- Location: LCCOMB_X50_Y35_N18
\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(9) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(9) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (!\u0|nios2_gen2_0|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\);

-- Location: FF_X50_Y34_N17
\u0|nios2_gen2_0|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(11));

-- Location: LCCOMB_X50_Y36_N30
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\) # (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\);

-- Location: LCCOMB_X50_Y36_N6
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~11_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\u0|nios2_gen2_0|cpu|Add1~42_combout\) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~11_combout\);

-- Location: FF_X50_Y36_N7
\u0|nios2_gen2_0|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(9));

-- Location: LCCOMB_X51_Y35_N2
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~10_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~44_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ 
-- & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~10_combout\);

-- Location: FF_X51_Y35_N3
\u0|nios2_gen2_0|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(10));

-- Location: LCCOMB_X51_Y35_N30
\u0|mm_interconnect_0|router_001|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~1_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc\(10) & (\u0|nios2_gen2_0|cpu|F_pc\(9) & (!\u0|nios2_gen2_0|cpu|F_pc\(11) & \u0|mm_interconnect_0|router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(9),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => \u0|mm_interconnect_0|router_001|Equal1~0_combout\,
	combout => \u0|mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X45_Y35_N12
\u0|mm_interconnect_0|router_001|Equal2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal2~4_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(1) & (\u0|mm_interconnect_0|router_001|Equal2~3_combout\ & \u0|nios2_gen2_0|cpu|F_pc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datab => \u0|mm_interconnect_0|router_001|Equal2~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc\(2),
	combout => \u0|mm_interconnect_0|router_001|Equal2~4_combout\);

-- Location: LCCOMB_X45_Y35_N30
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (!\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & !\u0|mm_interconnect_0|router_001|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|router_001|Equal2~4_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X45_Y35_N16
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X45_Y35_N2
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\ & \u0|mm_interconnect_0|router_001|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal2~4_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCCOMB_X45_Y35_N4
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\ = (!\u0|nios2_gen2_0|cpu|i_read~q\ & (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|i_read~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\);

-- Location: LCCOMB_X45_Y31_N22
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X45_Y35_N10
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\);

-- Location: FF_X45_Y35_N11
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X45_Y35_N14
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|nios2_gen2_0|cpu|i_read~q\ & 
-- \u0|mm_interconnect_0|router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|nios2_gen2_0|cpu|i_read~q\,
	datad => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\);

-- Location: LCCOMB_X47_Y36_N28
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout\);

-- Location: LCCOMB_X47_Y36_N8
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\) # ((\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|router|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: FF_X47_Y36_N29
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X47_Y36_N18
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X47_Y36_N19
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X47_Y36_N20
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X47_Y36_N21
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: LCCOMB_X47_Y31_N4
\u0|mm_interconnect_0|cmd_mux_001|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(8)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(10))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: FF_X47_Y31_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X52_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X52_Y28_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X52_Y28_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X47_Y29_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X47_Y29_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X46_Y29_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\);

-- Location: LCCOMB_X45_Y27_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(27)) # 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\);

-- Location: FF_X45_Y27_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(26));

-- Location: LCCOMB_X45_Y27_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X45_Y27_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26));

-- Location: LCCOMB_X46_Y27_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X46_Y27_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X47_Y27_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) 
-- # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = 
-- CARRY((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X47_Y27_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X47_Y27_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X46_Y27_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X46_Y27_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X46_Y27_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) $ 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCCOMB_X50_Y28_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCCOMB_X52_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ 
-- & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\);

-- Location: FF_X52_Y28_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X44_Y29_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X44_Y29_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X45_Y29_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\);

-- Location: LCCOMB_X45_Y30_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\);

-- Location: FF_X45_Y30_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(17));

-- Location: FF_X45_Y27_N3
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17));

-- Location: LCCOMB_X46_Y27_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X50_Y28_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X50_Y28_N15
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X50_Y28_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X46_Y27_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\);

-- Location: LCCOMB_X45_Y28_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\);

-- Location: FF_X45_Y28_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X46_Y28_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X46_Y28_N21
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X42_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\);

-- Location: LCCOMB_X42_Y28_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X42_Y28_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(30));

-- Location: LCCOMB_X44_Y29_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X44_Y29_N23
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X45_Y29_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LCCOMB_X42_Y28_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(30) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(30) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X42_Y28_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(29));

-- Location: LCCOMB_X45_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X45_Y28_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X42_Y28_N2
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LCCOMB_X42_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(29) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(29) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X42_Y28_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(28));

-- Location: LCCOMB_X46_Y28_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X46_Y28_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X46_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\);

-- Location: LCCOMB_X45_Y27_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(28) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(28) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\);

-- Location: FF_X45_Y27_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(27));

-- Location: LCCOMB_X45_Y27_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X45_Y27_N5
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LCCOMB_X45_Y28_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X45_Y28_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X45_Y28_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X45_Y28_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X45_Y27_N20
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\);

-- Location: LCCOMB_X45_Y27_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(26)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X45_Y27_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(25));

-- Location: FF_X42_Y28_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LCCOMB_X47_Y28_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X46_Y32_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X46_Y32_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X45_Y27_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(35))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\);

-- Location: FF_X45_Y27_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X45_Y27_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LCCOMB_X46_Y27_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X46_Y27_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X47_Y27_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ $ (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10),
	cin => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X46_Y27_N8
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X46_Y27_N9
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X55_Y30_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)) # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X55_Y30_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X47_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8)) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X47_Y28_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X47_Y28_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X47_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ = ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8) & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X47_Y28_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\) # ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\) # (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X47_Y28_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X55_Y30_N28
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X55_Y30_N14
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X55_Y30_N15
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X55_Y30_N27
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X55_Y30_N26
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X55_Y30_N3
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X55_Y29_N22
\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X46_Y31_N10
\u0|nios2_gen2_0|cpu|F_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_valid~0_combout\ = (!\u0|nios2_gen2_0|cpu|i_read~q\ & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|nios2_gen2_0|cpu|F_valid~0_combout\);

-- Location: FF_X46_Y31_N11
\u0|nios2_gen2_0|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_valid~q\);

-- Location: LCCOMB_X47_Y34_N22
\u0|nios2_gen2_0|cpu|R_valid~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_valid~feeder_combout\ = \u0|nios2_gen2_0|cpu|D_valid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|R_valid~feeder_combout\);

-- Location: FF_X47_Y34_N23
\u0|nios2_gen2_0|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_valid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_valid~q\);

-- Location: LCCOMB_X49_Y34_N26
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & \u0|nios2_gen2_0|cpu|E_new_inst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: FF_X49_Y34_N29
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X49_Y34_N28
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\) # (!\u0|nios2_gen2_0|cpu|d_read~q\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\,
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X49_Y34_N8
\u0|nios2_gen2_0|cpu|E_stall~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~3_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ & 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~3_combout\);

-- Location: LCCOMB_X47_Y34_N12
\u0|nios2_gen2_0|cpu|E_stall~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~4_combout\ = (\u0|nios2_gen2_0|cpu|E_new_inst~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_st~q\)))) # (!\u0|nios2_gen2_0|cpu|E_new_inst~q\ & (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_stall~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|E_stall~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X55_Y34_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ = \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\);

-- Location: FF_X55_Y34_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X55_Y34_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X55_Y34_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X55_Y34_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X55_Y34_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X55_Y34_N8
\u0|nios2_gen2_0|cpu|E_stall~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~0_combout\ = (\u0|nios2_gen2_0|cpu|E_new_inst~q\) # ((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2)) # ((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1)) # (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datac => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X55_Y34_N22
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X55_Y34_N23
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X55_Y34_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ = \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ $ (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X55_Y34_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X55_Y34_N10
\u0|nios2_gen2_0|cpu|E_stall~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~1_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3)) # (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	combout => \u0|nios2_gen2_0|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X55_Y34_N28
\u0|nios2_gen2_0|cpu|E_stall~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & ((\u0|nios2_gen2_0|cpu|E_stall~0_combout\) # (\u0|nios2_gen2_0|cpu|E_stall~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	datab => \u0|nios2_gen2_0|cpu|E_stall~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datad => \u0|nios2_gen2_0|cpu|E_stall~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~2_combout\);

-- Location: LCCOMB_X47_Y34_N6
\u0|nios2_gen2_0|cpu|E_stall~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~5_combout\ = (\u0|nios2_gen2_0|cpu|E_stall~4_combout\) # ((\u0|nios2_gen2_0|cpu|E_stall~2_combout\) # ((\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_stall~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|nios2_gen2_0|cpu|E_stall~2_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~5_combout\);

-- Location: LCCOMB_X47_Y34_N0
\u0|nios2_gen2_0|cpu|E_valid_from_R~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\ = (\u0|nios2_gen2_0|cpu|R_valid~q\) # (\u0|nios2_gen2_0|cpu|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|E_stall~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\);

-- Location: FF_X47_Y34_N1
\u0|nios2_gen2_0|cpu|E_valid_from_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\);

-- Location: LCCOMB_X47_Y34_N20
\u0|nios2_gen2_0|cpu|W_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_valid~0_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & !\u0|nios2_gen2_0|cpu|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datad => \u0|nios2_gen2_0|cpu|E_stall~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_valid~0_combout\);

-- Location: FF_X47_Y34_N21
\u0|nios2_gen2_0|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_valid~q\);

-- Location: LCCOMB_X45_Y35_N8
\u0|nios2_gen2_0|cpu|i_read_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_valid~q\ & ((\u0|nios2_gen2_0|cpu|i_read~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_valid~q\,
	datac => \u0|nios2_gen2_0|cpu|i_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\);

-- Location: FF_X45_Y35_N9
\u0|nios2_gen2_0|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_read~q\);

-- Location: LCCOMB_X45_Y35_N6
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ = (!\u0|nios2_gen2_0|cpu|i_read~q\ & (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- !\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|i_read~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\);

-- Location: LCCOMB_X45_Y35_N28
\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & (!\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & ((!\u0|mm_interconnect_0|router_001|Equal2~0_combout\) # 
-- (!\u0|mm_interconnect_0|router_001|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	datab => \u0|mm_interconnect_0|router_001|Equal2~3_combout\,
	datac => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X45_Y34_N0
\u0|mm_interconnect_0|cmd_demux|src2_valid~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ = (\u0|mm_interconnect_0|router|Equal1~1_combout\ & (\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\);

-- Location: LCCOMB_X45_Y34_N18
\u0|mm_interconnect_0|cmd_mux_002|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\)))) # (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X44_Y34_N0
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ & (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X44_Y34_N14
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X44_Y34_N15
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X44_Y34_N10
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X44_Y34_N11
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X45_Y34_N30
\u0|onchip_memory2_0|wren~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|wren~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # (((!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\) # (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X54_Y33_N20
\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0) = (!\u0|mm_interconnect_0|cmd_mux_002|src_data\(51) & !\u0|onchip_memory2_0|wren~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51),
	datad => \u0|onchip_memory2_0|wren~0_combout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0));

-- Location: M9K_X33_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000021800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C6098CC7EF7F232EDDF189B337FF71EB9D3198FDEFE462EDDF189B3399CC7B9DBE65DBBF189B319274BEDDC626CC649FAAEDDE313661F3F09419D19411D1941984A0CE1DB6CC338866E08B0CA08C25067464280C580F11E05C28494A0CC2F971A7800283068D7521FC38AD81E58BC1EA601E32986423E410184128120424F01EA11345042906286BF33C52CC789440B28980E4126D02502064A7E643B00BD0E5",
	mem_init1 => X"40E4496BA30E01C200486C0A41420CB88007001F070E01CA9997404700E68C65A0253F871E0813045093D0026A1250424FD20817A1A4856125991818C2A5B8173368A0728BF624B4039011EF9B348A60B05E75F00FC3083C02287B0010B3B4024E23003134C9042002CF44E4FBC2081E1887B610C302D95EA48C980E109F76D1503244023C210010AC4425002C5B0881C8A86518A2D742D38689C0C2209802E0EF112269210E1605002B4341100802B4EB0C5E367610000E00843B3398C49AB3FCD000028B986EB53D8EDF0C76A7B2F97E976AA31BA9EE6E3358FF22ED7AECA2D8C66ED94BE74C3763B18635DFB7DAD55EE6FEEF7FF43EBBBA762ECA6189B31E",
	mem_init0 => X"BBEBC61E9D93B2ECDFC313BCEAA34CE7BFD33D66776DB3BCCEEDECEF31F9E33B18FAC318FAC31B557E917189B33E67632573EC8FB77189B31FCF3F3C77D4F39ED4F28CD45AABF4455339BE7E8D2A6967395DCEF3A7DDDEF4CE62E2F97F46964EE779DAA4CE72AFDD4AF4CC65D9FE9D59F3B2A6A71F999DF9665B5F39B1E67973BEF7F62FD69777F5DBF9AFB8D9BCC6AE4EEB7378C5FBC63DEC62F7BC62F7BC630398CC63A31E31EC63B80B95D5DFEB9EF4F74DABF5FEF87BB0F27DE6AF18C00A804CD96FF3205DB4CE776E443AA34086FC747A49E2FD243EA3E4D13A2BF3B8D2C008924C609018C62B044AC18D8008CF8F18FD7B728A1DE8CFF0017209FD0106",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X55_Y29_N10
\u0|mm_interconnect_0|rsp_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X55_Y29_N18
\u0|nios2_gen2_0|cpu|F_iw[11]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[11]~16_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[11]~16_combout\);

-- Location: FF_X55_Y29_N19
\u0|nios2_gen2_0|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[11]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(11));

-- Location: LCCOMB_X50_Y37_N20
\u0|nios2_gen2_0|cpu|Equal62~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|Equal62~6_combout\);

-- Location: LCCOMB_X49_Y36_N8
\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\);

-- Location: LCCOMB_X46_Y33_N28
\u0|nios2_gen2_0|cpu|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~15_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~15_combout\);

-- Location: LCCOMB_X50_Y38_N4
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ = (((!\u0|nios2_gen2_0|cpu|Equal62~3_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~9_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\);

-- Location: LCCOMB_X49_Y36_N10
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~15_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ & ((!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\) # 
-- (!\u0|nios2_gen2_0|cpu|Equal62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\);

-- Location: LCCOMB_X49_Y36_N14
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ = ((!\u0|nios2_gen2_0|cpu|Equal62~12_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~5_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\);

-- Location: LCCOMB_X49_Y36_N24
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal62~6_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~5_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\);

-- Location: LCCOMB_X50_Y38_N12
\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~5_combout\);

-- Location: LCCOMB_X50_Y38_N8
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ = (((!\u0|nios2_gen2_0|cpu|D_iw\(14) & !\u0|nios2_gen2_0|cpu|D_iw\(15))) # (!\u0|nios2_gen2_0|cpu|Equal62~13_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\);

-- Location: LCCOMB_X50_Y38_N18
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal62~1_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~10_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\);

-- Location: LCCOMB_X50_Y37_N22
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ = ((!\u0|nios2_gen2_0|cpu|Equal62~8_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~4_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: LCCOMB_X49_Y36_N20
\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\);

-- Location: LCCOMB_X49_Y36_N26
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ = ((!\u0|nios2_gen2_0|cpu|Equal62~11_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~10_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\);

-- Location: LCCOMB_X49_Y37_N20
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~2_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~5_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\);

-- Location: LCCOMB_X49_Y36_N28
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\) 
-- # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\);

-- Location: LCCOMB_X49_Y36_N4
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\);

-- Location: LCCOMB_X50_Y34_N28
\u0|nios2_gen2_0|cpu|D_ctrl_exception~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(13) & (((\u0|nios2_gen2_0|cpu|D_iw\(11) & !\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X50_Y38_N26
\u0|nios2_gen2_0|cpu|D_ctrl_exception~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~14_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|Equal62~8_combout\)))) # (!\u0|nios2_gen2_0|cpu|Equal62~14_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X50_Y34_N6
\u0|nios2_gen2_0|cpu|D_ctrl_exception~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X49_Y36_N12
\u0|nios2_gen2_0|cpu|D_ctrl_exception~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\);

-- Location: FF_X49_Y36_N13
\u0|nios2_gen2_0|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X50_Y36_N4
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\);

-- Location: LCCOMB_X50_Y36_N12
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~50_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7_combout\);

-- Location: FF_X50_Y36_N13
\u0|nios2_gen2_0|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(13));

-- Location: LCCOMB_X54_Y33_N8
\u0|mm_interconnect_0|cmd_mux_002|src_data[51]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(51) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(13)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(15))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51));

-- Location: LCCOMB_X54_Y33_N26
\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1) = (\u0|mm_interconnect_0|cmd_mux_002|src_data\(51) & !\u0|onchip_memory2_0|wren~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|src_data\(51),
	datad => \u0|onchip_memory2_0|wren~0_combout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1));

-- Location: M9K_X33_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000021800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C6004409208DAA6C0A62404201B778EB9DC8812411A447C0A6240420904A397FA710014E24042802213C0EC9010A20191000EFA80863DC41425220425A204252421291008C61294194037CC212921094881A749690D1E401E274126129210001212400508C010400EC4C2B01E2CEF46A0043A12066306B6CC124C301EF240C27A64299100402E2084C0D1480C88A6C1882B338CB20038C1983820C01A2680066",
	mem_init1 => X"48079B01A46CA661425DD2A2004E2904B08AD6006A3066490AD08D98330645B446C83E818B03100A0661120DB0673FF2415594D0008472C585A05006281480CA8FCA02D2482521A0682C4B8D67A6C6431982D20337249472A513E4892C4530CCA121014A5A665D674EE83E37053420C501945881E0A7A04281948B32080E404D425C7ED94790888C016A2D909AA185540EA49016D0910638902106366418FF039000006841300816303FB24160B303FB449C203600900001B002403018C42281800BFFFC4B94C04AAA05034A085AD2693F93B47A821690CE2014111D32E1231A4D340E0000C44A62C561D904B3E0E4E650550A02770A610616A82516FD404282",
	mem_init0 => X"A2A3B537AB116259C66C88E10A020CE878410478000093BF000024EFC81B840284F3C484F3C48000078FF140421D80510327C04003BD4042876A5DA9C2B2A7AFB2A588599AABC21A2C2160E644B48510014400338CAB292FF283880666A258020019C04FA0CA0EAB292FF092B4CD08D8119590A05B1014B578004400B0780022AA57B22A920215C3DA980FB0003F208111230030A0E18513EF906A18506A1850D0140491A48E485480228B15540504208A8ABBAAC51802A0FB9A41C40024085035081828EC010400CE0001274A020CE0ED10D1102129808082A334821541584A4AA8890A0000BF2051041441F41084137BD41C07000008E12CCCCBBF9998CC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/FOURNIER_Lab1/software/app/mem_init/chenillard_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "chenillard:u0|chenillard_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tmm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N24
\u0|nios2_gen2_0|cpu|F_iw[9]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[9]~62_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[9]~62_combout\);

-- Location: LCCOMB_X44_Y31_N8
\u0|nios2_gen2_0|cpu|F_iw[9]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[9]~61_combout\ = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9))))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	combout => \u0|nios2_gen2_0|cpu|F_iw[9]~61_combout\);

-- Location: LCCOMB_X44_Y31_N26
\u0|nios2_gen2_0|cpu|F_iw[9]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[9]~63_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[9]~61_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[9]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[9]~62_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[9]~61_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[9]~63_combout\);

-- Location: FF_X44_Y31_N27
\u0|nios2_gen2_0|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[9]~63_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(9));

-- Location: LCCOMB_X51_Y35_N4
\u0|nios2_gen2_0|cpu|E_src1[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(9),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\);

-- Location: FF_X51_Y35_N5
\u0|nios2_gen2_0|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(5));

-- Location: LCCOMB_X55_Y35_N28
\u0|nios2_gen2_0|cpu|W_alu_result[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[5]~13_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[5]~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\);

-- Location: FF_X55_Y35_N29
\u0|nios2_gen2_0|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(5));

-- Location: LCCOMB_X47_Y35_N10
\u0|mm_interconnect_0|cmd_demux|src0_valid~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\ = (\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (\u0|mm_interconnect_0|router|Equal5~0_combout\ & \u0|mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router|Equal5~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X41_Y32_N12
\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\);

-- Location: FF_X41_Y32_N17
\u0|mm_interconnect_0|cmd_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0));

-- Location: LCCOMB_X44_Y32_N0
\u0|mm_interconnect_0|cmd_mux|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\);

-- Location: LCCOMB_X42_Y33_N28
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\ & 
-- (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & \u0|mm_interconnect_0|cmd_mux|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|src_data\(57),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X42_Y33_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X42_Y33_N10
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ & (\u0|mm_interconnect_0|cmd_mux|src_data\(57) & 
-- (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & \u0|jtag_uart_0|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|src_data\(57),
	datac => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	datad => \u0|jtag_uart_0|av_waitrequest~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X42_Y33_N16
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X42_Y33_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X42_Y33_N2
\u0|mm_interconnect_0|cmd_demux|sink_ready~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\ = (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & \u0|jtag_uart_0|av_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|jtag_uart_0|av_waitrequest~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\);

-- Location: LCCOMB_X42_Y33_N12
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\ & 
-- (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & \u0|mm_interconnect_0|cmd_mux|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~8_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|src_data\(57),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X42_Y33_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X42_Y33_N18
\u0|mm_interconnect_0|rsp_demux|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X50_Y31_N12
\u0|nios2_gen2_0|cpu|F_iw[13]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\);

-- Location: LCCOMB_X50_Y31_N8
\u0|nios2_gen2_0|cpu|F_iw[13]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[13]~18_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datad => \u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[13]~18_combout\);

-- Location: FF_X50_Y31_N9
\u0|nios2_gen2_0|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[13]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(13));

-- Location: LCCOMB_X49_Y36_N2
\u0|nios2_gen2_0|cpu|D_ctrl_break~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\);

-- Location: FF_X49_Y36_N3
\u0|nios2_gen2_0|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X50_Y36_N10
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X55_Y35_N12
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~20_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~24_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~20_combout\);

-- Location: FF_X55_Y35_N13
\u0|nios2_gen2_0|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(0));

-- Location: LCCOMB_X47_Y31_N30
\u0|mm_interconnect_0|cmd_mux|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(38) = (\u0|nios2_gen2_0|cpu|F_pc\(0) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(2))))) # (!\u0|nios2_gen2_0|cpu|F_pc\(0) 
-- & (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(38));

-- Location: LCCOMB_X43_Y32_N24
\u0|jtag_uart_0|fifo_rd~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~5_combout\ = (!\u0|mm_interconnect_0|cmd_mux|src_data\(38) & \u0|mm_interconnect_0|cmd_mux|src_data\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|src_data\(38),
	datad => \u0|mm_interconnect_0|cmd_mux|src_data\(57),
	combout => \u0|jtag_uart_0|fifo_rd~5_combout\);

-- Location: LCCOMB_X43_Y32_N18
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \u0|jtag_uart_0|wr_rfifo~combout\ $ (((\u0|jtag_uart_0|fifo_rd~5_combout\ & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u0|jtag_uart_0|fifo_rd~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|fifo_rd~5_combout\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|fifo_rd~3_combout\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X42_Y29_N15
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X41_Y29_N30
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X41_Y29_N12
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X41_Y29_N0
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|fifo_rd~4_combout\ & ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \u0|jtag_uart_0|fifo_rd~4_combout\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X41_Y29_N1
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X41_Y29_N8
\u0|jtag_uart_0|wr_rfifo\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|wr_rfifo~combout\ = (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u0|jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X41_Y31_N0
\u0|jtag_uart_0|av_readdata[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[3]~3_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3) & \u0|jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3),
	datac => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[3]~3_combout\);

-- Location: FF_X41_Y31_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X45_Y31_N12
\u0|nios2_gen2_0|cpu|F_iw[3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3)) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	combout => \u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\);

-- Location: LCCOMB_X45_Y31_N0
\u0|nios2_gen2_0|cpu|F_iw[3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[3]~29_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\) # ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[3]~28_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[3]~29_combout\);

-- Location: FF_X45_Y31_N1
\u0|nios2_gen2_0|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[3]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(3));

-- Location: LCCOMB_X46_Y33_N16
\u0|nios2_gen2_0|cpu|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~4_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~4_combout\);

-- Location: LCCOMB_X49_Y37_N12
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~5_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X49_Y37_N4
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (((\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(14))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\);

-- Location: LCCOMB_X49_Y37_N10
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & (\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~0_combout\))) # (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\) # ((\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & \u0|nios2_gen2_0|cpu|Equal62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X49_Y37_N22
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\);

-- Location: LCCOMB_X51_Y37_N8
\u0|nios2_gen2_0|cpu|D_logic_op[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\) # (\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X51_Y37_N9
\u0|nios2_gen2_0|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_logic_op\(1));

-- Location: LCCOMB_X50_Y33_N26
\u0|nios2_gen2_0|cpu|E_logic_result[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(15) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(15) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(15) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(15))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(15) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(15),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(15),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\);

-- Location: LCCOMB_X54_Y33_N12
\u0|nios2_gen2_0|cpu|W_alu_result[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[15]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\);

-- Location: FF_X54_Y33_N13
\u0|nios2_gen2_0|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(15));

-- Location: LCCOMB_X54_Y33_N28
\u0|mm_interconnect_0|router|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(15) & (\u0|nios2_gen2_0|cpu|W_alu_result\(17) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(16) & !\u0|nios2_gen2_0|cpu|W_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(17),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(16),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	combout => \u0|mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X52_Y35_N24
\u0|mm_interconnect_0|router|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~1_combout\ = ((\u0|nios2_gen2_0|cpu|W_alu_result\(13)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(12)) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(11)))) # (!\u0|mm_interconnect_0|router|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \u0|mm_interconnect_0|router|Equal1~1_combout\);

-- Location: LCCOMB_X45_Y34_N4
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\) # ((\u0|mm_interconnect_0|router|Equal1~1_combout\ & (\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: LCCOMB_X44_Y34_N22
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- ((\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\))) # (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X45_Y35_N27
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: LCCOMB_X45_Y35_N0
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datab => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: FF_X45_Y35_N1
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X45_Y34_N14
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0) & 
-- !\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: FF_X45_Y34_N15
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: FF_X44_Y34_N5
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X44_Y34_N4
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\))) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X44_Y34_N18
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X44_Y34_N19
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X44_Y34_N16
\u0|mm_interconnect_0|rsp_mux|WideOr1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ = (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ & 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\);

-- Location: LCCOMB_X42_Y33_N22
\u0|mm_interconnect_0|rsp_mux|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]~q\)) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X46_Y31_N8
\u0|mm_interconnect_0|rsp_mux|WideOr1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ & (!\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ & 
-- !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\);

-- Location: LCCOMB_X49_Y34_N2
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ & \u0|nios2_gen2_0|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\);

-- Location: FF_X49_Y34_N3
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X49_Y34_N16
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & \u0|nios2_gen2_0|cpu|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\);

-- Location: LCCOMB_X47_Y31_N0
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # 
-- ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- ((\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X44_Y34_N25
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X44_Y34_N24
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\))) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X44_Y34_N12
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~feeder_combout\ = \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~feeder_combout\);

-- Location: FF_X44_Y34_N13
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X44_Y34_N28
\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\ & 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LCCOMB_X49_Y29_N16
\u0|nios2_gen2_0|cpu|F_iw[7]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	combout => \u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\);

-- Location: LCCOMB_X49_Y30_N2
\u0|nios2_gen2_0|cpu|F_iw[7]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[7]~44_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[7]~44_combout\);

-- Location: FF_X49_Y30_N3
\u0|nios2_gen2_0|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[7]~44_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(7));

-- Location: LCCOMB_X50_Y34_N12
\u0|nios2_gen2_0|cpu|E_src1[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\);

-- Location: FF_X50_Y34_N13
\u0|nios2_gen2_0|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(3));

-- Location: FF_X49_Y35_N17
\u0|nios2_gen2_0|cpu|W_ienable_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(3));

-- Location: LCCOMB_X51_Y37_N2
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1_combout\ = (\u0|nios2_gen2_0|cpu|W_ienable_reg\(3) & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3) & 
-- (\u0|pio_1|edge_capture~q\ & \u0|pio_1|irq_mask~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ienable_reg\(3),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3),
	datac => \u0|pio_1|edge_capture~q\,
	datad => \u0|pio_1|irq_mask~q\,
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1_combout\);

-- Location: FF_X51_Y37_N3
\u0|nios2_gen2_0|cpu|W_ipending_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(3));

-- Location: LCCOMB_X49_Y35_N20
\u0|nios2_gen2_0|cpu|D_iw[12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\ = ((!\u0|nios2_gen2_0|cpu|W_ipending_reg\(3) & (!\u0|nios2_gen2_0|cpu|W_ipending_reg\(0) & !\u0|nios2_gen2_0|cpu|W_ipending_reg\(2)))) # (!\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ipending_reg\(3),
	datab => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0),
	datac => \u0|nios2_gen2_0|cpu|W_ipending_reg\(2),
	datad => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	combout => \u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\);

-- Location: LCCOMB_X49_Y30_N28
\u0|nios2_gen2_0|cpu|D_iw[12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\ & ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw[12]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\);

-- Location: LCCOMB_X44_Y31_N6
\u0|nios2_gen2_0|cpu|F_iw[1]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))))) # (!\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	combout => \u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\);

-- Location: LCCOMB_X44_Y31_N16
\u0|nios2_gen2_0|cpu|F_iw[1]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[1]~25_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\) # ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datac => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[1]~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[1]~25_combout\);

-- Location: FF_X44_Y31_N17
\u0|nios2_gen2_0|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[1]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(1));

-- Location: LCCOMB_X46_Y38_N4
\u0|nios2_gen2_0|cpu|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(3) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(0),
	combout => \u0|nios2_gen2_0|cpu|Equal0~2_combout\);

-- Location: LCCOMB_X49_Y36_N16
\u0|nios2_gen2_0|cpu|D_op_cmpge~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X50_Y36_N22
\u0|nios2_gen2_0|cpu|hbreak_enabled~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((!\u0|nios2_gen2_0|cpu|Equal62~10_combout\) # (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X50_Y36_N1
\u0|nios2_gen2_0|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\);

-- Location: FF_X45_Y30_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X45_Y30_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X45_Y30_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X45_Y30_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\);

-- Location: LCCOMB_X44_Y30_N4
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(35) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(35) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\);

-- Location: FF_X44_Y30_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(35));

-- Location: FF_X45_Y27_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35));

-- Location: LCCOMB_X44_Y27_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X45_Y28_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|chenillard_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X45_Y28_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X45_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21) & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X45_Y28_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X45_Y28_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\);

-- Location: LCCOMB_X42_Y28_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(23)) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\);

-- Location: FF_X42_Y28_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(22));

-- Location: LCCOMB_X42_Y28_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X42_Y28_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22));

-- Location: FF_X42_Y32_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X42_Y32_N10
\u0|rst_controller|merged_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|merged_reset~0_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\) # (!\reset_reset_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_reset_n~input_o\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\,
	combout => \u0|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G12
\u0|rst_controller|merged_reset~0clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X46_Y26_N29
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X46_Y26_N18
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X46_Y26_N19
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X46_Y26_N0
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X46_Y26_N1
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X46_Y26_N12
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X46_Y26_N13
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X46_Y26_N22
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X46_Y26_N23
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X46_Y26_N25
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X46_Y26_N6
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X46_Y26_N7
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X46_Y26_N10
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u0|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X46_Y26_N11
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X46_Y26_N4
\u0|rst_controller|r_sync_rst_chain~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~0_combout\ = (\u0|rst_controller|r_sync_rst_chain\(2) & \u0|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|r_sync_rst_chain\(2),
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X46_Y26_N5
\u0|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X46_Y26_N16
\u0|rst_controller|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|WideOr0~0_combout\ = (\u0|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\u0|rst_controller|r_sync_rst_chain\(1) & \u0|rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4),
	datab => \u0|rst_controller|r_sync_rst_chain\(1),
	datac => \u0|rst_controller|r_sync_rst~q\,
	combout => \u0|rst_controller|WideOr0~0_combout\);

-- Location: FF_X46_Y26_N17
\u0|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G16
\u0|rst_controller|r_sync_rst~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X44_Y34_N9
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X45_Y34_N28
\u0|mm_interconnect_0|cmd_demux|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ = (\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\) # 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & \u0|nios2_gen2_0|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X47_Y36_N30
\u0|mm_interconnect_0|cmd_demux|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & !\u0|mm_interconnect_0|router|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X47_Y36_N24
\u0|mm_interconnect_0|cmd_mux_001|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\)))) # (!\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X46_Y30_N12
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\ & !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~1_combout\);

-- Location: LCCOMB_X46_Y30_N18
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~1_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\)))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~2_combout\);

-- Location: FF_X46_Y30_N19
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X47_Y30_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: FF_X47_Y30_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X47_Y30_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X46_Y32_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X46_Y32_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\) # 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X46_Y32_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\);

-- Location: FF_X46_Y32_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X43_Y30_N6
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X43_Y30_N7
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X43_Y30_N30
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X43_Y30_N31
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X43_Y30_N10
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\);

-- Location: FF_X43_Y30_N11
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0));

-- Location: LCCOMB_X38_Y33_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X38_Y33_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X38_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X38_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X39_Y31_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X39_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\);

-- Location: FF_X39_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X40_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X40_Y34_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X39_Y31_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X45_Y30_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1));

-- Location: LCCOMB_X38_Y33_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

-- Location: LCCOMB_X38_Y33_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X38_Y33_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X37_Y30_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\);

-- Location: FF_X37_Y30_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X38_Y30_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\);

-- Location: FF_X38_Y30_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: FF_X43_Y26_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LCCOMB_X43_Y26_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X43_Y26_N27
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X43_Y28_N22
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\);

-- Location: LCCOMB_X43_Y28_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(3))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X43_Y28_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(2));

-- Location: FF_X43_Y26_N13
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LCCOMB_X43_Y26_N16
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X43_Y26_N17
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X43_Y28_N14
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\);

-- Location: LCCOMB_X43_Y28_N24
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(2))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X43_Y28_N25
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(1));

-- Location: LCCOMB_X43_Y30_N28
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X43_Y30_N29
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LCCOMB_X43_Y30_N0
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(1))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & ((\altera_internal_jtag~TDIUTAP\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X43_Y30_N26
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(0))) # 
-- (!\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\);

-- Location: FF_X43_Y30_N1
\u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|chenillard_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(0));

-- Location: FF_X38_Y30_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1));

-- Location: FF_X34_Y32_N25
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X36_Y32_N16
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X37_Y32_N22
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X37_Y32_N23
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X38_Y32_N28
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X37_Y32_N10
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X37_Y32_N11
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X37_Y32_N20
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCCOMB_X37_Y32_N6
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X37_Y32_N7
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X37_Y32_N16
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X37_Y32_N2
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X37_Y32_N3
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X37_Y32_N28
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X37_Y32_N12
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X37_Y32_N8
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X37_Y32_N9
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X40_Y32_N8
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\);

-- Location: FF_X40_Y32_N9
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\);

-- Location: FF_X38_Y30_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X38_Y30_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X38_Y30_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X39_Y31_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X38_Y34_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X38_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X42_Y31_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X42_Y31_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X42_Y31_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X42_Y30_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X42_Y31_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\);

-- Location: FF_X42_Y31_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X42_Y31_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\);

-- Location: FF_X42_Y31_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X42_Y31_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X42_Y31_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X42_Y31_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\);

-- Location: LCCOMB_X42_Y31_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\);

-- Location: FF_X42_Y31_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X42_Y31_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X42_Y31_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X42_Y31_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X42_Y31_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X42_Y31_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X42_Y31_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X42_Y30_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X42_Y30_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\);

-- Location: FF_X42_Y30_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X42_Y31_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X42_Y31_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X42_Y31_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X42_Y30_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X42_Y30_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X42_Y30_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X42_Y30_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X43_Y30_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X42_Y30_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X42_Y30_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: FF_X39_Y31_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X39_Y31_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X39_Y31_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X39_Y31_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X39_Y31_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X39_Y31_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X39_Y31_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X42_Y30_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X41_Y30_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\);

-- Location: LCCOMB_X41_Y30_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\);

-- Location: LCCOMB_X41_Y30_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\);

-- Location: LCCOMB_X38_Y30_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout\);

-- Location: FF_X41_Y30_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X41_Y30_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: LCCOMB_X41_Y30_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\);

-- Location: FF_X41_Y30_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X42_Y30_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\);

-- Location: FF_X41_Y30_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X41_Y30_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\);

-- Location: FF_X41_Y30_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: FF_X41_Y30_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X41_Y30_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X41_Y30_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: LCCOMB_X40_Y30_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LCCOMB_X41_Y30_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: LCCOMB_X40_Y30_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X38_Y30_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X40_Y30_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X40_Y30_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X40_Y30_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X40_Y30_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X38_Y30_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X38_Y30_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X40_Y30_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X40_Y30_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LCCOMB_X41_Y30_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X42_Y30_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X42_Y30_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X41_Y30_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: FF_X40_Y30_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X40_Y30_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X41_Y30_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X42_Y30_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X41_Y30_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\);

-- Location: LCCOMB_X41_Y30_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X41_Y30_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: FF_X40_Y30_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X40_Y30_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\);

-- Location: LCCOMB_X42_Y30_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X41_Y30_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\);

-- Location: FF_X40_Y30_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X40_Y30_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\);

-- Location: LCCOMB_X42_Y30_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X42_Y30_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X38_Y30_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X42_Y30_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X42_Y30_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X42_Y30_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X42_Y30_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X42_Y30_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X43_Y30_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LCCOMB_X44_Y30_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	datad => \u0|nios2_gen2_0|cpu|the_chenillard_nios2_gen2_0_cpu_nios2_oci|the_chenillard_nios2_gen2_0_cpu_debug_slave_wrapper|the_chenillard_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LCCOMB_X43_Y30_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X40_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X40_Y34_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X40_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: FF_X40_Y34_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G11
\altera_internal_jtag~TCKUTAPclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X36_Y30_N16
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2_combout\);

-- Location: LCCOMB_X37_Y32_N0
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2_combout\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X37_Y32_N1
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X38_Y32_N18
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X38_Y32_N6
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\);

-- Location: FF_X38_Y32_N7
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: FF_X34_Y32_N21
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: FF_X34_Y32_N31
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X38_Y32_N26
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: FF_X38_Y32_N27
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X34_Y32_N30
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X34_Y32_N22
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datad => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X34_Y32_N23
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X34_Y32_N18
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \u0|jtag_uart_0|r_val~q\,
	combout => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X34_Y32_N19
\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X40_Y29_N2
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X40_Y29_N20
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\u0|jtag_uart_0|r_val~0_combout\))) # 
-- (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \u0|jtag_uart_0|r_val~0_combout\,
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X40_Y29_N28
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\u0|jtag_uart_0|fifo_wr~q\) # ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X40_Y29_N29
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X34_Y32_N26
\u0|jtag_uart_0|r_val~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|r_val~0_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & ((!\u0|jtag_uart_0|r_val~q\) # 
-- (!\u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|chenillard_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datad => \u0|jtag_uart_0|r_val~q\,
	combout => \u0|jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X40_Y29_N4
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|fifo_wr~q\ & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X40_Y29_N30
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X40_Y29_N26
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|r_val~0_combout\ & ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|r_val~0_combout\,
	datab => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X40_Y29_N27
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X43_Y32_N22
\u0|jtag_uart_0|fifo_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_wr~0_combout\ = (!\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \u0|jtag_uart_0|woverflow~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|woverflow~0_combout\,
	combout => \u0|jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X43_Y32_N23
\u0|jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|fifo_wr~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_wr~q\);

-- Location: FF_X40_Y29_N13
\u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: FF_X41_Y29_N23
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \u0|jtag_uart_0|the_chenillard_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X44_Y28_N8
\u0|nios2_gen2_0|cpu|F_iw[19]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	combout => \u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\);

-- Location: LCCOMB_X45_Y31_N20
\u0|nios2_gen2_0|cpu|F_iw[19]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[19]~50_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\) # ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19) & \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[12]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[19]~50_combout\);

-- Location: FF_X45_Y31_N21
\u0|nios2_gen2_0|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[19]~50_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(19));

-- Location: LCCOMB_X49_Y33_N2
\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(19) & !\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\);

-- Location: LCCOMB_X49_Y33_N6
\u0|nios2_gen2_0|cpu|Equal0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~19_combout\ = (!\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\ & (!\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\ & (\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\ & !\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal0~19_combout\);

-- Location: LCCOMB_X46_Y33_N2
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~11_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~12_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X47_Y33_N12
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ = (\u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~13_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\);

-- Location: LCCOMB_X49_Y33_N12
\u0|nios2_gen2_0|cpu|Equal0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~18_combout\ = (!\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~14_combout\ & !\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal0~18_combout\);

-- Location: LCCOMB_X49_Y33_N16
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ & (((\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6_combout\) # (!\u0|nios2_gen2_0|cpu|Equal0~18_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\);

-- Location: FF_X49_Y33_N17
\u0|nios2_gen2_0|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X47_Y30_N26
\u0|nios2_gen2_0|cpu|W_rf_wren\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wren~combout\ = (\u0|rst_controller|r_sync_rst~q\) # ((\u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\ & \u0|nios2_gen2_0|cpu|W_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\,
	datac => \u0|rst_controller|r_sync_rst~q\,
	datad => \u0|nios2_gen2_0|cpu|W_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\);

-- Location: LCCOMB_X47_Y32_N8
\u0|nios2_gen2_0|cpu|d_writedata[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\ = \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|chenillard_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\);

-- Location: FF_X47_Y32_N9
\u0|nios2_gen2_0|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(0));

-- Location: LCCOMB_X50_Y39_N8
\u0|pio_0|data_out[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|data_out[0]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|pio_0|data_out[0]~feeder_combout\);

-- Location: FF_X50_Y39_N9
\u0|pio_0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \u0|pio_0|data_out[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(0));

-- Location: LCCOMB_X64_Y49_N0
\auto_hub|~GND\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X40_Y34_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X39_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


