<div align="center" id="top"> 
  <img src="./ftry.jpg" alt="insallah" />

  &#xa0;

</div>

<h1 align="center">Doktora Yeterlik SÄ±navÄ± Ã‡alÄ±ÅŸma AlanÄ±</h1>

<p align="center">
  <img alt="Github top language" src="https://img.shields.io/github/languages/top/otahsinb/GAZIEECS_Qua_Lecs">

  <img alt="Github stars" src="https://img.shields.io/github/stars/otahsinb/GAZIEECS_Qua_Lecs" />

  <img alt="License" src="https://img.shields.io/github/license/otahsinb/GAZIEECS_Qua_Lecs">

  <!-- <img alt="Github issues" src="https://img.shields.io/github/issues/otahsinb/GAZIEECS_Qua_Lecs" /> -->

  <!-- <img alt="Repository size" src="https://img.shields.io/github/repo-size/otahsinb/GAZIEECS_Qua_Lecs"> -->
  
  <!-- <img alt="Github language count" src="https://img.shields.io/github/languages/count/otahsinb/GAZIEECS_Qua_Lecs"> -->
  
  <!-- <img alt="Github forks" src="https://img.shields.io/github/forks/0otahsinb/GAZIEECS_Qua_Lecs" /> -->

</p>


<p align="center">
  <a href="#dart-00-aÃ§Ä±klama">00 AÃ§Ä±klama</a> &#xa0; | &#xa0; 
  <a href="#sparkler-01-veri-yapÄ±larÄ±">01 Veri YapÄ±larÄ±</a> &#xa0; | &#xa0;
  <a href="#octocat-02-algoritmalar">02 Algoritmalar</a> &#xa0; | &#xa0;
  <a href="#surfer-03-ayrÄ±k-matematik">03 AyrÄ±k Matematik</a> &#xa0; | &#xa0;
  <a href="#dizzy-04-bilgisayar-aÄŸlarÄ±">04 Bilgisayar AÄŸlarÄ±</a> &#xa0; | &#xa0;
  <a href="#art-05-iÅŸletim-sistemleri">05 IÅŸletim Sistemleri</a> &#xa0; | &#xa0;
  <a href="#twisted_rightwards_arrows-06-sayÄ±sal-tasarÄ±m">06 SayÄ±sal TasarÄ±m</a> &#xa0; | &#xa0;
  <a href="#fish_cake-07-yazÄ±lÄ±m-mÃ¼hendisliÄŸi">07 YazÄ±lÄ±m MÃ¼hendisliÄŸi</a> &#xa0; | &#xa0;
  <a href="#dvd-08-veritabanÄ±">08 VeritabanÄ±</a> &#xa0; | &#xa0;
  <a href="#factory-09-bilgisayar-mimarisi">09 Bilgisayar Mimarisi</a> &#xa0; | &#xa0;
  <a href="#sparkles-10-yapay-zeka">10 Yapay Zeka</a> &#xa0; | &#xa0;
  <a href="#memo-lisans">Lisans</a> &#xa0; | &#xa0;
  <a href="https://github.com/otahsinb" target="_blank">Yazar</a>
</p>

<br>

## :dart: 00 AÃ§Ä±klama ##

 Bu alan bilgisayar bilimleri doktora yeterlik sÄ±navÄ± notlarÄ±nÄ± kaydetme amacÄ±yla kendim iÃ§in aÃ§tÄ±ÄŸÄ±m bir alandÄ±r. Burada yeterlik sÄ±navÄ±nda sorumlu olunan derslerin notlarÄ±nÄ± bulabilirsiniz.
 
 ```bash
# Clone this project
$ git clone https://github.com/otahsinb/GAZIEECS_Qua_Lecs

# Access
$ cd GAZIEECS_Qua_Lecs

# Run the project

```
 
:heavy_check_mark: Dersler ve Konu BaÅŸlÄ±klarÄ± \
:heavy_check_mark: Linkler \
:heavy_check_mark: KullanÄ±ÅŸlÄ± AraÃ§lar\
:heavy_check_mark: SÄ±navlar\
:heavy_check_mark: Notlar

<a href="#top">Back to top</a>

## :sparkler: 01 Veri YapÄ±larÄ± ##
 
  ```sh
    .
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â””â”€â”€ 
  ```

<details>
  
  <summary> Ã‡Ä±kmÄ±ÅŸ Sorular </summary> <br />
  
  :musical_score: C++20 Cheatsheet (Veri YapÄ±larÄ± ile Ä°lgili DetaylÄ± Bilgi Bulabilirsin...ğŸ¡“ğŸ¡“ğŸ¡“)
  ```sh
  https://hackingcpp.com/cpp/cheat_sheets.html
  ```
  
</details>

<a href="#top">Back to top</a>

## :octocat: 02 Algoritmalar ##

    .
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â””â”€â”€ 

<a href="#top">Back to top</a>

## :surfer: 03 AyrÄ±k Matematik ##

    .
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â””â”€â”€ 

<a href="#top">Back to top</a>

## :dizzy: 04 Bilgisayar AÄŸlarÄ± ##

    .
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â””â”€â”€ 



<details>
  
  <summary> Notlar </summary> <br />
  


 :dizzy: :dizzy: UÃ§ sistemler birbirine iletiÅŸim linkleri ve paket anahtarlar ile baÄŸlanÄ±r. FarklÄ± iletiÅŸim linkleri farklÄ± iletim oranÄ±na (transmission rate) sahiptir (bps). GÃ¶nderici veriyi parÃ§alara bÃ¶ler, her parÃ§aya baÅŸlÄ±k bilgisi ekler. Elde edilen veri parÃ§asÄ±na paket denir. 
  
  :dizzy: :dizzy: Paket anahtar veriyi bir giriÅŸten alÄ±r, baÅŸka Ã§Ä±kÄ±ÅŸa yÃ¶nlendirir. Ä°nternetâ€™te, paket anahtar olarak router ve link-layer switch kullanÄ±lÄ±r. Link-layer switch eriÅŸim aÄŸlarÄ±nda (access networks), router aÄŸÄ±n temel (network core) kÄ±smÄ±nda kullanÄ±lÄ±r. Bir paket, gÃ¶ndericiden alÄ±cÄ±ya bir dizi linki (route, path) kullanarak ulaÅŸÄ±r. UÃ§ sistemler, Ä°nternet Servis SaÄŸlayÄ±cÄ± (Ä°SS) Ã¼zerinden Ä°nternetâ€™e baÄŸlanÄ±r. UÃ§ sistemlerde, paket anahtarlarda ve diÄŸer bileÅŸenlerde veri gÃ¶ndermek ve almak iÃ§in protokol Ã§alÄ±ÅŸtÄ±rÄ±lÄ±r.
  
  :dizzy: :dizzy: Transmission Control Protocol (TCP) ve Internet Protocol (IP), Ä°nternetâ€™teki en Ã¶nemli iki protokoldÃ¼r. Ä°nternetâ€™te kullanÄ±lan protokol kÃ¼mesi TCP/IP olarak adlandÄ±rÄ±lÄ±r. Birbiriyle Ã§alÄ±ÅŸabilen sistemler oluÅŸturmak iÃ§in standartlar gereklidir. Ä°nternet standartlarÄ± Internet Engineering Task Force (IETF) tarafÄ±ndan geliÅŸtirilir. IETF standartlarÄ± Request For Comments (RFCs) olarak adlandÄ±rÄ±lÄ±r. Institute of Electrical and Electronics Engineers (IEEE) 802 LAN/MAN standart grubu Ethernet ve Wi-Fi standartlarÄ±nÄ± belirler. 
  
  :dizzy: :dizzy: UÃ§ sistemler, Application Programming Interface (API) kullanÄ±larak, Java, C++, Phyton gibi yÃ¼ksek seviyeli dillerle geliÅŸtirilir. Ä°nternet API, veriyi gÃ¶nderme, taÅŸÄ±ma ve alÄ±cÄ± tarafÄ±ndan alÄ±nmasÄ± ile ilgili kurallar kÃ¼mesidir. 
  
  :dizzy: :dizzy: AÄŸ protokolleri, insanlarÄ±n kullandÄ±ÄŸÄ± protokollere benzer. Ä°nternetâ€™teki tÃ¼m iletiÅŸim protokollerle yapÄ±lÄ±r. KarÅŸÄ±lÄ±klÄ± iletiÅŸim yapan birimler aynÄ± protokolÃ¼ kullanmalÄ±dÄ±r. DonanÄ±msal (hardware-implemented) protokoller aÄŸ arayÃ¼z (network interface) kartlarÄ±nda bulunur ve iki bilgisayar arasÄ±nda bit akÄ±ÅŸÄ±nÄ± gerÃ§ekleÅŸtirir. AÄŸ protokolleri, tÄ±kanÄ±klÄ±k denetimi (host), akÄ±ÅŸ denetimi (host), sÄ±ralama (host), paketlerin izleyeceÄŸi yolun belirlenmesi (router) gibi tÃ¼m iÅŸleri yapar. 
  
  :dizzy: :dizzy: Bir protokolÃ¼n Ã¼Ã§ bileÅŸeni var: syntax, semantic, timing. Ä°ki veya daha fazla birim arasÄ±nda gÃ¶nderilen mesajlarÄ±n formatÄ±nÄ± ve sÄ±rasÄ±nÄ± tanÄ±mlar. Bir mesaj gÃ¶nderildiÄŸinde/alÄ±ndÄ±ÄŸÄ±nda ne yapÄ±lacaÄŸÄ±nÄ± belirler. Bir mesajÄ±n cevabÄ± bekleniyor ve gelmediyse ne yapÄ±lacaÄŸÄ±nÄ± belirler. Ä°letiÅŸim kaynaÄŸÄ±nÄ±n maksimum verimle kullanÄ±lmasÄ± iÃ§in gerekli dÃ¼zenlemeleri yapar. 
  
  :dizzy: :dizzy: Ä°nternet uÃ§ sistemleri, Ã§ok sayÄ±da heterojen cihazÄ± iÃ§erir. Uygulama programlarÄ± uÃ§ sistemler (host) Ã¼zerinde Ã§alÄ±ÅŸÄ±r. Ä°nternetâ€™te iki tÃ¼r host vardÄ±r: Ä°stemci (Client) ve Sunucu (Server). 
  
  :dizzy: :dizzy: EriÅŸim aÄŸÄ±, uÃ§ sistemi ilk routerâ€™a (edge router) baÄŸlayan aÄŸdÄ±r. EriÅŸim aÄŸlarÄ±, uÃ§ sistemleri ilk routerâ€™a baÄŸlayan linkleri ve altyapÄ±yÄ± saÄŸlar. EriÅŸim aÄŸlarÄ±, konut eriÅŸimi, kurumsal eriÅŸim veya kablosuz eriÅŸim iÃ§in kullanÄ±lÄ±r. 
  
  :dizzy: :dizzy: Konutlardan geniÅŸbant eriÅŸim Ã§oÄŸunlukla Digital Subcriber Line (DSL) ve Cable ile yapÄ±lmaktadÄ±r. DSL ile eriÅŸimde telefon ÅŸirketi Ä°nternet servis saÄŸlayÄ±cÄ±sÄ±dÄ±r. Konuttaki DSL modem, telcoâ€™da (telephone company) bulunan DSLAM (Digital Subscriber Line Access Multiplexer) ile veri alÄ±ÅŸveriÅŸi yapar. Ã‡ok sayÄ±da konuttan gelen analog sinyaller DSLAMâ€™de sayÄ±sal formata dÃ¶nÃ¼ÅŸtÃ¼rÃ¼lÃ¼r. 

<a href="#top">Back to top</a>

</details>

## :art: 05 IÅŸletim Sistemleri ##

    .
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â””â”€â”€ 

<a href="#top">Back to top</a>

## :twisted_rightwards_arrows: 06 SayÄ±sal TasarÄ±m ##

    .
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â””â”€â”€ 

<a href="#top">Back to top</a>

## :fish_cake: 07 YazÄ±lÄ±m MÃ¼hendisliÄŸi ##

    .
    â”œâ”€â”€ Software Engineering Methods
    â”œâ”€â”€ Software Development Processes
    â”œâ”€â”€ System modeling, context models, Interaction models, Structural models
    â”œâ”€â”€ Software Requirements
    â”œâ”€â”€ Software Modelling
    â”œâ”€â”€ Behavioral models, model-driven engineering
    â”œâ”€â”€ Prototyping
    â”œâ”€â”€ Software Design and Representation
    â”œâ”€â”€ User Interface Design
    â”œâ”€â”€ Software Testing
    â”œâ”€â”€ Software Project Management
    â”œâ”€â”€ Software Quality Assurance
    â””â”€â”€ Software Process Improvement

<details>
<summary> Ã‡Ä±kmÄ±ÅŸ Sorular </summary>

**Q1:**
The stages of the software development lifecycle (SDLC):\
Ans: P-A-D-I-T-D-M\
:maple_leaf: YazÄ±lÄ±m GeliÅŸtirme YaÅŸam DÃ¶ngÃ¼sÃ¼nÃ¼n aÅŸamalarÄ±:

AÅŸamalar  | AÃ§Ä±klamalar
------------- | -------------
1- Planlama:     | Defining the goals, scope, and constraints of the project.
2- Analiz:       | Gathering and documenting requirements for the software.
3- TasarÄ±m:      | Creating a plan for the structure and functionality of the software.
4- Implementasyon:       | Writing and testing the code for the software.
5- Testing:     | Evaluating the software to ensure it meets the requirements and is of high quality.
6- Deployment:       | Making the software available for use in a production environment.
7- Maintenance:     | Ongoing support, bug fixes, and updates for the software.

**Q2:**
:maple_leaf: YazÄ±lÄ±m GeliÅŸtirme'de accidental ve essential complexity arasÄ±ndaki iliÅŸkiyi aÃ§Ä±klayÄ±nÄ±z:

Kavram  | AÃ§Ä±klamalar
------------- | -------------
1- Accidental complexity:               | YazÄ±lÄ±m geliÅŸtirme sÃ¼recinde kullanÄ±lan araÃ§ ve teknolojilerin etkisi ile ortaya Ã§Ä±kan karmaÅŸÄ±klÄ±ktÄ±r. (Refers to the complexity that arises due to the limitations of the tools and techniques used to build the software. )
2- Essential complexity:                | YazÄ±lÄ±m geliÅŸtirme sÃ¼recinde yazÄ±lÄ±m tarafÄ±ndan Ã§Ã¶zÃ¼len problemden kaynaklanan kalÄ±tsal karmaÅŸÄ±klÄ±ktÄ±r. (Refers to the inherent complexity of the problem being solved by the software)
3- Relation between A&E complexity:     | **No silver bullet veya no single technique veya araÃ§** yaklaÅŸÄ±mÄ± ile yazÄ±lÄ±m geliÅŸtirmedeki karmaÅŸÄ±klÄ±ÄŸÄ± azaltabileceÄŸimiz belirtilmektedir. Bu yaklaÅŸÄ±mda 1- YÃ¼ksek seviye programalama dillerinin kullanÄ±lmasÄ± ve daha gÃ¼Ã§lÃ¼ bilgisayarlarÄ±n kullanÄ±lmasÄ± daha etkili ve etkin yollar ile accidental karmaÅŸÄ±klÄ±ÄŸÄ± azaltabilir. 2- Moduler tasarÄ±mlar ile yazÄ±lÄ±m daha kÃ¼Ã§Ã¼k parÃ§alara ayrÄ±larak daha kolay yÃ¶netilebilir. 3- Daha sistematik yaklaÅŸÄ±mlar ile Ã¶rneÄŸin test ve debug araÃ§larÄ± kullanarak karmaÅŸÄ±klÄ±k azaltÄ±labilir. Ã–zetle yazÄ±lÄ±m geliÅŸtirme sÃ¼reÃ§lerindeki karmaÅŸÄ±klÄ±ÄŸÄ± azaltmak ve Ã¼retkenliÄŸi artÄ±rmak iÃ§in daha iyi araÃ§lar, teknikler ve sistematik prensiplere yÃ¶nelmek gerekmektedir. (**No silver bullet â€“ no single technique or tool** that can significantly reduce the essential complexity of software development. However, he does identify some promising approaches for improving how we build software, including: 1- Using higher-level programming languages and more powerful computers, which can help reduce accidental complexity by providing more expressive and efficient ways of solving problems. 2- Using modular design and structured programming techniques to break down complex systems into smaller, more manageable pieces. 3- Adopting a rigorous and systematic approach to software development, including the use of testing and debugging tools and practices. Overall, the key to improving software development is to focus on reducing accidental complexity and increasing the productivity and effectiveness of developers. This can be achieved through the use of better tools and techniques, as well as through the adoption of sound engineering practices and principles.)

**Q3:**
:maple_leaf: Describe briefly what distinguishes the "agile" approaches to software development from more traditional approaches. Identify at least two of the reasons
behind the agile approaches described by Fowler in his "The New Methodology" article:

**Q4:**
:maple_leaf: Describe briefly what we mean by the terms coupling and cohesion:

**Q5:**
:maple_leaf: Describe briefly what we mean by the term software architecture. Give an example of at least one architectural style from our readings:

**Q6:**
:maple_leaf: Describe briefly what we mean by the term design pattern. Give two examples of design patterns from our readings:

**Q7:**
:maple_leaf: Give an example of how Model-View-Controller could be used to implement a system you are familiar with:

**Q8:**
:maple_leaf: Give an example of how Model-View-Controller could be used to implement a system you are familiar with:

**Q9:**
:maple_leaf: Choose three of these design principles. For each, either describe it briefly or give an example that illustrates it.

â€¢ Single Responsibility Principle: \
â€¢ Open-Closed Principle: \
â€¢ Liskov's Substitution Principle: \
â€¢ Dependency Inversion Principle: \
â€¢ Interface Segregation Principle:

**Q10:**
:maple_leaf: Draw a simple UML class diagram that shows the relationships among customers who place orders for various kinds of office supplies from a retail store. The store serves both individuals and corporate clients. Payments are made via cash, credit, and invoice.


**Q11**
:maple_leaf: Name and define (in the context of software engineering) one desirable software quality, other than â€œmaintainabilityâ€ and â€œcorrectness,â€

**Q12**
:maple_leaf: software process model nedir? Ã–rnekler ile aÃ§Ä±klayÄ±nÄ±z.

**Q13**
:maple_leaf: explain processes of requirements engineering.

**Q14**
:maple_leaf: explain Extreme Programming practices.

**Q15** 
:maple_leaf: Why is the waterfall model called an â€œidealâ€ model?
Short Answer: It represents the software process as having no imperfections.

**Q16**
:maple_leaf: Draw a UML class diagram (chapter 5, slide 9) representing a book defined by the following statement: â€œA book is composed of a number of parts, which in turn are composed of a number of chapters. Chapters are composed of sections.â€ Focus only on classes and relationships.  Add multiplicity to the class diagram you produced.

**Q17**
:maple_leaf: List and describe (using at least one sentence each) the three types of software maintenance.  Which one of the three typically gets over half (65%) of the maintenance effort?  (in other words, more time is spent on this type of maintenance). Why?

**Q18**
:maple_leaf: List and describe at least three techniques for deriving test cases (for any kind of software testing).  Your answer should have at least three sentences (at least one for each technique).

**Q19**
:maple_leaf: Draw a class diagram showing the structure of data about employees of a given company.  The employees attributes include name, street address, city, state, zip, and an id number.  The employees also have an annual salary.  Departments have names and are composed of a collection of employees, but each employee can be in only one department.  Employees work on one or more projects, which also have names.  Projects may have multiple employees assigned to them. Include multiplicity, and attributes in your diagram. 

**Q20**
:maple_leaf: Given the UML class diagram on the next page decompose it into a set of components (subsystems) that has at least 2 (but no more than 4) components. Use the goals of loose coupling and high cohesion (and any other heuristics that may apply) for deciding which classes should go in each component.


<img src="./or1.PNG" alt="or1" />

**Q21**
:maple_leaf: Draw a control flow diagram for the following source code:  Then:
â€¢assign a number to each node.
â€¢list the unique paths through the control flow diagram (use a sequence of node numbers to identify each path).
â€¢for each unique path, generate a test case by giving values to use for a, b, and c to make the program run through that path. Also give the expected result (the value of d). 

> d = 0;
> 
> if (a > b);
> 
>> d = d+1;
>> 
> if (b > c);
> 
>> d = d+2;
>> 
> cout << d << endl;


**Q22**
:maple_leaf: Test a method called â€œverifyPasswordâ€ that takes a string representing a proposed password, and returns true if it meets the following criteria (and false if it doesnâ€™t):
â€¢at least 7 characters â€¢at least one digit
â€¢at least one uppercase letter Identify at least 5 testing partitions for this function, and derive a set of test cases (one for each partition).  Be sure to include the test data value(s) and expected result(s) for each test case.

**Q23**
:maple_leaf: Develop a set of use case diagrams (with one-sentence textual descriptions) to describe the requirements for a university scheduling system that manages the universityâ€™s course offerings, including students registering for courses. You should include at least 3 actors. Each actor should have at least one use case that is unique. You should have at least 5 use cases (interactions).

**Q24**
:maple_leaf: Design and draw the basic architecture of a video chess game that can be played on a smart phone using one of the architectural design patterns from chapter 6 (indicate in your answer which pattern you are using). The current state of the game board should be able to be viewed in 2D or 3D or even in a text format (suitable for e-mailing). The user can move pieces by touching and dragging the pieces on the screen. The moves may be animated (or not).


**Q25**
:maple_leaf: List and describe three methods or tools used during requirements development (in any of the four sub-disciplines). How does each method contribute to the goal of developing requirements specifications of good quality?


**Q26**
:maple_leaf: Choose 3 of the 12 core practices of Extreme Programming (XP) and give a brief description of each. For each one indicate what benefit it provides over more traditional development methods (assuming it is used in the context of agile development).


**Q27**
:maple_leaf: Give an example of a design pattern whose use is obvious from a class diagram but not from a sequence diagram. (Donâ€™t choose one that is built into (some) programming languages, such as inheritance.) Explain why, in 1 sentence.

Short Ans: Composite: the members of a class are of a type that allows similar operations (perhaps they implement an interface in common with the container class). Observer: especially easy if thereâ€™s an hobservesi notation on an arrow. For many patterns itâ€™s possible to argue either way (and we were looking for your argument, not just a name). A common pitfall here was conflating class and object diagrams.


**Q28**
:maple_leaf: Give an example of a design pattern whose use is obvious from a sequence diagram but not from a class diagram. (Donâ€™t choose one that is built into (some) programming languages, such as iteration.) Explain why, in 1 sentence.

Short Ans : Factory: an actor creates an object in response to a call, and the caller subsequently sends messages to the newly created object. Decorator: every message to the decorator object is followed by a call to the object it decorates.


**Q29**
:maple_leaf: Consider two components A and B. Two software engineers, Laurel and Hardy, measure the dependences between A and B. Laurel uses these dependences when computing cohesion, and Hardy uses these dependences when computing coupling. Is this possible, if both engineers are performing a sensible and useful computation? In 1â€“2 sentences, explain why or why not.

SA: Yes. Laurel is considering a larger module C that contains both A and B as implementation details. Hardy is considering the implementation of C, and thinking of A and B as modules. 

**Q30**
:maple_leaf: Consider two components A and B. Two software engineers, Laurel and Hardy, measure the dependences between A and B. Laurel uses these dependences when computing cohesion, and Hardy uses these dependences when computing coupling. Is this possible, if both engineers are performing a sensible and useful computation? In 1â€“2 sentences, explain why or why not.
SA: Yes. Laurel is considering a larger module C that contains both A and B as implementation details. Hardy is considering the implementation of C, and thinking of A and B as modules.

**Q31**
:maple_leaf: In 1 sentence each, give two distinct reasons that you should not commit compiled code (such as .o or .class files) to a version control repository

SAs: Merge conflicts cannot be resolved. Another way of saying the same thing is that binary files are not diffable (by the standard text-based diff algorithms).\
Repetition of information in source and binary forms violates the DRY (donâ€™t repeat yourself)
principle.\
Binary files such as .o files are architecture-dependent and may not be useful to others.\
Binary files may contain information such as timestamps that is guaranteed to create a conflict even if generated from the same source code by others.\
Bloat in the VCS because differences are huge.\
Timestamps might not be preserved.\
If there is a check-in without compiling, then they can be inconsistent with the source code.

**Q32**
:maple_leaf:  It is cheaper and faster to fix known bugs before you write new code. Why? In one phrase or sentence each, give three reasons. Give reasons that are as different from one another as possible.

SAs:\
â€¢ You are familiar with the code now. A related reason is that the bug will be harder to find and fix later.\
â€¢ Later code may depend on this code. A related reason is that a bug may reveal a fundamental problem.\
â€¢ Leaving all bugs to the end will make it harder to understand and keep to the schedule, because itâ€™s hard to predict how long bug fixing will take.\
â€¢ An overfull bug database is demoralizing and is likely to be ignored.\
â€¢ You will be able to add tests for the bug once itâ€™s been fixed to avoid future issues.\
â€¢ Avoid feature creep.


**Q33**
:maple_leaf: After you find a bug but before fixing it, you should create a test case for it. In one sentence each, give three reasons that this is a good idea. Give reasons that are as distinct as possible.

SAs:\

â€¢ Ensures that your fix solves the problem. Donâ€™t add a test that succeeded to begin with! A related reason is to avoid writing a test for a bug that you fixed, but that isnâ€™t the problem indicated by the original bug fix.\
â€¢ It helps you understand the bug and define the desired system behavior. (â€œIt documents the bugâ€ or â€œit informs others of the bugâ€ is wrong, because it is the purpose of your bug tracking system to document your bugs. If you meant something different, such as the good answers listed here, then please be more specific.)\
â€¢ It helps you know when you are done with bug fixing. A related reason is repeatability, and efficiency when debugging: the test is easy to run in an automated way to determine whether your fix works.

Here are some more answers we accepted, even though they are really just reasons to write a test at all, and not reasons to write the test before you fix the bug:\
â€¢ Helps to populate test suite with good tests. The test case may reveal other problems also, that would make sense to fix at the same time.\
â€¢ Protects against reversions that reintroduce bug. It happened at least once, and it might happen again.


**Q34**
:maple_leaf: Consider a wrapper whose implementation logs each call that occurs. In no more than 2 sentences each, explain when the wrapper should be considered a decorator (and why), and when that same wrapper should be considered a proxy (and why).\

SAs:\

â€¢ Decorator: A decorator has different functionality but the same interface as the delegate. If the wrapperâ€™s specification requires it to do the logging, then it should be considered a decorator.\
â€¢ Proxy: A proxy has the same functionality and the same interface as the delegate. If the wrapper has a lenient specification that permits but does not require it to perform logging, then it should be considered a proxy.\


**Q35**
:maple_leaf: ) Recall that the interning pattern guarantees that any two objects with the same abstract value are represented by just one concrete object. Answer each part in one sentence.\
(a) Give a usage pattern (or its characteristics) in which the interning pattern uses less memory, compared to not using it, and explain why.\
A: A compiler symbol table, in which most symbols are used multiple times, so eliminating duplication saves memory.\
(b) Give a usage pattern (or its characteristics) in which the interning pattern uses more memory, compared to not using it, and explain why.\
A: A situation in which most objects have different values, so the overhead of the hash table used by the interning implementation outweighs the reduction in memory used by duplicate objects.\
(c) Give a usage pattern (or its characteristics) in which the interning pattern uses less time, compared to not using it, and explain why. Ignore effects that are really due to memory use, such as faster allocation.\
A: Interning makes comparisons complete faster (the equals method always first checks object equality), so if there are many comparisons, the speedup outweighs the time cost of interning, which is a search for an equal object.\
(d) Give a usage pattern (or its characteristics) in which the interning pattern uses more time, compared to not using it, and explain why. Ignore effects that are really due to memory use, such as thrashing.\
A: If few equality checks are performed, then the speedup does not outweigh the time cost of performing interning. The main goal of interning is to save memory, so interning can be worthwhile even if it slows down the program.

**Q36**
:maple_leaf: Explain the difference between a self-call, a synchronous callback, and an asynchronous callback. Give a concrete example of each. Draw a sequence diagram for each, and explicitly mark the self-call or callback in each (one marked call in each).\

![C1](https://user-images.githubusercontent.com/54834769/210238054-6e6303c3-62f3-4d8a-a125-8ac244e647c3.JPG)
![C2](https://user-images.githubusercontent.com/54834769/210238080-7c89c836-a79c-4ad1-827c-c0478c774298.JPG)
![C3](https://user-images.githubusercontent.com/54834769/210238091-33ff7e09-993e-43ef-ba03-6611f8796c3e.JPG)



**Q37**
:maple_leaf: Waterfall modelini aÃ§Ä±klayÄ±nÄ±z.
A: Gereksinim Analizi -> Sistem ve YazÄ±lÄ±m TasarÄ±mÄ± -> GerÃ§ekleme ve Birim Testler -> Entegrasyon ve Sistem Testleri -> Operasyon ve Sistem DevamlÄ±lÄ±ÄŸÄ±\
DeÄŸiÅŸime karÅŸÄ± yavaÅŸ reaksiyon verilir.

**Q38**
:maple_leaf: YazÄ±lÄ±m MÃ¼hendisliÄŸi nedir?
A: YazÄ±lÄ±m geliÅŸtirmenin tÃ¼m yÃ¶nleri ve boyutlarÄ± ile ilgilenen disipline verilen isimdir.

**Q39**
:maple_leaf: Incremantal YazÄ±lÄ±m GeliÅŸtirme nedir?
A: TamamlanmamÄ±ÅŸ versiyonlar arasÄ±nda refactoring vb yÃ¶ntemler ile yazÄ±lÄ±m extarnal (dÄ±ÅŸ) davranÄ±ÅŸÄ±nÄ± deÄŸiÅŸtirmeden iÃ§ yapÄ±sÄ±nda (internal) geliÅŸtirme yapÄ±lÄ±r.

**Q40**
:maple_leaf: YazÄ±lÄ±m uygulama Ã§eÅŸitleri nelerdir? Ã–rnekler ile aÃ§Ä±klayÄ±nÄ±z.
A: Stand-alone applications:These are application systems that run on a local computer, such as a PC. They include all necessary functionality and do not need to be connected to a network.\
Interactive transaction-based applications: Applications that execute on a remote computer and are accessed by users from their own PCs or terminals. These include web applications such as e-commerce applications.\
Embedded control systems: These are software control systems that control and manage hardware devices. Numerically, there are probably more embedded systems than any other type of system.\
Batch processing systems: These are business systems that are designed to process data in large batches. They process large numbers of individual inputs to create corresponding outputs.\
Data collection systems: These are systems that collect data from their environment using a set of sensors and send that data to other systems for processing.


**Q41**
:maple_leaf:

**Q42**
:maple_leaf:

**Q43**
:maple_leaf:

**Q44**
:maple_leaf:

**Q45**
:maple_leaf:

</details>
  
<a href="#top">Back to top</a>

## :dvd: 08 VeritabanÄ± ##

    .
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â””â”€â”€ 

<a href="#top">Back to top</a>

## :factory: 09 Bilgisayar Mimarisi ##

    .
    â”œâ”€â”€ BUS yapÄ±larÄ±
    â”œâ”€â”€ Cache bellek
    â”œâ”€â”€ Komut kÃ¼meleri
    â”œâ”€â”€ Adresleme modlarÄ± ve formatlarÄ±
    â”œâ”€â”€ Register organizasyonu ve pipelining
    â”œâ”€â”€ RISC ve CISC mimarileri
    â”œâ”€â”€ Komut seviyesinde paralellik ve sÃ¼perskalar iÅŸlemciler
    â”œâ”€â”€ Kontrol birimi
    â”œâ”€â”€ Multicore iÅŸlemciler
    â”œâ”€â”€ Ã‡ok iÅŸlemcili sistemler
    â””â”€â”€ GPGPU


```sh
  .
  â”œâ”€ "Introduction to Computer Architecture and Organization"
  â”œâ”€â”€   Define the Von Neumann architecture and explain its main components.
  â”œâ”€â”€   Describe the difference between a computer's hardware and software.
  â”œâ”€â”€   What is the function of the control unit in a computer?
  â”œâ”€ "Computer Performance and Measurement"
  â”œâ”€â”€   Explain how Moore's Law relates to the advancement of computer technology.
  â”œâ”€â”€   Describe the difference between instruction execution time and clock time.
  â”œâ”€â”€   What is the difference between throughput and latency in computer performance?
  â”œâ”€ "Instruction Set Architecture"
  â”œâ”€â”€   What is an instruction set architecture (ISA)?
  â”œâ”€â”€   Explain the difference between CISC and RISC architectures.
  â”œâ”€â”€   Describe the process of instruction decoding.
  â”œâ”€ "Computer Arithmetic and ALU Design"
  â”œâ”€â”€   Explain the concept of fixed-point and floating-point representation of numbers in computer architecture.
  â”œâ”€â”€   Describe the different types of arithmetic and logic operations that can be performed by an ALU.
  â”œâ”€â”€   What is the significance of overflow and underflow in computer arithmetic?
  â”œâ”€ "Memory Hierarchy and Caching"
  â”œâ”€â”€   Explain the concept of a memory hierarchy and the purpose of each level.
  â”œâ”€â”€   Describe the difference between direct-mapped and fully-associative cache.
  â”œâ”€â”€   What is a cache miss and how does it affect computer performance?
  â”œâ”€ "Processor Design and Microarchitecture"
  â”œâ”€â”€   Explain the concept of pipelining in computer processors.
  â”œâ”€â”€   Describe the difference between a scalar and a superscalar processor.
  â”œâ”€â”€   What is the purpose of a branch predictor in a processor?
  â”œâ”€ "Parallelism and Multiprocessing"
  â”œâ”€â”€   Explain the concept of parallelism in computer architecture.
  â”œâ”€â”€   Describe the different types of parallelism (e.g. data parallelism, task parallelism).
  â”œâ”€â”€   What is the difference between symmetric multiprocessing (SMP) and asymmetric multiprocessing (AMP)?
  â”œâ”€ "Storage Systems and I/O"
  â”œâ”€â”€   Explain the concept of storage hierarchy and the purpose of each level.
  â”œâ”€â”€   Describe the difference between magnetic and solid-state storage.
  â”œâ”€â”€   What is the purpose of I/O devices in a computer system?
  â”œâ”€ "Advanced Topics in Computer Architecture"
  â”œâ”€â”€   Explain the concept of virtual memory and how it works.
  â”œâ”€â”€   Describe the difference between a normal memory access and a memory-mapped I/O access.
  â”œâ”€â”€   What is the purpose of a GPU in a computer system?
  â”œâ”€ "Computer Architecture Exam Review and Best Practices"
  â”œâ”€â”€   Explain the best practices for studying and preparing for an exam in computer architecture.
  â”œâ”€â”€   Describe the importance of understanding the concepts and principles of computer architecture.
  â””â”€â”€   What are the most common mistakes made during an exam in computer architecture and how to avoid them?
```

<details> 
<summary> Ã‡Ä±kmÄ±ÅŸ Sorular </summary>
  
**Q1**
:ferris_wheel: Does pipelining improve the latency of individual instructions? Explain.
ANS: Pipelining does NOT improve the latency of individual instructions. However, it improves the throughput. 

**Q2**
:ferris_wheel: What causes control hazards in a pipelined datapath and how control hazards can be eliminated?
ANS: Control hazards are caused by jump and branch instructions that are delayed in a pipelined datapath. They can be eliminated by converting the next (one or two) instructions that appear after a jump or a taken branch into NOPs.
 
**Q3**
:ferris_wheel: Explain the difference between static RAM and dynamic RAM
ANS: Static RAM: Cell is made out of 6 transistors and does not require refreshing.

Dynamic RAM: Cell is made out of 1 transistor and 1 capacitor, requires refreshing, but denser (cheaper) than SRAM.

**Q4**
:ferris_wheel: Is it possible to use only one memory for both instructions and data in the single-cycle datapath? Explain why or why not. Is it possible to use only one memory for both instructions and data in a multi-cycle datapath? Explain.
ANS: In a single-cycle datapath, a load instruction must be fetched and must read data during the same cycle. Using only one memory is NOT possible to fetch the instruction and load the data during the same cycle.  In a multi-cycle datapath, using only one memory IS possible because fetching the instruction and loading the data can occur in two different cycles.

**Q5**
:ferris_wheel: Why do we need cache memory, and why do we have two separate cache memories (I-cache and D-cache) in a pipelined processor? 
ANS: We need cache memory to reduce memory latency. Two separate caches (I-cache and D-cache) are needed to access both of them during the same cycle by two different instructions.

**Q6**
:ferris_wheel: Explain the concepts of temporal locality and spatial locality of reference in cache memory.
ANS: Temporal Locality: if a program references an instruction (or data) at a given address then it might reference the same address again in the future.\
Spatial Locality: if a program references an instruction (or data) at a given address then it might reference the next address in the memory. 

**Q7**
:ferris_wheel: What needs to be stored inside a cache for block identification? How does a cache know whether there is a cache hit or miss? 
ANS: A cache stores tags for block identification.\
The tag stored in the cache is compared against the tag in the memory address to determine whether there is a cache hit or miss.

**Q8**
:ferris_wheel: Suppose a 4-way set-associative cache has a capacity of 32 KiB (1 KiB = 1024 bytes) and each block consists of 64 Bytes. What is the total number of blocks in the cache? What is the number of sets?
ANS: Total number of blocks = 32 x 1024 / 64 = 512 blocks\
Number of sets = 512 / 4 = 128 sets 

**Q9**
:ferris_wheel: Explain the difference between a write-through and a write-back cache.
ANS: Write-through cache: every write to the cache is written to the lower-level
memory.\
Write-back cache: the write is done in the cache only. A modified bit is needed to indicate whether a block has been modified. Modified blocks are written back to
memory when replaced.

**Q10**
:ferris_wheel:
  
![SC_processor](https://user-images.githubusercontent.com/54834769/212698477-b0da6e53-5415-45ad-8732-23dedd00192a.JPG)

ANS:
  
![SC_processor_sol](https://user-images.githubusercontent.com/54834769/212698533-c5d4d59d-9a2e-4561-8a32-ac8a13222087.JPG)


**Q11**
:ferris_wheel:
  
![Performans_processor](https://user-images.githubusercontent.com/54834769/212698812-16dad7e3-2825-4696-bff3-768c03a2898b.JPG)


**Q12**
:ferris_wheel:
  
![pipeline1](https://user-images.githubusercontent.com/54834769/212698969-13aceb5a-2f3b-45c1-91d4-d047a3518ed2.JPG)

**Q13**
:ferris_wheel:
  
![pipeline2](https://user-images.githubusercontent.com/54834769/212699109-6ac2c380-8181-4777-a027-cd0778649cca.JPG) 


**Q14**
:ferris_wheel:
  
![cpu_design](https://user-images.githubusercontent.com/54834769/212699476-3d063d76-e6b2-40a6-9ce0-2e8d3bfef248.JPG)


**Q15**
:ferris_wheel:
  
![cpu_design2](https://user-images.githubusercontent.com/54834769/212699682-b315aef5-9584-444a-9ea1-10b895557029.JPG)


**Q16**
:ferris_wheel:
  
![cpu_design3](https://user-images.githubusercontent.com/54834769/212699904-b141d059-b512-4957-bff6-6ed0ee733481.JPG)

  
**Q17**
:ferris_wheel:
  
![cpu_design4](https://user-images.githubusercontent.com/54834769/212699943-3b65bb69-dddf-410f-8b07-1293c2b36c21.JPG)


**Q18**
:ferris_wheel:
  
![cache_memory](https://user-images.githubusercontent.com/54834769/212700231-e64bf31b-21e3-4dbc-b459-103c77c6c3a5.JPG)

**Q19**
:ferris_wheel:
  
![cache_perf](https://user-images.githubusercontent.com/54834769/212700266-99d4cfbd-32ac-4ec7-8613-8f47e6cf5f71.JPG)


  
**Q20**
:ferris_wheel: 
  
  ![Cache_organization](https://user-images.githubusercontent.com/54834769/213187048-db16767b-3b23-4408-bcbb-7d7338094b5f.JPG)

  
**Q21**
:ferris_wheel: Assume:
- A processor has a direct mapped cache
- Data words are 8 bits long (i.e. 1 byte)
- Data addresses are to the word
- A physical address is 20 bits long
- The tag is 11 bits
- Each block holds 16 bytes of data
How many blocks are in this cache?

  ANS:
  Given that the physical address is 20 bits long, and the tag is 11 bits, there are 9 bits left over for the index and offset
We can determine the number of bits of offset as the problem states that:
- Data is word addressable and words are 8 bits long
- Each block holds 16 bytes
As there are 8 bits / byte, each block holds 16 words, thus 4 bits of offset are needed.
This means that there are 5 bits left for the index. Thus, there are 2^5 or 32 blocks in the cache.

**Q22**
:ferris_wheel:
  
  ![Cache_organization#2](https://user-images.githubusercontent.com/54834769/213187342-d1d39996-822b-4b9b-9d00-b25db2e6dc9d.JPG)
  
  
**Q23**
:ferris_wheel: If a virtual-to-physical address translation takes ~100 clock cycles, what is the most likely reason for this particular latency? Your answer must fit in the box below.\
Solution:
- There was a TLB miss requiring a main memory access to read the page table
- The page table entry was valid and no page fault was incurred.

**Q24**
:ferris_wheel:
  
  ![amhdals_formula](https://user-images.githubusercontent.com/54834769/213188291-ef133315-7689-4e48-a3f3-f88944593321.JPG)

  
  **Q25**
:ferris_wheel: Bu soruda geÃ§en terimlerin aÃ§Ä±klamalarÄ±nÄ± yazÄ±nÄ±z.
  
  ![MSI_MESI_protokols](https://user-images.githubusercontent.com/54834769/213188786-53883708-c530-49a5-9d0a-c36f6834fb56.JPG)

  
  **Q26** 
:ferris_wheel: When would a compiler be able to use the lwu instruction to increase the speed of a program?

  ANS: When adjacent memory locations or array elements are accessed in a loop, we can perform both the memory access and address update to access the next element in one instruction. The original MIPS will require 2.
  
  
  **Q27**
:ferris_wheel: Why do RISC architectures use fixed-width instructions?

  ANS: To make instructions easy to decode and the implementation simpler. Variable-width instructions save memory, but require that the hardware handle instructions of varying width.
  
  
  **Q28**
:ferris_wheel: What are the steps required to add two floating point numbers?

ANS: 
1. Shift one number to make the exponents equal.
2. Perform the addition
3. Round the result
4. Normalize the result and adjust the exponent
  
  **Q29**
:ferris_wheel: What is the motivation for out-of-order execution in dynamic pipelining?
ANS: Out-of order execution allows the execution of instructions to start execution even though earlier instruction have stalled, which increases performance.
  
  
  **Q30**
:ferris_wheel: When does a page fault occur?
ANS:  When a processor with virtual memory attempts to access instructions or data that are not currently stored in the main memory but instead stored on disk.
  
  
  **Q31**
:ferris_wheel:
  
![block_design#1](https://user-images.githubusercontent.com/54834769/213191650-299ac156-95aa-4a66-b862-191770ad9254.JPG)
 
  *Ãœstteki sorunun baÅŸÄ±dÄ±r.*
  
 ![block_design#2](https://user-images.githubusercontent.com/54834769/213191815-d6e4c063-9473-47d7-8c68-ffea943182e7.JPG)

![block_design#3](https://user-images.githubusercontent.com/54834769/213192014-3cc60e5d-934a-4f73-b237-afc207fabdd8.JPG)
 
  
  **Q32**
:ferris_wheel: What does Amdahlâ€™s Law state? (In words, not a formula.)
ANS: The speedup is limited by the portion of the application you are accelerating
  
  
  **Q33**
:ferris_wheel: A program spends 75% of its time doing multiply instructions. If the multiplier is sped up by 3x,
how much faster does the application run? (Report your answer as â€œthe program is X times faster.â€)

  ANS: The program is 2x faster. (75% of the time is 3x faster, so that 75% now takes up 1/3 of that time, or only 25% of the original execution time. We have effectively eliminated 50% of the total execution time so the program is 2x faster.)
  
  
  **Q34**
:ferris_wheel: What is the limit on the maximum speedup if the multiplier in question 1b was infinitely fast? (Report your answer as â€œthe program would be X times faster.â€)

  ANS: The program would be 4x faster. (If the 75% of the time goes infinitely fast it will take 0 time, so the total program execution time will be reduced to 25% of what it originally was, or 4x faster.)
  
  
  **Q35**
:ferris_wheel: a) How do you do subtraction with twoâ€™s complement? (In words, not a formula.)
ANS: Using a regular adder, you invert the number to be subtracted and add one. (Set the carry in to true.)
  
  
  **Q36**
:ferris_wheel: For a 4-bit twoâ€™s complement number, show how to represent the following operations and their results. If you cannot, explain why. 
  
  b) 4-7
  
  ANS:
  4-7 = 4+-7 = 0100+1001 = 1101 = -3
 
  c) 11-3
  
  Cannot do this because 11 can not be represented in a 4-bit twoâ€™s complement number. The range is -8 to 7.
  
  **Q37**
:ferris_wheel:

  
  ![pipeline_depth](https://user-images.githubusercontent.com/54834769/213199466-65070fef-2280-45e2-bbb2-fe1ee79801d0.JPG)

  
  
  
  **Q38**
:ferris_wheel:
  
  
  ![CPI](https://user-images.githubusercontent.com/54834769/213200158-1139cf68-2f7c-4774-99ff-f727ac120c9b.JPG)
  
  
  **Q39**
:ferris_wheel:

  
  ![pipelining](https://user-images.githubusercontent.com/54834769/213200609-8b821b44-d06c-4ea2-9ae0-d4a9d68bf176.JPG)

  
  **Q40**
:ferris_wheel: The largest value that a 60-bit unsigned binary integer can represent is (260 -1). 
ANS: (True)
  
  
    **Q42**
:ferris_wheel: If a computer uses signed-2's complement representation and 8 bit registers, what range of integers can this computer represent?

  ANS: -128 to 127
  
  
    **Q43**
:ferris_wheel: â€œ5 4 3 + Ã— 2 Ã— 6 â€“â€ is the reverse polish (postfix) notation of which of the following expressions
ANS: 5 Ã— (4 + 3) Ã— 2 â€“ 6 
  
  
    **Q44**
:ferris_wheel: What is the overall speedup of a system that spends 65% of its time on I/O with a disk upgrade that provides for 50% greater throughput?
ANS: 28%
  
  
    **Q45**
:ferris_wheel: In the von Neumann model, explain the purpose of the processing unit and the program counter. 

  ANS: The processing unit performs all of the arithmetic and logic functions. The program counter is responsible for keeping track of the next instruction to fetch. 
  
  
    **Q46**
:ferris_wheel: 
  What are the maximum and minimum values that can be represented using 6 bits and
  
  i. 2â€™s complement representation and  
  
  ii. signed magnitude representations. 
  
ANS: i. Max: 31,  Min: -32
  
   ii. Max: 31, Min: 31
  
  
    **Q47**
:ferris_wheel:  Given the function: F(x,y,z)= xy'z + x'y'z + xyz, simplify the expression using Boolean algebra and identities and draw the logic diagram for the simplified expression.

  ANS: 
  
  ![expression#1](https://user-images.githubusercontent.com/54834769/213206329-9f0754be-c5af-4d5b-a55f-00cec544ab2a.JPG)

  
    **Q48**
:ferris_wheel: 
  
  ![expression#1](https://user-images.githubusercontent.com/54834769/213206755-17dcbaba-3780-4cc8-b052-10cfe087745e.JPG)

ANS: 
  
  ![expression#1_sol](https://user-images.githubusercontent.com/54834769/213206789-f043546f-0ded-4f10-b2cd-7e786573fabf.JPG)

 

    **Q49**
:ferris_wheel: 
  
   ![bit_questionJPG](https://user-images.githubusercontent.com/54834769/213206935-ba40b112-3721-497b-97a3-5e3b7aab0f3f.JPG)

  
  
    **Q50**
:ferris_wheel: 
  
  ![Multix_](https://user-images.githubusercontent.com/54834769/213207473-12c5b48e-aba3-4ebf-8c75-5f8184ca3883.JPG)
  
  
    **Q51**
:ferris_wheel:
  
  ![question](https://user-images.githubusercontent.com/54834769/213208308-f5052653-a96f-4565-be8e-67bf5a03cd92.JPG)

  
    **Q52**
:ferris_wheel: What is the difference between a decoder and a multiplexor? Explain with example and their block diagrams.
  
  
  ![decoder](https://user-images.githubusercontent.com/54834769/213208825-06d3e5fa-38f8-456a-8194-a391cbfe6935.JPG)


  A multiplexer is a device which allows one of a number of inputs to be routed to a single output. Here is a 4-1 multiplexer.
  
  ![mux](https://user-images.githubusercontent.com/54834769/213208879-307471b2-8c9a-4ff6-8bd2-7791d1583e08.JPG)

    
    **Q53**
:ferris_wheel: Name two RISC and two CISC processors. What are the main characteristics of RISC processors?
  
ANS: 
  
  
    **Q54**
:ferris_wheel:  Define (i) superscalar and (ii) super-pipeline concepts. Derive the equation for ideal speedup for a superscalar super-pipelined processor compared to a sequential processor. Assume N instructions, k-stage scalar base pipeline, superscalar degree of m, and superpipeline degree of n.
ANS: 
  
  
  
    **Q55**
  :ferris_wheel: 
  
a) What is the difference between computer architecture and computer organization?
  
b) What are the two locality principles observed with respect to user programs? How are these principles exploited in computer design?
  
c) What is virtual memory? Explain the need for virtual memory.
  
d) What are the main differences between a multi-processor system and a multi-computer system?
  
e) In a shared memory system, explain two schemes to maintain cache-coherence.
  
  
  **Q56**
  :ferris_wheel:
  
  ![CPI#2](https://user-images.githubusercontent.com/54834769/213210259-c66c093b-15a7-40f1-b28c-956751a55d62.JPG)

  
  **Q57**
  :ferris_wheel: 8. RISC CPU Design:
Design a (very) simple CPU for an instruction set that contains only the following four instructions: lw (load word), sw (store word), add, and jump (unconditional branch). Assume that the instruction formats are similar to the MIPS architecture. If you assume a different format, state the instruction formats. Show all the components, all the links, and all the control signals in the datapath. You must show only the minimal hardware required to implement these four instructions. For each instruction show the steps involved and the values of the control signals for a single cycle implementation. 
  
  
  
  
  **Q58**
  :ferris_wheel: 
  
  **Q59**
  :ferris_wheel: 
  
  
  **Q60**
  :ferris_wheel: 
  
  
  **Q61**
  :ferris_wheel: 
  
  
  
</details>

<a href="#top">Back to top</a>

## :sparkles: 10 Yapay Zeka ##

    .
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â”œâ”€â”€ 
    â””â”€â”€ 

<a href="#top">Back to top</a>


## :memo: Lisans ##

This project is under license from MIT. For more details, see the [LICENSE](LICENSE) file.


Made with :heart: by <a href="https://github.com/otahsinb" target="_blank">otahsinb</a>

&#xa0;

<a href="#top">Back to top</a>
