<!Doctype html>
<html>
<head>
<title>T1 304(2015) CS</title>
<style>
body
{
	box-shadow: 
}
p
{
	text-align: center;
	margin-top: -10px;
}
#left,.left
{
	float: left;
}
#right,.right
{
	float: right;
}
hr
{
	width: 100%;
	height: 1px;
	color: black;
	background-color: black;
	font-weight: bold;
}

ol
{
	float: left;
	margin-left: -30px;
	font-size: 13px;
	
}
.left1,#left1
{
	clear: both;
	float: left;
}
.right1

{
	list-style-type: none;
	clear: both;
	float: right;
	margin-top: -28%;


}
#ma,.ma
{
	margin-left: -10px;
}
#matop
{
	margin-top: -10px;
}
#table
{
	width: 100%;
	float: right;
}
td
{
	width: 50%;
}
#line
{
	text-decoration: underline;
	height: 2px;

}
#ta td,th
{
	width: 25%;
}


</style>
</head>
<body>
	<div>

<p>
Department of Advanced Science and Technology
</p>
<p>University of Computer Studies</p>
<p>B.C.Sc/B.C.Tech. ( Third Year)</p>
<p>Computer Organization </p>
<p>Mid Tearm Examination</p>
<p>English</p>
<p>March, 2017</p>
<p>Zone III</p>

<p id="left">Answer ALL Questions</p>
<p id="right">Time allowed 3hours.</p>

<hr>
<div>
<ol>
	<li>
		<ol type="a">
			<li>State whether the following statements are TRUE of FALSE.<span id="right">(5 marks)</span>
			</li>
			<ol type="i">
				<li>Sychronous buses are driven by a master clock.</li>
				<li>Memory is used for storing both instructions to be executed and data.</li>
				<li>Immediate addressing is a technique for specifying global variables.</li>
				<li>The digital logic level, the interesting objects are called gate.</li>
				<li>User mode is intended to run application program and does not permit certain sensitive instructions to be executed.</li>
			</ol><br><br>
			<li>Choose the correct or the best alternative in the followings:<span id="right">(5 marks)</span></li>
			<ol type="i">
				<li>What characteristic of RAM memory makes which is not suitable for permanent?<br>
					A. too slow &nbsp;B. unreliable &nbsp;C.it is volatile &nbsp;D.too bulky
				</li>
				<li>_____ used to hold the current microinstruction, whose bits drive the control signals that operate the data path.
					<br>
					A.MIR &nbsp;B.MPC &nbsp;C.MAR &nbsp;D.MBR

				</li>
				<li>The _____ level is below the ISA level in a six level computer.<br>
					A.operation system level &nbsp;B.assembly language &nbsp;C.digital logic level &nbsp;D.micro architecture level
				</li>
				<li>The circuit used to store one bit of data is known as ______.<br>
					A.register &nbsp;B.encoder &nbsp;C.decoder &nbsp;D.flip flop
				</li>
				<li>In the Mic_1, the size of the control store is_____.
					A.512 bit &nbsp;B.36 bit &nbsp;C.18k bit &nbsp;D.none of these
				</li>
			</ol>
			<li>
				Match each of items in List-1 with the appropriate answer in List2.<span id="right">
				(5 marks)</span>
			</li>
			<ol id="table">
			<table>
				<tr>
					<td>List-1</td>
					<td>List-2</td>
				</tr>
				<tr>
					<td>(i) Immediate Addressing</td>
					<td>A. Global variables</td>

				</tr>
				<tr>
					<td>(ii) Direct Addressing</td>
					<td>B. Pointers</td>
				</tr>
				<tr>
					<td>(iii) Register Addressing</td>
					<td>C. Constants</td>
				</tr>
				<tr>
					<td>(iv) Register Indirec Addressing</td>
					<td>D. Array Implementation</td>
				</tr>
				<tr>
					<td>(v) Index Addressing</td>
					<td>E. The only time this addressing is not used when the operand is moving from/to memory to/form a register</td>
				</tr>
			</table>
			</ol>

		</ol>
	</li>
	<li>
		Define <b id="line">Any FOUR</b> of the followings:
		<span id="right">(8 marks)</span>
		<ol type="i">
			<li>Synchronous bus</li>
			<li>Data path</li>
			<li>Interrupt vectors</li>
			<li>Kernel mode</li>
			<li>Addressing</li>
		</ol>
	</li><br><br><br><br><br>
		<li>Describe the differences for <b id="line">Any THREE</b> of the following:
			<span id="right">(12 marks)</span>
			<ol type="i">
				<li>translation and interpretation</li>
				<li>master and slave buses</li>
				<li>Micro instruction Controls: Mic-2 and Mic-3</li>
				<li>MAR and PC</li>
			</ol>
		</li><br><br><br><br>
		<li>
			<ol type="a">
				<li>List and briefly explain about the CPU control pins? <span id="right">(4 marks)
				</span></li>
				<li>IN the data path, how do A,B and C buses works?<span id="right">(4 marks)</span></li>
			</ol>
		</li><br><br><br>
		<li>
			<ol type="a">
				<li>Draw a logic diagram for 4 x 3 memory organization.<span id="right">(8 marks)</span></li>
				<li>Draw a circuit diagram for the new 1bit ALU to compute any one of tour functions-namely A AND B, A OR B, A NOR B and A + B depending on whether the functions-select input lines.<span id='right'>(8 marks)</span>
				</li>
				<li>How to organize the 4M-bits memory chips by using n x n matrices method?
					<span id="right">(5 marks)</span></li>
				<li>Consider the timing of a synchronous bus. We will use the 100 MHz clock. It takes 1 nsec for a signal to change. Reading a word from memoty takes 15 nsec from the time adress appers until it must produce the data. The address output delay is 4 nsec. How this synchronous bus works and how cuch the data setup time?<span id="right">(4 marks)</span>
				</li>

			</ol>
		</li><br><br><br><br><br><br><br><br><br><br><br><br>
		<br>
	<li>
		<ol type="a">
			<li>Write the detail of MIR to represent the following IJVM instructions:<span id="right">(8 marks)</span>
				<table id="table1"  border="1" cellspacing="1px"  align="center">
					<tr>
						<td><b>Label</b></td>
						<td><b>Operations</b></td>
					</tr>
					<tr>
						<td>
							wide_istore1
							<br>
							wide_istore2<br>
							wide_istore3<br>
							wide_istore4
						</td>
						<td>
							<br>PC = PC + 1; fetch<br>
							H = MBRU <b> << </b>8 <br>
							H= MBRU OR H<br>
							MAR = LV + H; goto istore3
						</td>
					</tr>
					<tr>
						<td>
							ifeq1<br>
							ifeq2<br>
							ifeq3<br>
							ifeq4<br>

						</td>
						<td>
							<br>
							MAR = SP = SP - 1;red<br>
							OPC = TOS<br>
							TOS = MDR <br>
							Z = OPC; if (Z) goto T; else goto F
						</td>
					</tr>
				</table>

			</li>
			<li>Convert the following "Fibonacci Series" java code to IJVM instructions if the IJVM instruction set is added new Mnemonic (IMUL) for multiplication.<span id="right">(4 marks)</span>
				<br> 
				f=0; s=1; c=1;<br>
				while(c <b><=</b> 10)<br>
				{
				t <b>=</b> f+s;<br>
				f=s;<br>
				s=t;<br>
				c++;<br>
                }

			</li>
			<li>How long does a 2.5-GHz Mic-2 take to execute the following Java Statement<br><br>
				<p>a <b>=</b> b+ c;</p>
				Give your answer in nanoseconds.
				<span id="right">(4 marks)
			</span>
			</li>
		</ol>
	</li><br><br><br><br><br><br><br><br><br><br><br><br><br>
	<br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br>

	<li>
		<ol type="a">
			<li>Comparee 0-, 1-, 2-, and 3- address machine by writing programs to compute<br><br>
				<p>X <b>=</b> (A-B-C)* (C/D) -E</p>
				for each of the four machines. The instructions available for use are as follows:
				<span id="right">(12 marks)</span>
				<table  id="ta">
					<tr>
						<th>0- Address</th>
						<th>1- Address</th>
						<th>2- Address</th>
						<th>3- Address</th>
					</tr>
					<tr>
						<td>PUSH M</td>
						<td>LOAD M</td>
						<td>MOV (X=Y)</td>
						<td>MOV (X=Y)</td>
					</tr>
					<tr>
						<td>POP M</td>
						<td>STORE M</td>
						<td>ADD (X=X+Y)</td>
						<td>ADD (X=X+Z)</td>
					</tr>
					<tr>
						<td>ADD</td>
						<td>ADD M</td>
						<td>SUB (X=X-Y)</td>
						<td>SUB (X=X-Z)</td>
					</tr>
					<tr>
						<td>SUB</td>
						<td>SUB M</td>
						<td>MUL (X=X*Y)</td>
						<td>MUL (X=X*Z)</td>
					</tr>
					<tr>
						<td>MUL</td>
						<td>MUL M</td>
						<td>DIV (X=X/Y)</td>
						<td>DIV (X=X/Z)</td>
					</tr>

				</table>
				M is a16 bits memory address and X,Y,Z are either 16 bit addresses or 4 bt register. With 8-bit opcodes, and instruction lengths that are multiples of 4 bits, how many bits does each machine need to compute X?
             </li>
			<li>
				Convert the following formulas from infix to reverse Polish notation.<span id="right">
				(4 marks)</span>
				<ol type="i">
					<li>W* (X+Y-Z)</li>
					<li>(A+B)/(((C-D*E)/F)+G)*H</li>
					<li>W*X + W*(U*V+Z)</li>
					<li>(A-B*C)* (C+D))/E</li>
				</ol>
			</li>
		</ol>
	</li>	
	
</ol>
</div>
<p>************END**********</p>
</body>
</html>
