// Seed: 4202072913
module module_0 ();
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output logic id_3,
    input  tri0  id_4#(.id_10(-1)),
    output wor   id_5,
    input  wand  id_6,
    input  tri1  id_7,
    output wor   id_8
);
  initial
    @(id_2)
      if (~-1) begin : LABEL_0
        id_10 <= 1;
      end
  module_0 modCall_1 ();
  always id_3 <= id_10;
endmodule
module module_2 #(
    parameter id_2 = 32'd64,
    parameter id_3 = 32'd83,
    parameter id_4 = 32'd39,
    parameter id_9 = 32'd64
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5[id_2 : id_9],
    id_6[id_3 : id_4],
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire _id_9;
  input wire id_8;
  output wire id_7;
  input logic [7:0] id_6;
  input logic [7:0] id_5;
  inout wire _id_4;
  output wire _id_3;
  module_0 modCall_1 ();
  inout wire _id_2;
  inout wire id_1;
  wire id_12;
endmodule
