# system info NIOS_UART on 2024.01.21.18:07:48
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1705878456
#
#
# Files generated for NIOS_UART on 2024.01.21.18:07:48
files:
filepath,kind,attributes,module,is_top
simulation/NIOS_UART.v,VERILOG,,NIOS_UART,true
simulation/submodules/NIOS_UART_nios2_gen2_0.v,VERILOG,,NIOS_UART_nios2_gen2_0,false
simulation/submodules/NIOS_UART_on_chip_mem.v,VERILOG,,NIOS_UART_on_chip_mem,false
simulation/submodules/NIOS_UART_uart_0.v,VERILOG,,NIOS_UART_uart_0,false
simulation/submodules/NIOS_UART_mm_interconnect_0.v,VERILOG,,NIOS_UART_mm_interconnect_0,false
simulation/submodules/NIOS_UART_irq_mapper.sv,SYSTEM_VERILOG,,NIOS_UART_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc,SDC,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu.v,VERILOG,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v,VERILOG,,NIOS_UART_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/NIOS_UART_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_router,false
simulation/submodules/NIOS_UART_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_router_001,false
simulation/submodules/NIOS_UART_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_router_002,false
simulation/submodules/NIOS_UART_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_router_003,false
simulation/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_cmd_demux,false
simulation/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_cmd_mux,false
simulation/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_rsp_mux,false
simulation/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,NIOS_UART_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
NIOS_UART.nios2_gen2_0,NIOS_UART_nios2_gen2_0
NIOS_UART.nios2_gen2_0.cpu,NIOS_UART_nios2_gen2_0_cpu
NIOS_UART.on_chip_mem,NIOS_UART_on_chip_mem
NIOS_UART.uart_0,NIOS_UART_uart_0
NIOS_UART.mm_interconnect_0,NIOS_UART_mm_interconnect_0
NIOS_UART.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
NIOS_UART.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
NIOS_UART.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
NIOS_UART.mm_interconnect_0.uart_0_s1_translator,altera_merlin_slave_translator
NIOS_UART.mm_interconnect_0.on_chip_mem_s1_translator,altera_merlin_slave_translator
NIOS_UART.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
NIOS_UART.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
NIOS_UART.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
NIOS_UART.mm_interconnect_0.uart_0_s1_agent,altera_merlin_slave_agent
NIOS_UART.mm_interconnect_0.on_chip_mem_s1_agent,altera_merlin_slave_agent
NIOS_UART.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS_UART.mm_interconnect_0.uart_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS_UART.mm_interconnect_0.on_chip_mem_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS_UART.mm_interconnect_0.router,NIOS_UART_mm_interconnect_0_router
NIOS_UART.mm_interconnect_0.router_001,NIOS_UART_mm_interconnect_0_router_001
NIOS_UART.mm_interconnect_0.router_002,NIOS_UART_mm_interconnect_0_router_002
NIOS_UART.mm_interconnect_0.router_004,NIOS_UART_mm_interconnect_0_router_002
NIOS_UART.mm_interconnect_0.router_003,NIOS_UART_mm_interconnect_0_router_003
NIOS_UART.mm_interconnect_0.cmd_demux,NIOS_UART_mm_interconnect_0_cmd_demux
NIOS_UART.mm_interconnect_0.cmd_demux_001,NIOS_UART_mm_interconnect_0_cmd_demux_001
NIOS_UART.mm_interconnect_0.rsp_demux,NIOS_UART_mm_interconnect_0_cmd_demux_001
NIOS_UART.mm_interconnect_0.rsp_demux_002,NIOS_UART_mm_interconnect_0_cmd_demux_001
NIOS_UART.mm_interconnect_0.cmd_mux,NIOS_UART_mm_interconnect_0_cmd_mux
NIOS_UART.mm_interconnect_0.cmd_mux_002,NIOS_UART_mm_interconnect_0_cmd_mux
NIOS_UART.mm_interconnect_0.cmd_mux_001,NIOS_UART_mm_interconnect_0_cmd_mux_001
NIOS_UART.mm_interconnect_0.rsp_demux_001,NIOS_UART_mm_interconnect_0_rsp_demux_001
NIOS_UART.mm_interconnect_0.rsp_mux,NIOS_UART_mm_interconnect_0_rsp_mux
NIOS_UART.mm_interconnect_0.rsp_mux_001,NIOS_UART_mm_interconnect_0_rsp_mux_001
NIOS_UART.mm_interconnect_0.avalon_st_adapter,NIOS_UART_mm_interconnect_0_avalon_st_adapter
NIOS_UART.mm_interconnect_0.avalon_st_adapter.error_adapter_0,NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS_UART.mm_interconnect_0.avalon_st_adapter_001,NIOS_UART_mm_interconnect_0_avalon_st_adapter
NIOS_UART.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS_UART.mm_interconnect_0.avalon_st_adapter_002,NIOS_UART_mm_interconnect_0_avalon_st_adapter
NIOS_UART.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS_UART.irq_mapper,NIOS_UART_irq_mapper
NIOS_UART.rst_controller,altera_reset_controller
NIOS_UART.rst_controller_001,altera_reset_controller
