{"vcs1":{"timestamp_begin":1682297677.824916151, "rt":1.33, "ut":0.29, "st":0.23}}
{"vcselab":{"timestamp_begin":1682297679.240476521, "rt":1.30, "ut":0.33, "st":0.14}}
{"link":{"timestamp_begin":1682297680.602061431, "rt":0.83, "ut":0.11, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682297677.322387604}
{"VCS_COMP_START_TIME": 1682297677.322387604}
{"VCS_COMP_END_TIME": 1682297891.751795487}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222564}}
