<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../hodo_dc_v1/hodo_dc_v1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../hodo_dc_v1/cores/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BMD_DC_TOP_V2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BMD_DC_TOP_V2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BMD_DC_TOP_V2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BMD_DC_TOP_V2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BMD_DC_TOP_V2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BMD_DC_TOP_V2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BMD_DC_TOP_V2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BMD_DC_TOP_V2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BMD_DC_TOP_V2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BMD_DC_TOP_V2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BMD_DC_TOP_V2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BMD_DC_TOP_V2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BMD_DC_TOP_V2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BMD_DC_TOP_V2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BMD_DC_TOP_V2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BMD_DC_TOP_V2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BMD_DC_TOP_V2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="BMD_DC_TOP_V2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BMD_DC_TOP_V2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BMD_DC_TOP_V2.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="BMD_DC_TOP_V2_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="BMD_DC_TOP_V2_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BMD_DC_TOP_V2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BMD_DC_TOP_V2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BMD_DC_TOP_V2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BMD_DC_TOP_V2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BMD_DC_TOP_V2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BMD_DC_TOP_V2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="BMD_DC_TOP_V2_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BMD_DC_TOP_V2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BMD_DC_TOP_V2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BMD_DC_TOP_V2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BMD_DC_TOP_V2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BMD_DC_TOP_V2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BMD_DC_TOP_V2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BMD_DC_TOP_V2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BMD_DC_TOP_V2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BMD_DC_TOP_V2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TX_ReadoutControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bmd_dc_top_v2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bmd_dc_top_v2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bmd_dc_top_v2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/BMD_DC_TOP_V2_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/BMD_DC_TOP_V2_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1530656172" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1530656172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538602397" xil_pn:in_ck="-1608995562928075555" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1538602397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../source/BMD_DC_TOP_V1.vhd"/>
      <outfile xil_pn:name="../source/BMD_TRIG_LOGIC.vhd"/>
      <outfile xil_pn:name="../source/BMD_definitions.vhd"/>
      <outfile xil_pn:name="../source/DC_COMM_PARSER.vhd"/>
      <outfile xil_pn:name="../source/RX_ADDR_CHECK.vhd"/>
      <outfile xil_pn:name="../source/TARGETX_DAC_CONTROL.vhd"/>
      <outfile xil_pn:name="../source/TARX_Trig_encode.vhd"/>
      <outfile xil_pn:name="../source/TX_DATA_SENDER.vhd"/>
      <outfile xil_pn:name="../source/TX_ReadoutControl.vhd"/>
      <outfile xil_pn:name="../source/edge_to_pulse_converter.vhd"/>
      <outfile xil_pn:name="../source/mppc_bias_dac_AD5672R.vhd"/>
      <outfile xil_pn:name="../source/mppc_dac_calb.vhd"/>
      <outfile xil_pn:name="../source/tb_hodo_top1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1533241210" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1785121451515804052" xil_pn:start_ts="1533241210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533241210" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1475612760639091434" xil_pn:start_ts="1533241210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538602397" xil_pn:in_ck="8976631148869243076" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8965728199918330178" xil_pn:start_ts="1538602397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/BMD_DC_CLK_GEN.vhd"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/CMD_FIFO_w1r8.ngc"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/CMD_FIFO_w1r8.vhd"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/CMD_FIFO_w8r32.ngc"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/CMD_FIFO_w8r32.vhd"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/waveform_fifo_wr32_rd32.ngc"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/waveform_fifo_wr32_rd32.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1533241210" xil_pn:in_ck="-2630990150488530461" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1533241210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1533241219" xil_pn:in_ck="6088281242758285375" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8890966364577244488" xil_pn:start_ts="1533241210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1533241368" xil_pn:in_ck="-3129572386482706742" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-561313158718516411" xil_pn:start_ts="1533241368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1533188705" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1533188705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533188705" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="684512449079711219" xil_pn:start_ts="1533188705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536880529" xil_pn:in_ck="8976631148869243076" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8965728199918330178" xil_pn:start_ts="1536880528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/BMD_DC_CLK_GEN.vhd"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/CMD_FIFO_w1r8.ngc"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/CMD_FIFO_w1r8.vhd"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/CMD_FIFO_w8r32.ngc"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/CMD_FIFO_w8r32.vhd"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/waveform_fifo_wr32_rd32.ngc"/>
      <outfile xil_pn:name="../hodo_dc_v1/cores/waveform_fifo_wr32_rd32.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1533188705" xil_pn:in_ck="-666731123197278577" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1533188705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533188705" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3940838068887655605" xil_pn:start_ts="1533188705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536880529" xil_pn:in_ck="-666731123197278577" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1536880529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536880529" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4674501694896931636" xil_pn:start_ts="1536880529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539126375" xil_pn:in_ck="5093014325462712732" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6492648067078009394" xil_pn:start_ts="1539126369">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="BMD_DC_TOP_V2.lso"/>
      <outfile xil_pn:name="BMD_DC_TOP_V2.ngc"/>
      <outfile xil_pn:name="BMD_DC_TOP_V2.prj"/>
      <outfile xil_pn:name="BMD_DC_TOP_V2.syr"/>
      <outfile xil_pn:name="BMD_DC_TOP_V2.xst"/>
      <outfile xil_pn:name="BMD_DC_TOP_V2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1536977192" xil_pn:in_ck="4389716498938232646" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6256562816576801974" xil_pn:start_ts="1536977192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1536977207" xil_pn:in_ck="-3458054350879436467" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5230337665154569043" xil_pn:start_ts="1536977192">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1536880636" xil_pn:in_ck="5564918798960779288" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2903518721921031492" xil_pn:start_ts="1536880590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1536880662" xil_pn:in_ck="7430821971577382737" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="5773473110588446613" xil_pn:start_ts="1536880636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1536969809" xil_pn:in_ck="-6200668219423175312" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1536969792">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1536969828" xil_pn:in_ck="6237772871378509914" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1536969826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1536880662" xil_pn:in_ck="-6446823987190234348" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1536880655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1533190467" xil_pn:in_ck="-4508622299364614495" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-3658766123894756064" xil_pn:start_ts="1533190465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/BMD_DC_TOP_V2_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/BMD_DC_TOP_V2_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
