
---------- Begin Simulation Statistics ----------
final_tick                                81716651000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 265585                       # Simulator instruction rate (inst/s)
host_mem_usage                                 757500                       # Number of bytes of host memory used
host_op_rate                                   504472                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   160.67                       # Real time elapsed on the host
host_tick_rate                              508587868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42672466                       # Number of instructions simulated
sim_ops                                      81055252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081717                       # Number of seconds simulated
sim_ticks                                 81716651000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           55                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.145455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.848052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           53     96.36%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.82%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      1.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           55                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              99.333333                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        99.333333                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4263269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data      3769934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8033204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       206000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60378.571429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71645.956607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63204.151404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       204000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58378.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 70183.035714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60531.041833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4260189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data      3768920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8029109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    185966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     72649000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    258821000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data         1014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          342                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          342                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    179806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     47163000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    227173000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3753                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       791471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data       712666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       126000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 159712.927209                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 83736.821331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 123936.360157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       124000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 157712.927209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 81741.531960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121939.804074                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       774120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data       697224                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       126000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2771179000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   1293063995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4064368995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.021922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.021668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        15442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       124000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2736477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   1262170995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3998771995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.021922                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.021667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        15441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32793                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.352632                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         2727                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5054740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data      4482600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9537343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       166000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 144738.143018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 82991.796001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 117194.556507                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       164000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 142738.143018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81259.479613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115633.584934                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      5034309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data      4466144                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9500454                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       332000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2957145000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   1365712995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4323189995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.003671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003868                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        20431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data        16456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36889                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2916283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   1309333995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4225944995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        20431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data        16113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5054740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data      4482600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9537343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       166000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 144738.143018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 82991.796001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 117194.556507                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       164000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 142738.143018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81259.479613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115633.584934                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5034309                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data      4466144                       # number of overall hits
system.cpu.dcache.overall_hits::total         9500454                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       332000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2957145000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   1365712995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4323189995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.003671                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003868                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        20431                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data        16456                       # number of overall misses
system.cpu.dcache.overall_misses::total         36889                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          343                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          343                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       328000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2916283000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   1309333995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4225944995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        20431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data        16113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36546                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  35522                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          647                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            260.958792                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         19111232                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.004552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   902.106587                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   119.853065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.880963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.117044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             36546                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          19111232                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1021.964203                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9537000                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32867                       # number of writebacks
system.cpu.dcache.writebacks::total             32867                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       50                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003356                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 47                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.060403                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 60                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.533333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.908648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       55     91.67%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.67%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      1.67%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      5.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   60                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     29277670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst      2825839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32103514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        86800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 66435.557587                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 62385.496183                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65157.358840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        79500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 64435.557587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 61533.479693                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63602.964873                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     29275482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst      2824791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32100273                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       434000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    145361000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     65380000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    211175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000371                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3241                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          137                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    140985000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     56057000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    197360000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3103                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     29277670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst      2825839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32103514                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        86800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 66435.557587                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 62385.496183                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65157.358840                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        79500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 64435.557587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 61533.479693                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63602.964873                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     29275482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst      2824791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32100273                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       434000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    145361000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     65380000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    211175000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000371                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3241                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          137                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    140985000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     56057000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    197360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          911                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3103                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     29277670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst      2825839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32103514                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        86800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 66435.557587                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 62385.496183                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65157.358840                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        79500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 64435.557587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 61533.479693                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63602.964873                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     29275482                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst      2824791                       # number of overall hits
system.cpu.icache.overall_hits::total        32100273                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       434000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    145361000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     65380000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    211175000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000371                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2188                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1048                       # number of overall misses
system.cpu.icache.overall_misses::total          3241                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          137                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       318000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    140985000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     56057000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    197360000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          911                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3103                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2845                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          10352.587552                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         64210129                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.003662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   250.126240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.735354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.977056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.022404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              3101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          64210129                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.865256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32103374                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2845                       # number of writebacks
system.cpu.icache.writebacks::total              2845                       # number of writebacks
system.cpu.idleCycles                             238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.070470                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.067114                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.010067                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.010067                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            60                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.400000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.196039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  52     86.67%     86.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      1.67%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      6.67%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.67%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      1.67%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      1.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              60                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.080537                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              298                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    81708585000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       50                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           86                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           90                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            90                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 190527.518642                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 190527.518642                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2580695240                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2580695240                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        13545                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          13545                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       132000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 109018.924303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 124898.773006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112939.939940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst       112000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89018.924303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 105512.422360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93052.710843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          585                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1771                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    109455000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     40717000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150436000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.458867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.357849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.429262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     89375000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     33975000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123574000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.458867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.353458                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.427973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1328                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        17351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data        15441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       121000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 229693.712332                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 107762.313469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 171190.538580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       101000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 209693.712332                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87762.313469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 151190.538580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data         5188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11422                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2553505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   1104887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3658513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.640712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.664011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.651694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        10253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21371                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       101000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2331165000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    899827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3231093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.640712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.664011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.651694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        10253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21371                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         3080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       201000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 110463.229079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 128069.682927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113959.890551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       181000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90463.229079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 108517.602113                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94017.710490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         1897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data          385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       201000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    130678000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     36755999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    167634999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.384091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.427083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.391953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       181000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    107018000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     30818999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    138017999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.384091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.422619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.391154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1468                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         2838                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2838                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2838                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2838                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32867                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32867                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        20431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst          911                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data        16113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39649                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       132000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       161000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 109018.924303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 218226.260163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 124898.773006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 108315.275047                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164498.386655                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst       112000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       141000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89018.924303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 198226.260163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 105512.422360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88321.723356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144522.903091                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst         1184                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         8131                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst          585                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data         5573                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15475                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    109455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2684183000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     40717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   1141642999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3976583999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.458867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.602026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.357849                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.654130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.609700                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1004                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12300                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          326                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        10540                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24174                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     89375000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2438183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     33975000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data    930645999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3492684999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.458867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.602026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.353458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.653944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.609524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         1004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        10537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24167                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        20431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          911                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data        16113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39649                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       132000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       161000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 109018.924303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 218226.260163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 124898.773006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 108315.275047                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164498.386655                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst       112000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       141000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 190527.518642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89018.924303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 198226.260163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 105512.422360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88321.723356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 161046.357632                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst         1184                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         8131                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst          585                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data         5573                       # number of overall hits
system.l2.overall_hits::total                   15475                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       322000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    109455000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2684183000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     40717000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   1141642999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3976583999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.458867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.602026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.357849                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.654130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.609700                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1004                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12300                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          326                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        10540                       # number of overall misses
system.l2.overall_misses::total                 24174                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus_1.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2580695240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     89375000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2438183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     33975000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data    930645999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6073380239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.458867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.602026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.353458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.653944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.951146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        13545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        10537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37712                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            14153                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               14153                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   553                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          34037                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          541                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          858                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          699                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.398080                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   662197                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      25.924608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.031442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.103868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1422.686290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    73.000232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2262.593795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.412379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   288.028279                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.347336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.017822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.552391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.070319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994575                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1431                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2665                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.349365                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.650635                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     38133                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    662197                       # Number of tag accesses
system.l2.tags.tagsinuse                  4073.780892                       # Cycle average of tags in use
system.l2.tags.total_refs                       91446                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       477                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29591                       # number of writebacks
system.l2.writebacks::total                     29591                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1214340.63                       # Average gap between requests
system.mem_ctrls.avgMemAccLat               117054.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     29590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     13536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     10537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     98304.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        29.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        23.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         1566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       786327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       251405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1039299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              1566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              1566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     10601316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       786327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      9633288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst       251405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data      8252516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29527984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23174714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             1566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     10601316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       786327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      9633288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       251405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data      8252516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52702698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23174714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23174714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        19917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.071095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.969530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.983540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9353     46.96%     46.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5169     25.95%     72.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1558      7.82%     80.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1716      8.62%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          700      3.51%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          259      1.30%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          230      1.15%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          269      1.35%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          663      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19917                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2412928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2412992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1892160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1893760                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        64256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        20544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       866304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        64256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       787200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        20544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data       674368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2412928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1893760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1893760                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        13536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        12300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        10537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     60625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     89750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    159757.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37682.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data    146802.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     54232.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36961.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       866304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        64256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       787136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        20608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data       674368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1566.388226066680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1566.388226066680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 10601315.514019289985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 786326.889485473395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 9632504.396197048947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 252188.504396735487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 8252516.369032303803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst       121250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       179500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2162470747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     37833502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1805670771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     17463001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data    389460504                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        29590                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  63138293.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1892160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 23155133.951830696315                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1868262104753                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              118248                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28265                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        13536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        12300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        10537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29590                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29590                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    70.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1732                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006064702500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.925791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.864445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.947484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1628     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.91%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   23869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     37703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37703                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       37703                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 59.63                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    22482                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  188510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   81716624000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              4413199275                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3706286775                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.983577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.959208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              176     10.71%     10.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.73%     11.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1266     77.01%     88.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      4.20%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              110      6.69%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.30%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    29590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29590                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      29590                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.01                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   24860                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2504643840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 71278620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12561160680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            443.323250                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    485334001                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1938820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23203950250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  24797822753                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3744456236                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27546267760                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            255810240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 37866510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9522381120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               138208980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4583370480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6470854860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36226891320                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          75548040763                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               77005440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2431621140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 70985880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     12647750520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            447.548306                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    484509500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1992380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  21602074750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  26365341503                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3535919743                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  27736425504                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            257825280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 37718505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10124301120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               130976160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4709986320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6079627980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            36572148735                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          75703782507                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               77323860                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       108983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       108983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 108983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4306688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4306688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4306688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           189694946                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          198418749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37703                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         71281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              16331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29590                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3988                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21371                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16332                       # Transaction distribution
system.switch_cpus.Branches                   2777919                       # Number of branches fetched
system.switch_cpus.committedInsts            22000001                       # Number of instructions committed
system.switch_cpus.committedOps              42063622                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             4263269                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   150                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              791471                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   280                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000099                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            29277670                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   171                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999901                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 71730403                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       71723322.711913                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     13170711                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     10357904                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      1805587                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       18355165                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              18355165                       # number of float instructions
system.switch_cpus.num_fp_register_reads     31131682                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     17625639                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              486054                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        7080.288087                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      28253873                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             28253873                       # number of integer instructions
system.switch_cpus.num_int_register_reads     49584221                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     21159472                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             4263269                       # Number of load instructions
system.switch_cpus.num_mem_refs               5054733                       # number of memory refs
system.switch_cpus.num_store_insts             791464                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         49572      0.12%      0.12% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          25077047     59.62%     59.73% # Class of executed instruction
system.switch_cpus.op_class::IntMult             1368      0.00%     59.74% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            266370      0.63%     60.37% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         2186702      5.20%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             320      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              940      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           483118      1.15%     66.72% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.72% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             2066      0.00%     66.73% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc         1206738      2.87%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMult              56      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            236      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      3621460      8.61%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       964025      2.29%     80.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv       481418      1.14%     81.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     81.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      2667453      6.34%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::MemRead           879547      2.09%     90.07% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          786433      1.87%     91.94% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      3383722      8.04%     99.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         5031      0.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           42063622                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF  81716651000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      1921294                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          320                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2742                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      2599001                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1636750                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1921294                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       284544                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       2599001                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        235833                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         1567                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        10828614                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9401978                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2776                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          2584514                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      2588939                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           59                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts        88601                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts     20672462                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps     38991622                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples      9948406                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.919384                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.790380                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        82888      0.83%      0.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      2816997     28.32%     29.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      1183653     11.90%     41.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      1876381     18.86%     59.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4         2063      0.02%     59.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       927242      9.32%     69.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6       469499      4.72%     73.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          744      0.01%     73.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      2588939     26.02%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total      9948406                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts         17838078                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       234748                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts        25615829                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads             3996393                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          656      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     22995375     58.98%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           48      0.00%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           63      0.00%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      2125375      5.45%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           48      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       468638      1.20%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           22      0.00%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      1172115      3.01%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult           64      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            4      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd      3521377      9.03%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       937318      2.40%     80.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       468060      1.20%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult      2593396      6.65%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead       708666      1.82%     89.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite       708755      1.82%     91.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      3287727      8.43%     99.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         3907      0.01%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total     38991622                       # Class of committed instruction
system.switch_cpus_1.commit.refs              4709055                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts          20672462                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps            38991622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.482680                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.482680                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles      3324047                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts     39113262                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        1329043                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles         3091898                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         2828                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      2213943                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses           4004294                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 196                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses            714513                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                 309                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           2599001                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2825839                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7114827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts             20742835                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles           62                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles          373                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          5656                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.260468                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2843587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1872583                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.078819                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      9961766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.927999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.501142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        3485299     34.99%     34.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         236013      2.37%     37.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         457834      4.60%     41.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        1062829     10.67%     52.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         360052      3.61%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         346484      3.48%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         122256      1.23%     60.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         244522      2.45%     63.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3646477     36.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      9961766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        30266417                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes       17140631                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 16416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         3401                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        2588547                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.913025                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs            4719127                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores           714507                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         12688                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4007529                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          229                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       717900                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     39080195                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4004620                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         6712                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     39044871                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           68                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents        11262                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         2828                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        11343                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          158                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       234159                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads        11136                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         5238                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         2518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers        50934359                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count            39042230                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.589396                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers        30020503                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.912760                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent             39043146                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads       31091953                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      18364196                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.071766                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.071766                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1411      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     23038758     59.00%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           50      0.00%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           74      0.00%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd      2127580      5.45%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           76      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            8      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       469383      1.20%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           26      0.00%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      1172283      3.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult           64      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            4      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd      3521649      9.02%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       937419      2.40%     80.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       468246      1.20%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult      2593620      6.64%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead       713982      1.83%     89.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite       711142      1.82%     91.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      3291779      8.43%     99.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4029      0.01%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total     39051583                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      17849066                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     35698025                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     17847610                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     17881612                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt            123366                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.003159                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        123105     99.79%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            3      0.00%     99.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult           10      0.01%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead           90      0.07%     99.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           55      0.04%     99.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           53      0.04%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           50      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     21324472                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads     52490750                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     21194620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     21287215                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded         39079689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        39051583                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined        88572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          477                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          447                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined       106826                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples      9961766                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.920147                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.943777                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        83229      0.84%      0.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1       716479      7.19%      8.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      2100382     21.08%     29.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      2088142     20.96%     50.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4       971548      9.75%     59.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      1433333     14.39%     74.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      1512737     15.19%     89.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7       706693      7.09%     96.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8       349223      3.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total      9961766                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.913697                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses           2825919                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 151                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          455                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          302                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4007529                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       717900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      12720754                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           28                       # number of misc regfile writes
system.switch_cpus_1.numCycles                9978182                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF  81716651000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles         27678                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps     44851316                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2451826                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles        2256711                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents          286                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          238                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups     85060311                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts     39101696                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands     44968366                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles         4377951                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents        37015                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         2828                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      3294050                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         117050                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     30297900                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups     31162649                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2542                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           91                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9318742                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads           46439690                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes          78173950                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       108614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                117663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       380544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4442432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4822976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81716651000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          149448998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9304998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         109638999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1893824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            93996                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93431     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    565      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              93996                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          557                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        78023                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            557                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           54346                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              6854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2845                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7101                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            20309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3103                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3753                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
