 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: Q-2019.12
Date   : Mon Jan 22 19:32:44 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: CPU1/E_rs1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DM1/i_SRAM (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                enG1000K              fsa0m_a_generic_core_ss1p62v125c
  cpu                enG50K                fsa0m_a_generic_core_ss1p62v125c
  cpu_DW_mult_tc_5   enG30K                fsa0m_a_generic_core_ss1p62v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  CPU1/E_rs1_reg[1]/CK (QDFFRBP)                          0.00 #     1.00 r
  CPU1/E_rs1_reg[1]/Q (QDFFRBP)                           0.44       1.44 r
  CPU1/U697/O (XOR2HP)                                    0.19       1.62 r
  CPU1/U695/O (NR3HT)                                     0.18       1.80 f
  CPU1/U693/O (ND2F)                                      0.16       1.96 r
  CPU1/U483/O (INV6CK)                                    0.13       2.09 f
  CPU1/U1182/O (INV12CK)                                  0.09       2.18 r
  CPU1/U1300/O (INV12)                                    0.07       2.25 f
  CPU1/U1202/O (OR3B1)                                    0.32       2.57 f
  CPU1/U714/O (AN4P)                                      0.27       2.84 f
  CPU1/U36/O (AOI13HT)                                    0.18       3.02 r
  CPU1/U853/O (ND2F)                                      0.12       3.14 f
  CPU1/U383/O (INV12)                                     0.13       3.26 r
  CPU1/mult_467/a[7] (cpu_DW_mult_tc_5)                   0.00       3.26 r
  CPU1/mult_467/U4088/O (XNR2HT)                          0.17       3.43 r
  CPU1/mult_467/U3541/O (BUF12CK)                         0.30       3.74 r
  CPU1/mult_467/U2823/O (OAI22HP)                         0.13       3.87 f
  CPU1/mult_467/U1242/S (FA1)                             0.65       4.52 f
  CPU1/mult_467/U1235/S (FA1)                             0.56       5.08 f
  CPU1/mult_467/U1231/S (FA1)                             0.66       5.74 f
  CPU1/mult_467/U1230/S (FA1)                             0.32       6.07 f
  CPU1/mult_467/U3576/S (FA1P)                            0.66       6.73 f
  CPU1/mult_467/U652/O (NR2F)                             0.22       6.95 r
  CPU1/mult_467/U649/O (OAI12HT)                          0.14       7.09 f
  CPU1/mult_467/U3404/O (INV12CK)                         0.07       7.16 r
  CPU1/mult_467/U3655/O (OAI12HT)                         0.08       7.24 f
  CPU1/mult_467/U633/O (AOI12HT)                          0.16       7.40 r
  CPU1/mult_467/U3322/O (XNR2HP)                          0.17       7.57 r
  CPU1/mult_467/product[33] (cpu_DW_mult_tc_5)            0.00       7.57 r
  CPU1/U678/O (MOAI1HT)                                   0.11       7.68 f
  CPU1/U677/O (INV4)                                      0.09       7.77 r
  CPU1/U679/O (INV4CK)                                    0.07       7.84 f
  CPU1/U683/O (NR3HT)                                     0.15       7.99 r
  CPU1/U451/O (INV8)                                      0.10       8.09 f
  CPU1/U686/O (OA222P)                                    0.48       8.57 f
  CPU1/U685/O (INV6)                                      0.17       8.74 r
  CPU1/DM_in[25] (cpu)                                    0.00       8.74 r
  DM1/DI[25] (SRAM_wrapper_1)                             0.00       8.74 r
  DM1/i_SRAM/DI25 (SRAM)                                  0.00       8.74 r
  data arrival time                                                  8.74

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             1.00       9.00
  clock uncertainty                                      -0.10       8.90
  DM1/i_SRAM/CK (SRAM)                                    0.00       8.90 r
  library setup time                                     -0.88       8.02
  data required time                                                 8.02
  --------------------------------------------------------------------------
  data required time                                                 8.02
  data arrival time                                                 -8.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


1
