{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654145952027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654145952028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 01:59:11 2022 " "Processing started: Thu Jun 02 01:59:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654145952028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654145952028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654145952028 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654145952129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654145952288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654145952288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145952341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145952341 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654145952510 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654145952539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145952539 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654145952542 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654145952542 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654145952542 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654145952542 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~0  from: dataa  to: combout " "Cell: inst1\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145952545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~2  from: datac  to: combout " "Cell: inst1\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145952545 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654145952545 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654145952547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654145952548 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654145952548 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654145952557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654145952667 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654145952667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.039 " "Worst-case setup slack is -6.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.039           -2936.130 clk  " "   -6.039           -2936.130 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.234             -36.675 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -3.234             -36.675 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.823             -20.573 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -2.823             -20.573 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145952669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.360 " "Worst-case hold slack is -0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -0.776 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -0.360              -0.776 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.507               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145952678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145952686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145952689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -618.132 clk  " "   -3.000            -618.132 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.359               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.445               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145952695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145952695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654145952793 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654145952813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654145953152 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~0  from: dataa  to: combout " "Cell: inst1\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145953205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~2  from: datac  to: combout " "Cell: inst1\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145953205 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654145953205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654145953206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654145953222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654145953222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.379 " "Worst-case setup slack is -5.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.379           -2602.119 clk  " "   -5.379           -2602.119 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.796             -31.367 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -2.796             -31.367 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513             -18.549 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -2.513             -18.549 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145953225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.297 " "Worst-case hold slack is -0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.597 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -0.297              -0.597 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clk  " "    0.339               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.485               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145953234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145953241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145953245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -618.132 clk  " "   -3.000            -618.132 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.429               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.471               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145953252 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654145953346 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~0  from: dataa  to: combout " "Cell: inst1\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145953414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~2  from: datac  to: combout " "Cell: inst1\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145953414 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654145953414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654145953415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654145953423 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654145953423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.398 " "Worst-case setup slack is -3.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398           -1621.896 clk  " "   -3.398           -1621.896 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473             -12.942 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -1.473             -12.942 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392              -9.768 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -1.392              -9.768 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145953428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.231 " "Worst-case hold slack is -0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.587 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -0.231              -0.587 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.228               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145953439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145953445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145953456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -641.085 clk  " "   -3.000            -641.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.243               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.343               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145953462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145953462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654145953956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654145953959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654145954051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 01:59:14 2022 " "Processing ended: Thu Jun 02 01:59:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654145954051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654145954051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654145954051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654145954051 ""}
