0.7
2020.2
Apr 18 2022
16:05:34
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1662567491,verilog,,,,design_1_wrapper,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/ip/cmpy_0/sim/cmpy_0.vhd,1662509575,vhdl,,,,cmpy_0,,,,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd,1662567308,vhdl,,,,cordic_0,,,,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_angle_0_0/sim/design_1_angle_0_0.v,1662567491,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_complex_mult_0_0/sim/design_1_complex_mult_0_0.v,,design_1_angle_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v,1661871105,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_splitter_0_0/sim/design_1_axis_splitter_0_0.v,,design_1_axis_data_fifo_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_splitter_0_0/sim/design_1_axis_splitter_0_0.v,1661923511,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm2_0_0/sim/design_1_cp_rm2_0_0.v,,design_1_axis_splitter_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_complex_mult_0_0/sim/design_1_complex_mult_0_0.v,1662510994,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/sim/design_1.v,,design_1_complex_mult_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_0_0/sim/design_1_conj_0_0.v,1662332859,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_sum_0_0/sim/design_1_sum_0_0.v,,design_1_conj_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm2_0_0/sim/design_1_cp_rm2_0_0.v,1661923704,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_delay_0_0/sim/design_1_delay_0_0.v,,design_1_cp_rm2_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm_0_0/sim/design_1_cp_rm_0_0.v,1661992102,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_0_0/sim/design_1_conj_0_0.v,,design_1_cp_rm_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_delay_0_0/sim/design_1_delay_0_0.v,1661923704,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm_0_0/sim/design_1_cp_rm_0_0.v,,design_1_delay_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_sum_0_0/sim/design_1_sum_0_0.v,1662522353,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_angle_0_0/sim/design_1_angle_0_0.v,,design_1_sum_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/sim/design_1.v,1662567491,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Projects/pi-radio/HW/modules/sim/equalizer_top_tb.sv,1662568009,systemVerilog,,,,equalizer_top_tb,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/angle.vhd,1662567267,vhdl,,,,angle,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd,1661923331,vhdl,,,,axis_splitter,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/complex_mult/rtl/complex_mult.vhd,1662510976,vhdl,,,,complex_mult,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd,1662332837,vhdl,,,,conj,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/cp_rm.vhd,1661923863,vhdl,,,,cp_rm,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/cp_rm2.vhd,1661923667,vhdl,,,,cp_rm2,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/delay.vhd,1661923673,vhdl,,,,delay,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/sum.vhd,1662522337,vhdl,,,,sum,,,,,,,,
