#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5574d43510e0 .scope module, "microc_tb" "microc_tb" 2 7;
 .timescale -9 -11;
v0x5574d43b7310_0 .var "Test_op", 2 0;
v0x5574d43b7440_0 .net "Test_opcode", 5 0, L_0x5574d43c7da0;  1 drivers
v0x5574d43b7500_0 .var "Test_s_inc", 0 0;
v0x5574d43b7620_0 .var "Test_s_inm", 0 0;
v0x5574d43b7710_0 .var "Test_s_ret", 0 0;
v0x5574d43b7850_0 .var "Test_s_rre", 0 0;
v0x5574d43b7940_0 .var "Test_we3", 0 0;
v0x5574d43b7a30_0 .var "Test_wez", 0 0;
v0x5574d43b7b20_0 .var "clk", 0 0;
v0x5574d43b7bc0_0 .var "reset", 0 0;
v0x5574d43b7cf0_0 .net "t_z", 0 0, v0x5574d43b38b0_0;  1 drivers
S_0x5574d434f0a0 .scope module, "t_microc" "microc" 2 14, 3 6 0, S_0x5574d43510e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_ret"
    .port_info 3 /INPUT 1 "s_rre"
    .port_info 4 /INPUT 1 "s_inc"
    .port_info 5 /INPUT 1 "s_inm"
    .port_info 6 /INPUT 1 "we3"
    .port_info 7 /INPUT 1 "wez"
    .port_info 8 /INPUT 3 "op"
    .port_info 9 /OUTPUT 1 "z"
    .port_info 10 /OUTPUT 6 "opcode"
v0x5574d43b5dc0_0 .net "DIR", 9 0, v0x5574d438b500_0;  1 drivers
v0x5574d43b5e80_0 .net "DIR_SALTO", 9 0, L_0x5574d43c7ee0;  1 drivers
v0x5574d43b5f40_0 .net "INM", 7 0, L_0x5574d43c7fd0;  1 drivers
v0x5574d43b6010_0 .net "OUT_ALU", 7 0, v0x5574d43b16e0_0;  1 drivers
v0x5574d43b6100_0 .net "RD1", 7 0, L_0x5574d43c8a40;  1 drivers
v0x5574d43b6240_0 .net "RD2", 7 0, L_0x5574d43c9150;  1 drivers
v0x5574d43b6350_0 .net "RR_to_mux", 9 0, v0x5574d43b0e30_0;  1 drivers
v0x5574d43b6460_0 .net "WD3", 7 0, L_0x5574d43c9780;  1 drivers
v0x5574d43b6570_0 .net "Z_ALU", 0 0, L_0x5574d43c9670;  1 drivers
v0x5574d43b6610_0 .net "clk", 0 0, v0x5574d43b7b20_0;  1 drivers
L_0x7fe5fe427018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5574d43b66b0_0 .net "const1", 9 0, L_0x7fe5fe427018;  1 drivers
v0x5574d43b6770_0 .net "mux_to_mux", 9 0, L_0x5574d43c96e0;  1 drivers
v0x5574d43b6860_0 .net "op", 2 0, v0x5574d43b7310_0;  1 drivers
v0x5574d43b6920_0 .net "opcode", 5 0, L_0x5574d43c7da0;  alias, 1 drivers
v0x5574d43b69e0_0 .net "out_mem_prog", 15 0, L_0x5574d43c8340;  1 drivers
v0x5574d43b6aa0_0 .net "out_mux_pc", 9 0, L_0x5574d43c9820;  1 drivers
v0x5574d43b6b90_0 .net "reset", 0 0, v0x5574d43b7bc0_0;  1 drivers
v0x5574d43b6d40_0 .net "s_inc", 0 0, v0x5574d43b7500_0;  1 drivers
v0x5574d43b6de0_0 .net "s_inm", 0 0, v0x5574d43b7620_0;  1 drivers
v0x5574d43b6e80_0 .net "s_ret", 0 0, v0x5574d43b7710_0;  1 drivers
v0x5574d43b6f20_0 .net "s_rre", 0 0, v0x5574d43b7850_0;  1 drivers
v0x5574d43b6fc0_0 .net "sum_out", 9 0, L_0x5574d43c8400;  1 drivers
v0x5574d43b7060_0 .net "we3", 0 0, v0x5574d43b7940_0;  1 drivers
v0x5574d43b7100_0 .net "wez", 0 0, v0x5574d43b7a30_0;  1 drivers
v0x5574d43b71a0_0 .net "z", 0 0, v0x5574d43b38b0_0;  alias, 1 drivers
L_0x5574d43c7da0 .part L_0x5574d43c8340, 10, 6;
L_0x5574d43c7ee0 .part L_0x5574d43c8340, 0, 10;
L_0x5574d43c7fd0 .part L_0x5574d43c8340, 4, 8;
L_0x5574d43c92a0 .part L_0x5574d43c8340, 8, 4;
L_0x5574d43c9340 .part L_0x5574d43c8340, 4, 4;
L_0x5574d43c93e0 .part L_0x5574d43c8340, 0, 4;
S_0x5574d434e820 .scope module, "PC" "registro" 3 24, 4 35 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5574d4372240 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x5574d438a680_0 .net "clk", 0 0, v0x5574d43b7b20_0;  alias, 1 drivers
v0x5574d438a720_0 .net "d", 9 0, L_0x5574d43c9820;  alias, 1 drivers
v0x5574d438b500_0 .var "q", 9 0;
v0x5574d438b5d0_0 .net "reset", 0 0, v0x5574d43b7bc0_0;  alias, 1 drivers
E_0x5574d4376bc0 .event posedge, v0x5574d438b5d0_0, v0x5574d438a680_0;
S_0x5574d43b08c0 .scope module, "RR" "registro_en" 3 25, 4 46 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /OUTPUT 10 "q"
P_0x5574d43b0ab0 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x5574d43b0bd0_0 .net "clk", 0 0, v0x5574d43b7b20_0;  alias, 1 drivers
v0x5574d43b0ca0_0 .net "d", 9 0, L_0x5574d43c8400;  alias, 1 drivers
v0x5574d43b0d60_0 .net "enable", 0 0, v0x5574d43b7850_0;  alias, 1 drivers
v0x5574d43b0e30_0 .var "q", 9 0;
v0x5574d43b0f10_0 .net "reset", 0 0, v0x5574d43b7bc0_0;  alias, 1 drivers
S_0x5574d43b10b0 .scope module, "alu1" "alu" 3 22, 5 1 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5574d43c9670 .functor NOT 1, L_0x5574d43c95d0, C4<0>, C4<0>, C4<0>;
v0x5574d43b1350_0 .net *"_s3", 0 0, L_0x5574d43c95d0;  1 drivers
v0x5574d43b1430_0 .net "a", 7 0, L_0x5574d43c8a40;  alias, 1 drivers
v0x5574d43b1510_0 .net "b", 7 0, L_0x5574d43c9150;  alias, 1 drivers
v0x5574d43b1600_0 .net "op", 2 0, v0x5574d43b7310_0;  alias, 1 drivers
v0x5574d43b16e0_0 .var "s", 7 0;
v0x5574d43b1810_0 .net "y", 7 0, v0x5574d43b16e0_0;  alias, 1 drivers
v0x5574d43b18f0_0 .net "zero", 0 0, L_0x5574d43c9670;  alias, 1 drivers
E_0x5574d4376fb0 .event edge, v0x5574d43b1600_0, v0x5574d43b1510_0, v0x5574d43b1430_0;
L_0x5574d43c95d0 .reduce/or v0x5574d43b16e0_0;
S_0x5574d43b1a50 .scope module, "bancoreg" "regfile" 3 21, 4 4 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5574d43b1d80_0 .net *"_s0", 31 0, L_0x5574d43c85c0;  1 drivers
v0x5574d43b1e80_0 .net *"_s10", 5 0, L_0x5574d43c8860;  1 drivers
L_0x7fe5fe427138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574d43b1f60_0 .net *"_s13", 1 0, L_0x7fe5fe427138;  1 drivers
L_0x7fe5fe427180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5574d43b2020_0 .net/2u *"_s14", 7 0, L_0x7fe5fe427180;  1 drivers
v0x5574d43b2100_0 .net *"_s18", 31 0, L_0x5574d43c8bd0;  1 drivers
L_0x7fe5fe4271c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5574d43b2230_0 .net *"_s21", 27 0, L_0x7fe5fe4271c8;  1 drivers
L_0x7fe5fe427210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5574d43b2310_0 .net/2u *"_s22", 31 0, L_0x7fe5fe427210;  1 drivers
v0x5574d43b23f0_0 .net *"_s24", 0 0, L_0x5574d43c8d00;  1 drivers
v0x5574d43b24b0_0 .net *"_s26", 7 0, L_0x5574d43c8e40;  1 drivers
v0x5574d43b2590_0 .net *"_s28", 5 0, L_0x5574d43c8f30;  1 drivers
L_0x7fe5fe4270a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5574d43b2670_0 .net *"_s3", 27 0, L_0x7fe5fe4270a8;  1 drivers
L_0x7fe5fe427258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574d43b2750_0 .net *"_s31", 1 0, L_0x7fe5fe427258;  1 drivers
L_0x7fe5fe4272a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5574d43b2830_0 .net/2u *"_s32", 7 0, L_0x7fe5fe4272a0;  1 drivers
L_0x7fe5fe4270f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5574d43b2910_0 .net/2u *"_s4", 31 0, L_0x7fe5fe4270f0;  1 drivers
v0x5574d43b29f0_0 .net *"_s6", 0 0, L_0x5574d43c8680;  1 drivers
v0x5574d43b2ab0_0 .net *"_s8", 7 0, L_0x5574d43c87c0;  1 drivers
v0x5574d43b2b90_0 .net "clk", 0 0, v0x5574d43b7b20_0;  alias, 1 drivers
v0x5574d43b2c30_0 .net "ra1", 3 0, L_0x5574d43c92a0;  1 drivers
v0x5574d43b2d10_0 .net "ra2", 3 0, L_0x5574d43c9340;  1 drivers
v0x5574d43b2df0_0 .net "rd1", 7 0, L_0x5574d43c8a40;  alias, 1 drivers
v0x5574d43b2eb0_0 .net "rd2", 7 0, L_0x5574d43c9150;  alias, 1 drivers
v0x5574d43b2f50 .array "regb", 15 0, 7 0;
v0x5574d43b2ff0_0 .net "wa3", 3 0, L_0x5574d43c93e0;  1 drivers
v0x5574d43b30d0_0 .net "wd3", 7 0, L_0x5574d43c9780;  alias, 1 drivers
v0x5574d43b31b0_0 .net "we3", 0 0, v0x5574d43b7940_0;  alias, 1 drivers
E_0x5574d43778c0 .event posedge, v0x5574d438a680_0;
L_0x5574d43c85c0 .concat [ 4 28 0 0], L_0x5574d43c92a0, L_0x7fe5fe4270a8;
L_0x5574d43c8680 .cmp/ne 32, L_0x5574d43c85c0, L_0x7fe5fe4270f0;
L_0x5574d43c87c0 .array/port v0x5574d43b2f50, L_0x5574d43c8860;
L_0x5574d43c8860 .concat [ 4 2 0 0], L_0x5574d43c92a0, L_0x7fe5fe427138;
L_0x5574d43c8a40 .functor MUXZ 8, L_0x7fe5fe427180, L_0x5574d43c87c0, L_0x5574d43c8680, C4<>;
L_0x5574d43c8bd0 .concat [ 4 28 0 0], L_0x5574d43c9340, L_0x7fe5fe4271c8;
L_0x5574d43c8d00 .cmp/ne 32, L_0x5574d43c8bd0, L_0x7fe5fe427210;
L_0x5574d43c8e40 .array/port v0x5574d43b2f50, L_0x5574d43c8f30;
L_0x5574d43c8f30 .concat [ 4 2 0 0], L_0x5574d43c9340, L_0x7fe5fe427258;
L_0x5574d43c9150 .functor MUXZ 8, L_0x7fe5fe4272a0, L_0x5574d43c8e40, L_0x5574d43c8d00, C4<>;
S_0x5574d43b33c0 .scope module, "ffz" "ffd" 3 23, 4 70 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5574d43b3610_0 .net "carga", 0 0, v0x5574d43b7a30_0;  alias, 1 drivers
v0x5574d43b36f0_0 .net "clk", 0 0, v0x5574d43b7b20_0;  alias, 1 drivers
v0x5574d43b37b0_0 .net "d", 0 0, L_0x5574d43c9670;  alias, 1 drivers
v0x5574d43b38b0_0 .var "q", 0 0;
v0x5574d43b3950_0 .net "reset", 0 0, v0x5574d43b7bc0_0;  alias, 1 drivers
S_0x5574d43b3af0 .scope module, "memoria" "memprog" 3 19, 6 3 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5574d43c8340 .functor BUFZ 16, L_0x5574d43c8150, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5574d43b3d30_0 .net *"_s0", 15 0, L_0x5574d43c8150;  1 drivers
v0x5574d43b3e30_0 .net *"_s2", 11 0, L_0x5574d43c8210;  1 drivers
L_0x7fe5fe427060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574d43b3f10_0 .net *"_s5", 1 0, L_0x7fe5fe427060;  1 drivers
v0x5574d43b3fd0_0 .net "a", 9 0, v0x5574d438b500_0;  alias, 1 drivers
v0x5574d43b4090_0 .net "clk", 0 0, v0x5574d43b7b20_0;  alias, 1 drivers
v0x5574d43b4180 .array "mem", 1023 0, 15 0;
v0x5574d43b4220_0 .net "rd", 15 0, L_0x5574d43c8340;  alias, 1 drivers
L_0x5574d43c8150 .array/port v0x5574d43b4180, L_0x5574d43c8210;
L_0x5574d43c8210 .concat [ 10 2 0 0], v0x5574d438b500_0, L_0x7fe5fe427060;
S_0x5574d43b4380 .scope module, "mux_S_INC" "mux2" 3 26, 4 60 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5574d43b4500 .param/l "WIDTH" 0 4 60, +C4<00000000000000000000000000001010>;
v0x5574d43b45d0_0 .net "d0", 9 0, L_0x5574d43c7ee0;  alias, 1 drivers
v0x5574d43b46b0_0 .net "d1", 9 0, L_0x5574d43c8400;  alias, 1 drivers
v0x5574d43b47a0_0 .net "s", 0 0, v0x5574d43b7500_0;  alias, 1 drivers
v0x5574d43b4870_0 .net "y", 9 0, L_0x5574d43c96e0;  alias, 1 drivers
L_0x5574d43c96e0 .functor MUXZ 10, L_0x5574d43c7ee0, L_0x5574d43c8400, v0x5574d43b7500_0, C4<>;
S_0x5574d43b49e0 .scope module, "mux_S_INM" "mux2" 3 27, 4 60 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5574d43b4bb0 .param/l "WIDTH" 0 4 60, +C4<00000000000000000000000000001000>;
v0x5574d43b4c80_0 .net "d0", 7 0, v0x5574d43b16e0_0;  alias, 1 drivers
v0x5574d43b4d90_0 .net "d1", 7 0, L_0x5574d43c7fd0;  alias, 1 drivers
v0x5574d43b4e50_0 .net "s", 0 0, v0x5574d43b7620_0;  alias, 1 drivers
v0x5574d43b4f20_0 .net "y", 7 0, L_0x5574d43c9780;  alias, 1 drivers
L_0x5574d43c9780 .functor MUXZ 8, v0x5574d43b16e0_0, L_0x5574d43c7fd0, v0x5574d43b7620_0, C4<>;
S_0x5574d43b50a0 .scope module, "mux_S_RET" "mux2" 3 28, 4 60 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5574d43b3540 .param/l "WIDTH" 0 4 60, +C4<00000000000000000000000000001010>;
v0x5574d43b53f0_0 .net "d0", 9 0, L_0x5574d43c96e0;  alias, 1 drivers
v0x5574d43b5500_0 .net "d1", 9 0, v0x5574d43b0e30_0;  alias, 1 drivers
v0x5574d43b55d0_0 .net "s", 0 0, v0x5574d43b7710_0;  alias, 1 drivers
v0x5574d43b56a0_0 .net "y", 9 0, L_0x5574d43c9820;  alias, 1 drivers
L_0x5574d43c9820 .functor MUXZ 10, L_0x5574d43c96e0, v0x5574d43b0e30_0, v0x5574d43b7710_0, C4<>;
S_0x5574d43b5800 .scope module, "sumador" "sum" 3 20, 4 28 0, S_0x5574d434f0a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x5574d43b5a40_0 .net "a", 9 0, L_0x7fe5fe427018;  alias, 1 drivers
v0x5574d43b5b40_0 .net "b", 9 0, v0x5574d438b500_0;  alias, 1 drivers
v0x5574d43b5c50_0 .net "y", 9 0, L_0x5574d43c8400;  alias, 1 drivers
L_0x5574d43c8400 .arith/sum 10, L_0x7fe5fe427018, v0x5574d438b500_0;
    .scope S_0x5574d43b3af0;
T_0 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x5574d43b4180 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5574d43b1a50;
T_1 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x5574d43b2f50 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5574d43b1a50;
T_2 ;
    %wait E_0x5574d43778c0;
    %load/vec4 v0x5574d43b31b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5574d43b30d0_0;
    %load/vec4 v0x5574d43b2ff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5574d43b2f50, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5574d43b10b0;
T_3 ;
    %wait E_0x5574d4376fb0;
    %load/vec4 v0x5574d43b1600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x5574d43b1430_0;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x5574d43b1430_0;
    %inv;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x5574d43b1430_0;
    %load/vec4 v0x5574d43b1510_0;
    %add;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x5574d43b1430_0;
    %load/vec4 v0x5574d43b1510_0;
    %sub;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x5574d43b1430_0;
    %load/vec4 v0x5574d43b1510_0;
    %and;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x5574d43b1430_0;
    %load/vec4 v0x5574d43b1510_0;
    %or;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x5574d43b1430_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x5574d43b1510_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5574d43b16e0_0, 0, 8;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5574d43b33c0;
T_4 ;
    %wait E_0x5574d4376bc0;
    %load/vec4 v0x5574d43b3950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574d43b38b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5574d43b3610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5574d43b37b0_0;
    %assign/vec4 v0x5574d43b38b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5574d434e820;
T_5 ;
    %wait E_0x5574d4376bc0;
    %load/vec4 v0x5574d438b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5574d438b500_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5574d438a720_0;
    %assign/vec4 v0x5574d438b500_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5574d43b08c0;
T_6 ;
    %wait E_0x5574d4376bc0;
    %load/vec4 v0x5574d43b0f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5574d43b0e30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5574d43b0d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5574d43b0ca0_0;
    %assign/vec4 v0x5574d43b0e30_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5574d43510e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574d43b7b20_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574d43b7b20_0, 0;
    %delay 2000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5574d43510e0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574d43b7bc0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574d43b7bc0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x5574d43510e0;
T_9 ;
    %vpi_call 2 33 "$dumpfile", "microc.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5574d43b7310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574d43b7710_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 206 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
