(PCB layout__20211113__15_53_28_
 (parser
  (host_cad ARES)
  (host_version 8.12 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -44.50160 -28.70160 35.50160 34.20160))
  (boundary (path signal 0.20320 -44.40000 -28.60000 35.40000 -28.60000 35.40000 34.10000
   -44.40000 34.10000 -44.40000 -28.60000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 1.27000)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL08_U1 (place U1 14.40000 -16.24000 front 0))
  (component TERMINAL2_NGUON (place NGUON -19.32000 10.40000 front 270))
  (component "DIEN TRO_R1" (place R1 19.72000 -5.42000 front 0))
  (component "ELEC-RAD25_C2" (place C2 11.00000 -2.50000 front -180))
  (component "DIEN TRO_R2" (place R2 -1.72000 -19.60000 front -180))
  (component "DIEN TRO_R4" (place R4 12.62000 -19.72000 front 180))
  (component LDR_LDR1 (place LDR1 19.59500 0.30000 front 180))
  (component DO41_D1 (place D1 -14.20000 -13.66000 front 90))
  (component "TO92-ECB_Q1" (place Q1 7.20000 -13.82000 front 270))
  (component TERMINAL2_OUT (place OUT -38.68000 10.40000 front 90))
  (component "RELAIS 2_RL1" (place RL1 -19.30000 -8.90000 front 180))
  (component "DIEN TRO_R3" (place R3 -0.38000 12.30000 front 180))
  (component AXIAL100_C1 (place C1 11.60000 7.50000 front 180))
  (component "DO41_ZENNER 12V" (place "ZENNER 12V" -7.16000 -10.80000 front 0))
  (component BRIDGE2_BR1 (place BR1 -6.84000 0.58000 front 0))
 )
 (library
  (image DIL08_U1 (side front)
   (outline (rect TOP -1.37160 -0.76200 8.99160 8.38200))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 7.62000 7.62000)
   (pin PS1 (rotate 0) 5 5.08000 7.62000)
   (pin PS1 (rotate 0) 6 2.54000 7.62000)
   (pin PS1 (rotate 0) 7 0.00000 7.62000)
  )
  (image TERMINAL2_NGUON (side front)
   (outline (rect TOP -5.18160 -7.72160 5.18160 2.64160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 0.00000 -5.08000)
  )
  (image "DIEN TRO_R1" (side front)
   (outline (rect TOP -6.09600 -1.24460 6.09600 1.24460))
   (pin PS4 (rotate 0) 0 -5.08000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image "ELEC-RAD25_C2" (side front)
   (outline (rect TOP -2.30160 -5.60160 8.70160 5.40160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 6.35000 0.00000)
  )
  (image "DIEN TRO_R2" (side front)
   (outline (rect TOP -6.09600 -1.24460 6.09600 1.24460))
   (pin PS4 (rotate 0) 0 -5.08000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image "DIEN TRO_R4" (side front)
   (outline (rect TOP -6.09600 -1.24460 6.09600 1.24460))
   (pin PS4 (rotate 0) 0 -5.08000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image LDR_LDR1 (side front)
   (outline (rect TOP -3.42026 -3.42026 3.42026 3.42026))
   (pin PS6 (rotate 0) 0 -1.90500 0.00000)
   (pin PS6 (rotate 0) 1 1.90500 0.00000)
  )
  (image DO41_D1 (side front)
   (outline (rect TOP -1.14300 -1.44780 11.30300 1.42240))
   (pin PS5 (rotate 180) 0 0.00000 0.00000)
   (pin PS7 (rotate 180) 1 10.16000 0.00000)
  )
  (image "TO92-ECB_Q1" (side front)
   (outline (rect TOP -3.78460 -1.75260 3.78460 3.40360))
   (pin PS1 (rotate 0) 0 2.54000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 0.00000)
   (pin PS0 (rotate 0) 2 -2.54000 0.00000)
  )
  (image TERMINAL2_OUT (side front)
   (outline (rect TOP -5.18160 -7.72160 5.18160 2.64160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 0.00000 -5.08000)
  )
  (image "RELAIS 2_RL1" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS8 (rotate 90) 0 0.00000 0.00000)
   (pin PS8 (rotate 90) 1 4.00000 -6.00000)
   (pin PS8 (rotate 90) 2 4.00000 6.00000)
   (pin PS8 (rotate 90) 3 18.00000 -6.00000)
   (pin PS8 (rotate 90) 4 18.00000 6.00000)
  )
  (image "DIEN TRO_R3" (side front)
   (outline (rect TOP -6.09600 -1.24460 6.09600 1.24460))
   (pin PS4 (rotate 0) 0 -5.08000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image AXIAL100_C1 (side front)
   (outline (rect TOP -2.64160 -2.64160 28.04160 2.64160))
   (pin PS9 (rotate 0) 0 0.00000 0.00000)
   (pin PS9 (rotate 0) 1 25.40000 0.00000)
  )
  (image "DO41_ZENNER 12V" (side front)
   (outline (rect TOP -1.14300 -1.44780 11.30300 1.42240))
   (pin PS5 (rotate 180) 0 0.00000 0.00000)
   (pin PS7 (rotate 180) 1 10.16000 0.00000)
  )
  (image BRIDGE2_BR1 (side front)
   (outline (rect TOP -2.97180 -8.05180 8.05180 2.97180))
   (pin PS9 (rotate 0) 0 0.00000 0.00000)
   (pin PS9 (rotate 0) 1 5.08000 -5.08000)
   (pin PS9 (rotate 0) 2 0.00000 -5.08000)
   (pin PS9 (rotate 0) 3 5.08000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I1 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I2 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I3 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I4 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I5 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I6 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I7 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I8 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I9 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I10 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I11 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I12 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I13 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I14 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect BOT -0.76200 -0.76200 0.76200 0.76200))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I1 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I2 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I3 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I4 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I5 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I6 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I7 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I8 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I9 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I10 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I11 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I12 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I13 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect I14 -1.27000 -1.27000 1.27000 1.27000))
   (shape (rect BOT -1.27000 -1.27000 1.27000 1.27000))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 2.28600 0 0))
   (shape (circle I1 2.28600 0 0))
   (shape (circle I2 2.28600 0 0))
   (shape (circle I3 2.28600 0 0))
   (shape (circle I4 2.28600 0 0))
   (shape (circle I5 2.28600 0 0))
   (shape (circle I6 2.28600 0 0))
   (shape (circle I7 2.28600 0 0))
   (shape (circle I8 2.28600 0 0))
   (shape (circle I9 2.28600 0 0))
   (shape (circle I10 2.28600 0 0))
   (shape (circle I11 2.28600 0 0))
   (shape (circle I12 2.28600 0 0))
   (shape (circle I13 2.28600 0 0))
   (shape (circle I14 2.28600 0 0))
   (shape (circle BOT 2.28600 0 0))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS7 (absolute on)
   (shape (rect TOP -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I1 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I2 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I3 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I4 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I5 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I6 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I7 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I8 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I9 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I10 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I11 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I12 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I13 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect I14 -1.14300 -1.14300 1.14300 1.14300))
   (shape (rect BOT -1.14300 -1.14300 1.14300 1.14300))
  )
  (padstack PS8 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack PS9 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.80000 0 0))
   (shape (circle I1 0.80000 0 0))
   (shape (circle I2 0.80000 0 0))
   (shape (circle I3 0.80000 0 0))
   (shape (circle I4 0.80000 0 0))
   (shape (circle I5 0.80000 0 0))
   (shape (circle I6 0.80000 0 0))
   (shape (circle I7 0.80000 0 0))
   (shape (circle I8 0.80000 0 0))
   (shape (circle I9 0.80000 0 0))
   (shape (circle I10 0.80000 0 0))
   (shape (circle I11 0.80000 0 0))
   (shape (circle I12 0.80000 0 0))
   (shape (circle I13 0.80000 0 0))
   (shape (circle I14 0.80000 0 0))
   (shape (circle BOT 0.80000 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.80000 0 0))
   (shape (circle I1 0.80000 0 0))
   (shape (circle I2 0.80000 0 0))
   (shape (circle I3 0.80000 0 0))
   (shape (circle I4 0.80000 0 0))
   (shape (circle I5 0.80000 0 0))
   (shape (circle I6 0.80000 0 0))
   (shape (circle I7 0.80000 0 0))
   (shape (circle I8 0.80000 0 0))
   (shape (circle I9 0.80000 0 0))
   (shape (circle I10 0.80000 0 0))
   (shape (circle I11 0.80000 0 0))
   (shape (circle I12 0.80000 0 0))
   (shape (circle I13 0.80000 0 0))
   (shape (circle I14 0.80000 0 0))
   (shape (circle BOT 0.80000 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins NGUON-0 RL1-4 BR1-2)
  )
  (net "#00001"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins NGUON-1 OUT-1 R3-1 C1-1)
  )
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3 U1-7 C2-0 R2-1 Q1-2 "ZENNER 12V"-1 BR1-0)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R1-1 R2-0 LDR1-0)
  )
  (net "#00006"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-2 R4-0)
  )
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 U1-5 R1-0)
  )
  (net "#00009"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins D1-1 Q1-1 RL1-1)
  )
  (net "#00010"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R4-1 Q1-0)
  )
  (net "#00011"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins OUT-0 RL1-0)
  )
  (net "#00013"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R3-0 C1-0 BR1-3)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U1-0 C2-1 LDR1-1 D1-0 RL1-2 "ZENNER 12V"-0 BR1-1)
  )
  (class POWER
   "GND"
   (rule
    (width 1.27000)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00002"
   "#00004"
   "#00006"
   "#00007"
   "#00009"
   "#00010"
   "#00011"
   "#00013"
   "{NC}"
   "{VOID}"
   (rule
    (width 1.27000)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
