<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU: RISC-V-main/Docs/RTL/as_rv32i_memoryaccess.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Université_du_Québec_à_Chicoutimi_(logo).png"/></td>
  <td id="projectalign">
   <div id="projectname">RISC-V CPU<span id="projectnumber">&#160;v1</span>
   </div>
   <div id="projectbrief">The goal of this project is to develop RISC-V processors on FPGAs dedicated to artificial intelligence at the edge.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__memoryaccess_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">as_rv32i_memoryaccess.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="as__rv32i__memoryaccess_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a69f79b67ff8c0ab6c3c2331af5f5d345"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__memoryaccess_8c.html#a69f79b67ff8c0ab6c3c2331af5f5d345">as_rv32i_memoryaccess</a> (input wire <a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>, <a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>, input wire[31:0] i_rs2, input wire[31:0] <a class="el" href="as__rv32i__core_8c.html#ad6c68b5103411fe2027e837a87cec1c2">i_din</a>, input wire[31:0] <a class="el" href="as__rv32i__csr_8c.html#aba4226798438727ff4bfcb13fb67d990">i_y</a>, output reg[31:0] o_y, input wire[2:0] <a class="el" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>, output reg[2:0] o_funct3, input wire[`OPCODE_WIDTH-1:0] <a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>, output reg[`OPCODE_WIDTH-1:0] o_opcode, input wire[31:0] <a class="el" href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a>, output reg[31:0] <a class="el" href="as__rv32i__fetch_8c.html#ab5091cd2b5ce373bca9c5171c6295695">o_pc</a>, input wire i_wr_rd, output reg <a class="el" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a>, input wire[4:0] i_rd_addr, output reg[4:0] <a class="el" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a>, input wire[31:0] i_rd, output reg[31:0] <a class="el" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a>, output reg[31:0] o_data_store, output reg[31:0] o_data_load, output reg[3:0] <a class="el" href="as__rv32i__core_8c.html#a2901c75327328eb671d97d1903a716ce">o_wr_mask</a>, output reg o_wr_mem, output reg <a class="el" href="as__rv32i__core_8c.html#a6ecbcf3261967e9178a9873642ea80ec">o_stb_data</a>, input wire <a class="el" href="as__rv32i__core_8c.html#a7f6af90859c73e1455f4c2fa4025a9d8">i_ack_data</a>, input wire i_stall_from_alu, input wire <a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>, output reg <a class="el" href="as__rv32i__fetch_8c.html#ab5d289c68120d8180db9c4a85b14137a">o_ce</a>, input wire <a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a>, output reg <a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a>, input wire <a class="el" href="as__rv32i__fetch_8c.html#a1dc65af1784a8e45813c29a53ff4466d">i_flush</a>, output reg <a class="el" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a>)</td></tr>
<tr class="separator:a69f79b67ff8c0ab6c3c2331af5f5d345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b949d6188f5168dddf554acf134c84c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__memoryaccess_8c.html#a7b949d6188f5168dddf554acf134c84c">always</a> (posedge <a class="el" href="as__rv32i__core_8c.html#a33f7f7b84d41aa5d9591e6dc3989772d">i_clk</a>, negedge <a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__core_8c.html#a60d5f6dba7a5ba687300647fb4c30277">if</a>(!<a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>) <a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <a class="el" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a>&lt;=0</td></tr>
<tr class="separator:a7b949d6188f5168dddf554acf134c84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a614d07c52968e85ca8483741458498d2"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__memoryaccess_8c.html#a614d07c52968e85ca8483741458498d2">data_store_d</a></td></tr>
<tr class="separator:a614d07c52968e85ca8483741458498d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738ff8ddec9bd1afb35c53f8533290ea"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__memoryaccess_8c.html#a738ff8ddec9bd1afb35c53f8533290ea">data_load_d</a></td></tr>
<tr class="separator:a738ff8ddec9bd1afb35c53f8533290ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91541600b4eab3c9a7da780793ae4b13"><td class="memItemLeft" align="right" valign="top">reg[3:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__memoryaccess_8c.html#a91541600b4eab3c9a7da780793ae4b13">wr_mask_d</a></td></tr>
<tr class="separator:a91541600b4eab3c9a7da780793ae4b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f846ad3a038f7753ce1629b3ffc3673"><td class="memItemLeft" align="right" valign="top">wire[1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__memoryaccess_8c.html#a2f846ad3a038f7753ce1629b3ffc3673">addr_2</a> = <a class="el" href="as__rv32i__csr_8c.html#aba4226798438727ff4bfcb13fb67d990">i_y</a>[1:0]</td></tr>
<tr class="separator:a2f846ad3a038f7753ce1629b3ffc3673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea7a382ba62ed326b9f6b02e5cf68b7"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__memoryaccess_8c.html#a1ea7a382ba62ed326b9f6b02e5cf68b7">stall_bit</a> = <a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a> || <a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a></td></tr>
<tr class="separator:a1ea7a382ba62ed326b9f6b02e5cf68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a7b949d6188f5168dddf554acf134c84c" name="a7b949d6188f5168dddf554acf134c84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b949d6188f5168dddf554acf134c84c">&#9670;&#160;</a></span>always()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">always </td>
          <td>(</td>
          <td class="paramtype">posedge&#160;</td>
          <td class="paramname"><em>i_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">negedge&#160;</td>
          <td class="paramname"><em>i_rst_n</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a69f79b67ff8c0ab6c3c2331af5f5d345" name="a69f79b67ff8c0ab6c3c2331af5f5d345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f79b67ff8c0ab6c3c2331af5f5d345">&#9670;&#160;</a></span>as_rv32i_memoryaccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_memoryaccess </td>
          <td>(</td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="as__rv32i__core_8c.html#a42126a58596174c8d938df99eaeee057">i_rst_n</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rs2</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_din</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_y</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_y</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_funct3</em>[2:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_funct3</em>[2:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_opcode</em>[`OPCODE_WIDTH-1:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_opcode</em>[`OPCODE_WIDTH-1:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_pc</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_pc</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_wr_rd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_wr_rd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rd_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rd_addr</em>[4:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_rd</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_rd</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_data_store</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_data_load</em>[31:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_wr_mask</em>[3:0], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_wr_mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_stb_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_ack_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_stall_from_alu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_ce</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_ce</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_stall</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_stall</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input wire&#160;</td>
          <td class="paramname"><em>i_flush</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output reg&#160;</td>
          <td class="paramname"><em>o_flush</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i_wr_rd</td><td>Basereg Control ///  </td></tr>
    <tr><td class="paramname">o_data_store</td><td>Data Memory Control ///  </td></tr>
    <tr><td class="paramname">i_stall_from_alu</td><td>Pipeline Control /// </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a2f846ad3a038f7753ce1629b3ffc3673" name="a2f846ad3a038f7753ce1629b3ffc3673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f846ad3a038f7753ce1629b3ffc3673">&#9670;&#160;</a></span>addr_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire [1:0] addr_2 = <a class="el" href="as__rv32i__csr_8c.html#aba4226798438727ff4bfcb13fb67d990">i_y</a>[1:0]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__memoryaccess_8c_source.html#l00074">74</a> of file <a class="el" href="as__rv32i__memoryaccess_8c_source.html">as_rv32i_memoryaccess.c</a>.</p>

</div>
</div>
<a id="a738ff8ddec9bd1afb35c53f8533290ea" name="a738ff8ddec9bd1afb35c53f8533290ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a738ff8ddec9bd1afb35c53f8533290ea">&#9670;&#160;</a></span>data_load_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] data_load_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__memoryaccess_8c_source.html#l00072">72</a> of file <a class="el" href="as__rv32i__memoryaccess_8c_source.html">as_rv32i_memoryaccess.c</a>.</p>

</div>
</div>
<a id="a614d07c52968e85ca8483741458498d2" name="a614d07c52968e85ca8483741458498d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a614d07c52968e85ca8483741458498d2">&#9670;&#160;</a></span>data_store_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] data_store_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__memoryaccess_8c_source.html#l00071">71</a> of file <a class="el" href="as__rv32i__memoryaccess_8c_source.html">as_rv32i_memoryaccess.c</a>.</p>

</div>
</div>
<a id="a1ea7a382ba62ed326b9f6b02e5cf68b7" name="a1ea7a382ba62ed326b9f6b02e5cf68b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea7a382ba62ed326b9f6b02e5cf68b7">&#9670;&#160;</a></span>stall_bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire stall_bit = <a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a> || <a class="el" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__memoryaccess_8c_source.html#l00075">75</a> of file <a class="el" href="as__rv32i__memoryaccess_8c_source.html">as_rv32i_memoryaccess.c</a>.</p>

</div>
</div>
<a id="a91541600b4eab3c9a7da780793ae4b13" name="a91541600b4eab3c9a7da780793ae4b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91541600b4eab3c9a7da780793ae4b13">&#9670;&#160;</a></span>wr_mask_d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [3:0] wr_mask_d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__memoryaccess_8c_source.html#l00073">73</a> of file <a class="el" href="as__rv32i__memoryaccess_8c_source.html">as_rv32i_memoryaccess.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_275d7bbcd657260ed72fb35e0e3948dd.html">Docs</a></li><li class="navelem"><a class="el" href="dir_569154f18a69f4f69df5baf3de4c8d50.html">RTL</a></li><li class="navelem"><a class="el" href="as__rv32i__memoryaccess_8c.html">as_rv32i_memoryaccess.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
