
submarine-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c234  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  0800c3c4  0800c3c4  0000d3c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c764  0800c764  0000e15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c764  0800c764  0000d764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c76c  0800c76c  0000e15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c76c  0800c76c  0000d76c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c770  0800c770  0000d770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  0800c774  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e15c  2**0
                  CONTENTS
 10 .bss          00001f00  2000015c  2000015c  0000e15c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000205c  2000205c  0000e15c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e15c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b284  00000000  00000000  0000e18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003dd9  00000000  00000000  00029410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001800  00000000  00000000  0002d1f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012ab  00000000  00000000  0002e9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026b8b  00000000  00000000  0002fc9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001db67  00000000  00000000  00056826  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0474  00000000  00000000  0007438d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00154801  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007218  00000000  00000000  00154844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  0015ba5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000015c 	.word	0x2000015c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c3ac 	.word	0x0800c3ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000160 	.word	0x20000160
 80001cc:	0800c3ac 	.word	0x0800c3ac

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_uldivmod>:
 8000618:	b953      	cbnz	r3, 8000630 <__aeabi_uldivmod+0x18>
 800061a:	b94a      	cbnz	r2, 8000630 <__aeabi_uldivmod+0x18>
 800061c:	2900      	cmp	r1, #0
 800061e:	bf08      	it	eq
 8000620:	2800      	cmpeq	r0, #0
 8000622:	bf1c      	itt	ne
 8000624:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000628:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800062c:	f000 b988 	b.w	8000940 <__aeabi_idiv0>
 8000630:	f1ad 0c08 	sub.w	ip, sp, #8
 8000634:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000638:	f000 f806 	bl	8000648 <__udivmoddi4>
 800063c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000640:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000644:	b004      	add	sp, #16
 8000646:	4770      	bx	lr

08000648 <__udivmoddi4>:
 8000648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800064c:	9d08      	ldr	r5, [sp, #32]
 800064e:	468e      	mov	lr, r1
 8000650:	4604      	mov	r4, r0
 8000652:	4688      	mov	r8, r1
 8000654:	2b00      	cmp	r3, #0
 8000656:	d14a      	bne.n	80006ee <__udivmoddi4+0xa6>
 8000658:	428a      	cmp	r2, r1
 800065a:	4617      	mov	r7, r2
 800065c:	d962      	bls.n	8000724 <__udivmoddi4+0xdc>
 800065e:	fab2 f682 	clz	r6, r2
 8000662:	b14e      	cbz	r6, 8000678 <__udivmoddi4+0x30>
 8000664:	f1c6 0320 	rsb	r3, r6, #32
 8000668:	fa01 f806 	lsl.w	r8, r1, r6
 800066c:	fa20 f303 	lsr.w	r3, r0, r3
 8000670:	40b7      	lsls	r7, r6
 8000672:	ea43 0808 	orr.w	r8, r3, r8
 8000676:	40b4      	lsls	r4, r6
 8000678:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800067c:	fa1f fc87 	uxth.w	ip, r7
 8000680:	fbb8 f1fe 	udiv	r1, r8, lr
 8000684:	0c23      	lsrs	r3, r4, #16
 8000686:	fb0e 8811 	mls	r8, lr, r1, r8
 800068a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800068e:	fb01 f20c 	mul.w	r2, r1, ip
 8000692:	429a      	cmp	r2, r3
 8000694:	d909      	bls.n	80006aa <__udivmoddi4+0x62>
 8000696:	18fb      	adds	r3, r7, r3
 8000698:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800069c:	f080 80ea 	bcs.w	8000874 <__udivmoddi4+0x22c>
 80006a0:	429a      	cmp	r2, r3
 80006a2:	f240 80e7 	bls.w	8000874 <__udivmoddi4+0x22c>
 80006a6:	3902      	subs	r1, #2
 80006a8:	443b      	add	r3, r7
 80006aa:	1a9a      	subs	r2, r3, r2
 80006ac:	b2a3      	uxth	r3, r4
 80006ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80006b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80006be:	459c      	cmp	ip, r3
 80006c0:	d909      	bls.n	80006d6 <__udivmoddi4+0x8e>
 80006c2:	18fb      	adds	r3, r7, r3
 80006c4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80006c8:	f080 80d6 	bcs.w	8000878 <__udivmoddi4+0x230>
 80006cc:	459c      	cmp	ip, r3
 80006ce:	f240 80d3 	bls.w	8000878 <__udivmoddi4+0x230>
 80006d2:	443b      	add	r3, r7
 80006d4:	3802      	subs	r0, #2
 80006d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006da:	eba3 030c 	sub.w	r3, r3, ip
 80006de:	2100      	movs	r1, #0
 80006e0:	b11d      	cbz	r5, 80006ea <__udivmoddi4+0xa2>
 80006e2:	40f3      	lsrs	r3, r6
 80006e4:	2200      	movs	r2, #0
 80006e6:	e9c5 3200 	strd	r3, r2, [r5]
 80006ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ee:	428b      	cmp	r3, r1
 80006f0:	d905      	bls.n	80006fe <__udivmoddi4+0xb6>
 80006f2:	b10d      	cbz	r5, 80006f8 <__udivmoddi4+0xb0>
 80006f4:	e9c5 0100 	strd	r0, r1, [r5]
 80006f8:	2100      	movs	r1, #0
 80006fa:	4608      	mov	r0, r1
 80006fc:	e7f5      	b.n	80006ea <__udivmoddi4+0xa2>
 80006fe:	fab3 f183 	clz	r1, r3
 8000702:	2900      	cmp	r1, #0
 8000704:	d146      	bne.n	8000794 <__udivmoddi4+0x14c>
 8000706:	4573      	cmp	r3, lr
 8000708:	d302      	bcc.n	8000710 <__udivmoddi4+0xc8>
 800070a:	4282      	cmp	r2, r0
 800070c:	f200 8105 	bhi.w	800091a <__udivmoddi4+0x2d2>
 8000710:	1a84      	subs	r4, r0, r2
 8000712:	eb6e 0203 	sbc.w	r2, lr, r3
 8000716:	2001      	movs	r0, #1
 8000718:	4690      	mov	r8, r2
 800071a:	2d00      	cmp	r5, #0
 800071c:	d0e5      	beq.n	80006ea <__udivmoddi4+0xa2>
 800071e:	e9c5 4800 	strd	r4, r8, [r5]
 8000722:	e7e2      	b.n	80006ea <__udivmoddi4+0xa2>
 8000724:	2a00      	cmp	r2, #0
 8000726:	f000 8090 	beq.w	800084a <__udivmoddi4+0x202>
 800072a:	fab2 f682 	clz	r6, r2
 800072e:	2e00      	cmp	r6, #0
 8000730:	f040 80a4 	bne.w	800087c <__udivmoddi4+0x234>
 8000734:	1a8a      	subs	r2, r1, r2
 8000736:	0c03      	lsrs	r3, r0, #16
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	b280      	uxth	r0, r0
 800073e:	b2bc      	uxth	r4, r7
 8000740:	2101      	movs	r1, #1
 8000742:	fbb2 fcfe 	udiv	ip, r2, lr
 8000746:	fb0e 221c 	mls	r2, lr, ip, r2
 800074a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800074e:	fb04 f20c 	mul.w	r2, r4, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d907      	bls.n	8000766 <__udivmoddi4+0x11e>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800075c:	d202      	bcs.n	8000764 <__udivmoddi4+0x11c>
 800075e:	429a      	cmp	r2, r3
 8000760:	f200 80e0 	bhi.w	8000924 <__udivmoddi4+0x2dc>
 8000764:	46c4      	mov	ip, r8
 8000766:	1a9b      	subs	r3, r3, r2
 8000768:	fbb3 f2fe 	udiv	r2, r3, lr
 800076c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000770:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000774:	fb02 f404 	mul.w	r4, r2, r4
 8000778:	429c      	cmp	r4, r3
 800077a:	d907      	bls.n	800078c <__udivmoddi4+0x144>
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000782:	d202      	bcs.n	800078a <__udivmoddi4+0x142>
 8000784:	429c      	cmp	r4, r3
 8000786:	f200 80ca 	bhi.w	800091e <__udivmoddi4+0x2d6>
 800078a:	4602      	mov	r2, r0
 800078c:	1b1b      	subs	r3, r3, r4
 800078e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000792:	e7a5      	b.n	80006e0 <__udivmoddi4+0x98>
 8000794:	f1c1 0620 	rsb	r6, r1, #32
 8000798:	408b      	lsls	r3, r1
 800079a:	fa22 f706 	lsr.w	r7, r2, r6
 800079e:	431f      	orrs	r7, r3
 80007a0:	fa0e f401 	lsl.w	r4, lr, r1
 80007a4:	fa20 f306 	lsr.w	r3, r0, r6
 80007a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007b0:	4323      	orrs	r3, r4
 80007b2:	fa00 f801 	lsl.w	r8, r0, r1
 80007b6:	fa1f fc87 	uxth.w	ip, r7
 80007ba:	fbbe f0f9 	udiv	r0, lr, r9
 80007be:	0c1c      	lsrs	r4, r3, #16
 80007c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007cc:	45a6      	cmp	lr, r4
 80007ce:	fa02 f201 	lsl.w	r2, r2, r1
 80007d2:	d909      	bls.n	80007e8 <__udivmoddi4+0x1a0>
 80007d4:	193c      	adds	r4, r7, r4
 80007d6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80007da:	f080 809c 	bcs.w	8000916 <__udivmoddi4+0x2ce>
 80007de:	45a6      	cmp	lr, r4
 80007e0:	f240 8099 	bls.w	8000916 <__udivmoddi4+0x2ce>
 80007e4:	3802      	subs	r0, #2
 80007e6:	443c      	add	r4, r7
 80007e8:	eba4 040e 	sub.w	r4, r4, lr
 80007ec:	fa1f fe83 	uxth.w	lr, r3
 80007f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80007f4:	fb09 4413 	mls	r4, r9, r3, r4
 80007f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000800:	45a4      	cmp	ip, r4
 8000802:	d908      	bls.n	8000816 <__udivmoddi4+0x1ce>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800080a:	f080 8082 	bcs.w	8000912 <__udivmoddi4+0x2ca>
 800080e:	45a4      	cmp	ip, r4
 8000810:	d97f      	bls.n	8000912 <__udivmoddi4+0x2ca>
 8000812:	3b02      	subs	r3, #2
 8000814:	443c      	add	r4, r7
 8000816:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800081a:	eba4 040c 	sub.w	r4, r4, ip
 800081e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000822:	4564      	cmp	r4, ip
 8000824:	4673      	mov	r3, lr
 8000826:	46e1      	mov	r9, ip
 8000828:	d362      	bcc.n	80008f0 <__udivmoddi4+0x2a8>
 800082a:	d05f      	beq.n	80008ec <__udivmoddi4+0x2a4>
 800082c:	b15d      	cbz	r5, 8000846 <__udivmoddi4+0x1fe>
 800082e:	ebb8 0203 	subs.w	r2, r8, r3
 8000832:	eb64 0409 	sbc.w	r4, r4, r9
 8000836:	fa04 f606 	lsl.w	r6, r4, r6
 800083a:	fa22 f301 	lsr.w	r3, r2, r1
 800083e:	431e      	orrs	r6, r3
 8000840:	40cc      	lsrs	r4, r1
 8000842:	e9c5 6400 	strd	r6, r4, [r5]
 8000846:	2100      	movs	r1, #0
 8000848:	e74f      	b.n	80006ea <__udivmoddi4+0xa2>
 800084a:	fbb1 fcf2 	udiv	ip, r1, r2
 800084e:	0c01      	lsrs	r1, r0, #16
 8000850:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000854:	b280      	uxth	r0, r0
 8000856:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800085a:	463b      	mov	r3, r7
 800085c:	4638      	mov	r0, r7
 800085e:	463c      	mov	r4, r7
 8000860:	46b8      	mov	r8, r7
 8000862:	46be      	mov	lr, r7
 8000864:	2620      	movs	r6, #32
 8000866:	fbb1 f1f7 	udiv	r1, r1, r7
 800086a:	eba2 0208 	sub.w	r2, r2, r8
 800086e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000872:	e766      	b.n	8000742 <__udivmoddi4+0xfa>
 8000874:	4601      	mov	r1, r0
 8000876:	e718      	b.n	80006aa <__udivmoddi4+0x62>
 8000878:	4610      	mov	r0, r2
 800087a:	e72c      	b.n	80006d6 <__udivmoddi4+0x8e>
 800087c:	f1c6 0220 	rsb	r2, r6, #32
 8000880:	fa2e f302 	lsr.w	r3, lr, r2
 8000884:	40b7      	lsls	r7, r6
 8000886:	40b1      	lsls	r1, r6
 8000888:	fa20 f202 	lsr.w	r2, r0, r2
 800088c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000890:	430a      	orrs	r2, r1
 8000892:	fbb3 f8fe 	udiv	r8, r3, lr
 8000896:	b2bc      	uxth	r4, r7
 8000898:	fb0e 3318 	mls	r3, lr, r8, r3
 800089c:	0c11      	lsrs	r1, r2, #16
 800089e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008a2:	fb08 f904 	mul.w	r9, r8, r4
 80008a6:	40b0      	lsls	r0, r6
 80008a8:	4589      	cmp	r9, r1
 80008aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008ae:	b280      	uxth	r0, r0
 80008b0:	d93e      	bls.n	8000930 <__udivmoddi4+0x2e8>
 80008b2:	1879      	adds	r1, r7, r1
 80008b4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80008b8:	d201      	bcs.n	80008be <__udivmoddi4+0x276>
 80008ba:	4589      	cmp	r9, r1
 80008bc:	d81f      	bhi.n	80008fe <__udivmoddi4+0x2b6>
 80008be:	eba1 0109 	sub.w	r1, r1, r9
 80008c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008c6:	fb09 f804 	mul.w	r8, r9, r4
 80008ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80008ce:	b292      	uxth	r2, r2
 80008d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008d4:	4542      	cmp	r2, r8
 80008d6:	d229      	bcs.n	800092c <__udivmoddi4+0x2e4>
 80008d8:	18ba      	adds	r2, r7, r2
 80008da:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80008de:	d2c4      	bcs.n	800086a <__udivmoddi4+0x222>
 80008e0:	4542      	cmp	r2, r8
 80008e2:	d2c2      	bcs.n	800086a <__udivmoddi4+0x222>
 80008e4:	f1a9 0102 	sub.w	r1, r9, #2
 80008e8:	443a      	add	r2, r7
 80008ea:	e7be      	b.n	800086a <__udivmoddi4+0x222>
 80008ec:	45f0      	cmp	r8, lr
 80008ee:	d29d      	bcs.n	800082c <__udivmoddi4+0x1e4>
 80008f0:	ebbe 0302 	subs.w	r3, lr, r2
 80008f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008f8:	3801      	subs	r0, #1
 80008fa:	46e1      	mov	r9, ip
 80008fc:	e796      	b.n	800082c <__udivmoddi4+0x1e4>
 80008fe:	eba7 0909 	sub.w	r9, r7, r9
 8000902:	4449      	add	r1, r9
 8000904:	f1a8 0c02 	sub.w	ip, r8, #2
 8000908:	fbb1 f9fe 	udiv	r9, r1, lr
 800090c:	fb09 f804 	mul.w	r8, r9, r4
 8000910:	e7db      	b.n	80008ca <__udivmoddi4+0x282>
 8000912:	4673      	mov	r3, lr
 8000914:	e77f      	b.n	8000816 <__udivmoddi4+0x1ce>
 8000916:	4650      	mov	r0, sl
 8000918:	e766      	b.n	80007e8 <__udivmoddi4+0x1a0>
 800091a:	4608      	mov	r0, r1
 800091c:	e6fd      	b.n	800071a <__udivmoddi4+0xd2>
 800091e:	443b      	add	r3, r7
 8000920:	3a02      	subs	r2, #2
 8000922:	e733      	b.n	800078c <__udivmoddi4+0x144>
 8000924:	f1ac 0c02 	sub.w	ip, ip, #2
 8000928:	443b      	add	r3, r7
 800092a:	e71c      	b.n	8000766 <__udivmoddi4+0x11e>
 800092c:	4649      	mov	r1, r9
 800092e:	e79c      	b.n	800086a <__udivmoddi4+0x222>
 8000930:	eba1 0109 	sub.w	r1, r1, r9
 8000934:	46c4      	mov	ip, r8
 8000936:	fbb1 f9fe 	udiv	r9, r1, lr
 800093a:	fb09 f804 	mul.w	r8, r9, r4
 800093e:	e7c4      	b.n	80008ca <__udivmoddi4+0x282>

08000940 <__aeabi_idiv0>:
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000948:	b0ed      	sub	sp, #436	@ 0x1b4
 800094a:	af10      	add	r7, sp, #64	@ 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800094c:	f001 f89a 	bl	8001a84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000950:	f000 fac6 	bl	8000ee0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000954:	f000 fc36 	bl	80011c4 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000958:	f009 fe18 	bl	800a58c <MX_USB_DEVICE_Init>
  MX_USART2_UART_Init();
 800095c:	f000 fc08 	bl	8001170 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000960:	f000 fba8 	bl	80010b4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000964:	f000 fb78 	bl	8001058 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000968:	f000 fb24 	bl	8000fb4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  // Initialize glider state
  memset(&g_glider_state, 0, sizeof(GliderState));
 800096c:	2218      	movs	r2, #24
 800096e:	2100      	movs	r1, #0
 8000970:	48a3      	ldr	r0, [pc, #652]	@ (8000c00 <main+0x2bc>)
 8000972:	f00a fccc 	bl	800b30e <memset>
  g_glider_state.status = 0; // 0: Normal
 8000976:	4ba2      	ldr	r3, [pc, #648]	@ (8000c00 <main+0x2bc>)
 8000978:	2200      	movs	r2, #0
 800097a:	60da      	str	r2, [r3, #12]
  g_glider_state.is_motor_on = false;
 800097c:	4ba0      	ldr	r3, [pc, #640]	@ (8000c00 <main+0x2bc>)
 800097e:	2200      	movs	r2, #0
 8000980:	751a      	strb	r2, [r3, #20]

  // Initialize random seed
  srand(HAL_GetTick());
 8000982:	f001 f8e5 	bl	8001b50 <HAL_GetTick>
 8000986:	4603      	mov	r3, r0
 8000988:	4618      	mov	r0, r3
 800098a:	f00a fb19 	bl	800afc0 <srand>

  // Start UART reception in interrupt mode
  // HAL_UART_Receive_IT(&UART_HANDLE, &g_rx_data, 1);  // Temporarily disabled

  send_log("--- TEST START 9600 BAUD ---\r\n");
 800098e:	489d      	ldr	r0, [pc, #628]	@ (8000c04 <main+0x2c0>)
 8000990:	f000 fc9c 	bl	80012cc <send_log>

  // Scan I2C bus for devices
  send_log("[I2C] Scanning bus...\r\n");
 8000994:	489c      	ldr	r0, [pc, #624]	@ (8000c08 <main+0x2c4>)
 8000996:	f000 fc99 	bl	80012cc <send_log>
  HAL_Delay(100);
 800099a:	2064      	movs	r0, #100	@ 0x64
 800099c:	f001 f8e4 	bl	8001b68 <HAL_Delay>
  int found = 0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  for(uint8_t addr = 1; addr < 128; addr++)
 80009a6:	2301      	movs	r3, #1
 80009a8:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
 80009ac:	e023      	b.n	80009f6 <main+0xb2>
  {
      if(HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 10) == HAL_OK)
 80009ae:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	b299      	uxth	r1, r3
 80009b8:	230a      	movs	r3, #10
 80009ba:	2201      	movs	r2, #1
 80009bc:	4893      	ldr	r0, [pc, #588]	@ (8000c0c <main+0x2c8>)
 80009be:	f002 fcc1 	bl	8003344 <HAL_I2C_IsDeviceReady>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d111      	bne.n	80009ec <main+0xa8>
      {
          char msg[50];
          snprintf(msg, sizeof(msg), "[I2C] Device found at 0x%02X\r\n", addr);
 80009c8:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 80009cc:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 80009d0:	4a8f      	ldr	r2, [pc, #572]	@ (8000c10 <main+0x2cc>)
 80009d2:	2132      	movs	r1, #50	@ 0x32
 80009d4:	f00a fc22 	bl	800b21c <sniprintf>
          send_log(msg);
 80009d8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fc75 	bl	80012cc <send_log>
          found++;
 80009e2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80009e6:	3301      	adds	r3, #1
 80009e8:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  for(uint8_t addr = 1; addr < 128; addr++)
 80009ec:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 80009f0:	3301      	adds	r3, #1
 80009f2:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
 80009f6:	f997 3163 	ldrsb.w	r3, [r7, #355]	@ 0x163
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	dad7      	bge.n	80009ae <main+0x6a>
      }
  }
  if(found == 0)
 80009fe:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d102      	bne.n	8000a0c <main+0xc8>
  {
      send_log("[I2C] No devices found - check wiring!\r\n");
 8000a06:	4883      	ldr	r0, [pc, #524]	@ (8000c14 <main+0x2d0>)
 8000a08:	f000 fc60 	bl	80012cc <send_log>
  }

  // Initialize BNO055 IMU
  HAL_Delay(100);
 8000a0c:	2064      	movs	r0, #100	@ 0x64
 8000a0e:	f001 f8ab 	bl	8001b68 <HAL_Delay>
  uint8_t bno_id = 0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
  
  // Try address 0x28 first
  if(HAL_I2C_Mem_Read(&hi2c1, (0x28 << 1), 0x00, 1, &bno_id, 1, 100) == HAL_OK && bno_id == 0xA0)
 8000a18:	2364      	movs	r3, #100	@ 0x64
 8000a1a:	9302      	str	r3, [sp, #8]
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	9301      	str	r3, [sp, #4]
 8000a20:	f207 1353 	addw	r3, r7, #339	@ 0x153
 8000a24:	9300      	str	r3, [sp, #0]
 8000a26:	2301      	movs	r3, #1
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2150      	movs	r1, #80	@ 0x50
 8000a2c:	4877      	ldr	r0, [pc, #476]	@ (8000c0c <main+0x2c8>)
 8000a2e:	f002 fa57 	bl	8002ee0 <HAL_I2C_Mem_Read>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d179      	bne.n	8000b2c <main+0x1e8>
 8000a38:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8000a3c:	2ba0      	cmp	r3, #160	@ 0xa0
 8000a3e:	d175      	bne.n	8000b2c <main+0x1e8>
  {
      bno_i2c_addr = 0x28;
 8000a40:	4b75      	ldr	r3, [pc, #468]	@ (8000c18 <main+0x2d4>)
 8000a42:	2228      	movs	r2, #40	@ 0x28
 8000a44:	701a      	strb	r2, [r3, #0]
      send_log("[IMU] BNO055 detected at 0x28\r\n");
 8000a46:	4875      	ldr	r0, [pc, #468]	@ (8000c1c <main+0x2d8>)
 8000a48:	f000 fc40 	bl	80012cc <send_log>
      
      // Set to CONFIG mode
      uint8_t config_mode = 0x00;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
      HAL_I2C_Mem_Write(&hi2c1, (bno_i2c_addr << 1), 0x3D, 1, &config_mode, 1, 100);
 8000a52:	4b71      	ldr	r3, [pc, #452]	@ (8000c18 <main+0x2d4>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	b299      	uxth	r1, r3
 8000a5a:	2364      	movs	r3, #100	@ 0x64
 8000a5c:	9302      	str	r3, [sp, #8]
 8000a5e:	2301      	movs	r3, #1
 8000a60:	9301      	str	r3, [sp, #4]
 8000a62:	f507 73a9 	add.w	r3, r7, #338	@ 0x152
 8000a66:	9300      	str	r3, [sp, #0]
 8000a68:	2301      	movs	r3, #1
 8000a6a:	223d      	movs	r2, #61	@ 0x3d
 8000a6c:	4867      	ldr	r0, [pc, #412]	@ (8000c0c <main+0x2c8>)
 8000a6e:	f002 f93d 	bl	8002cec <HAL_I2C_Mem_Write>
      HAL_Delay(25);
 8000a72:	2019      	movs	r0, #25
 8000a74:	f001 f878 	bl	8001b68 <HAL_Delay>
      
      // Set to NDOF mode (9-axis fusion)
      uint8_t ndof_mode = 0x0C;
 8000a78:	230c      	movs	r3, #12
 8000a7a:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
      HAL_I2C_Mem_Write(&hi2c1, (bno_i2c_addr << 1), 0x3D, 1, &ndof_mode, 1, 100);
 8000a7e:	4b66      	ldr	r3, [pc, #408]	@ (8000c18 <main+0x2d4>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	b299      	uxth	r1, r3
 8000a86:	2364      	movs	r3, #100	@ 0x64
 8000a88:	9302      	str	r3, [sp, #8]
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	9301      	str	r3, [sp, #4]
 8000a8e:	f207 1351 	addw	r3, r7, #337	@ 0x151
 8000a92:	9300      	str	r3, [sp, #0]
 8000a94:	2301      	movs	r3, #1
 8000a96:	223d      	movs	r2, #61	@ 0x3d
 8000a98:	485c      	ldr	r0, [pc, #368]	@ (8000c0c <main+0x2c8>)
 8000a9a:	f002 f927 	bl	8002cec <HAL_I2C_Mem_Write>
      HAL_Delay(100);  // Increased delay for sensor stabilization
 8000a9e:	2064      	movs	r0, #100	@ 0x64
 8000aa0:	f001 f862 	bl	8001b68 <HAL_Delay>
      
      // Check current mode
      uint8_t current_mode = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	f887 3150 	strb.w	r3, [r7, #336]	@ 0x150
      HAL_I2C_Mem_Read(&hi2c1, (bno_i2c_addr << 1), 0x3D, 1, &current_mode, 1, 100);
 8000aaa:	4b5b      	ldr	r3, [pc, #364]	@ (8000c18 <main+0x2d4>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	b299      	uxth	r1, r3
 8000ab2:	2364      	movs	r3, #100	@ 0x64
 8000ab4:	9302      	str	r3, [sp, #8]
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	9301      	str	r3, [sp, #4]
 8000aba:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8000abe:	9300      	str	r3, [sp, #0]
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	223d      	movs	r2, #61	@ 0x3d
 8000ac4:	4851      	ldr	r0, [pc, #324]	@ (8000c0c <main+0x2c8>)
 8000ac6:	f002 fa0b 	bl	8002ee0 <HAL_I2C_Mem_Read>
      char mode_msg[50];
      snprintf(mode_msg, sizeof(mode_msg), "[IMU] Mode: 0x%02X\r\n", current_mode);
 8000aca:	f897 3150 	ldrb.w	r3, [r7, #336]	@ 0x150
 8000ace:	f107 0018 	add.w	r0, r7, #24
 8000ad2:	4a53      	ldr	r2, [pc, #332]	@ (8000c20 <main+0x2dc>)
 8000ad4:	2132      	movs	r1, #50	@ 0x32
 8000ad6:	f00a fba1 	bl	800b21c <sniprintf>
      send_log(mode_msg);
 8000ada:	f107 0318 	add.w	r3, r7, #24
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f000 fbf4 	bl	80012cc <send_log>
      
      // Check calibration status
      uint8_t calib = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
      HAL_I2C_Mem_Read(&hi2c1, (bno_i2c_addr << 1), 0x35, 1, &calib, 1, 100);
 8000aea:	4b4b      	ldr	r3, [pc, #300]	@ (8000c18 <main+0x2d4>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	b299      	uxth	r1, r3
 8000af2:	2364      	movs	r3, #100	@ 0x64
 8000af4:	9302      	str	r3, [sp, #8]
 8000af6:	2301      	movs	r3, #1
 8000af8:	9301      	str	r3, [sp, #4]
 8000afa:	f207 134f 	addw	r3, r7, #335	@ 0x14f
 8000afe:	9300      	str	r3, [sp, #0]
 8000b00:	2301      	movs	r3, #1
 8000b02:	2235      	movs	r2, #53	@ 0x35
 8000b04:	4841      	ldr	r0, [pc, #260]	@ (8000c0c <main+0x2c8>)
 8000b06:	f002 f9eb 	bl	8002ee0 <HAL_I2C_Mem_Read>
      char calib_msg[50];
      snprintf(calib_msg, sizeof(calib_msg), "[IMU] Calib: 0x%02X\r\n", calib);
 8000b0a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8000b0e:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000b12:	4a44      	ldr	r2, [pc, #272]	@ (8000c24 <main+0x2e0>)
 8000b14:	2132      	movs	r1, #50	@ 0x32
 8000b16:	f00a fb81 	bl	800b21c <sniprintf>
      send_log(calib_msg);
 8000b1a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 fbd4 	bl	80012cc <send_log>
      
      send_log("[IMU] Initialized OK\r\n");
 8000b24:	4840      	ldr	r0, [pc, #256]	@ (8000c28 <main+0x2e4>)
 8000b26:	f000 fbd1 	bl	80012cc <send_log>
  {
 8000b2a:	e086      	b.n	8000c3a <main+0x2f6>
  }
  // Try address 0x29
  else if(HAL_I2C_Mem_Read(&hi2c1, (0x29 << 1), 0x00, 1, &bno_id, 1, 100) == HAL_OK && bno_id == 0xA0)
 8000b2c:	2364      	movs	r3, #100	@ 0x64
 8000b2e:	9302      	str	r3, [sp, #8]
 8000b30:	2301      	movs	r3, #1
 8000b32:	9301      	str	r3, [sp, #4]
 8000b34:	f207 1353 	addw	r3, r7, #339	@ 0x153
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2152      	movs	r1, #82	@ 0x52
 8000b40:	4832      	ldr	r0, [pc, #200]	@ (8000c0c <main+0x2c8>)
 8000b42:	f002 f9cd 	bl	8002ee0 <HAL_I2C_Mem_Read>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d173      	bne.n	8000c34 <main+0x2f0>
 8000b4c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8000b50:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b52:	d16f      	bne.n	8000c34 <main+0x2f0>
  {
      bno_i2c_addr = 0x29;
 8000b54:	4b30      	ldr	r3, [pc, #192]	@ (8000c18 <main+0x2d4>)
 8000b56:	2229      	movs	r2, #41	@ 0x29
 8000b58:	701a      	strb	r2, [r3, #0]
      send_log("[IMU] BNO055 detected at 0x29\r\n");
 8000b5a:	4834      	ldr	r0, [pc, #208]	@ (8000c2c <main+0x2e8>)
 8000b5c:	f000 fbb6 	bl	80012cc <send_log>
      
      uint8_t config_mode = 0x00;
 8000b60:	2300      	movs	r3, #0
 8000b62:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e
      HAL_I2C_Mem_Write(&hi2c1, (bno_i2c_addr << 1), 0x3D, 1, &config_mode, 1, 100);
 8000b66:	4b2c      	ldr	r3, [pc, #176]	@ (8000c18 <main+0x2d4>)
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	b299      	uxth	r1, r3
 8000b6e:	2364      	movs	r3, #100	@ 0x64
 8000b70:	9302      	str	r3, [sp, #8]
 8000b72:	2301      	movs	r3, #1
 8000b74:	9301      	str	r3, [sp, #4]
 8000b76:	f507 73a7 	add.w	r3, r7, #334	@ 0x14e
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	223d      	movs	r2, #61	@ 0x3d
 8000b80:	4822      	ldr	r0, [pc, #136]	@ (8000c0c <main+0x2c8>)
 8000b82:	f002 f8b3 	bl	8002cec <HAL_I2C_Mem_Write>
      HAL_Delay(25);
 8000b86:	2019      	movs	r0, #25
 8000b88:	f000 ffee 	bl	8001b68 <HAL_Delay>
      
      uint8_t ndof_mode = 0x0C;
 8000b8c:	230c      	movs	r3, #12
 8000b8e:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
      HAL_I2C_Mem_Write(&hi2c1, (bno_i2c_addr << 1), 0x3D, 1, &ndof_mode, 1, 100);
 8000b92:	4b21      	ldr	r3, [pc, #132]	@ (8000c18 <main+0x2d4>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	b299      	uxth	r1, r3
 8000b9a:	2364      	movs	r3, #100	@ 0x64
 8000b9c:	9302      	str	r3, [sp, #8]
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	9301      	str	r3, [sp, #4]
 8000ba2:	f207 134d 	addw	r3, r7, #333	@ 0x14d
 8000ba6:	9300      	str	r3, [sp, #0]
 8000ba8:	2301      	movs	r3, #1
 8000baa:	223d      	movs	r2, #61	@ 0x3d
 8000bac:	4817      	ldr	r0, [pc, #92]	@ (8000c0c <main+0x2c8>)
 8000bae:	f002 f89d 	bl	8002cec <HAL_I2C_Mem_Write>
      HAL_Delay(100);  // Increased delay
 8000bb2:	2064      	movs	r0, #100	@ 0x64
 8000bb4:	f000 ffd8 	bl	8001b68 <HAL_Delay>
      
      // Check current mode
      uint8_t current_mode = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
      HAL_I2C_Mem_Read(&hi2c1, (bno_i2c_addr << 1), 0x3D, 1, &current_mode, 1, 100);
 8000bbe:	4b16      	ldr	r3, [pc, #88]	@ (8000c18 <main+0x2d4>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	b299      	uxth	r1, r3
 8000bc6:	2364      	movs	r3, #100	@ 0x64
 8000bc8:	9302      	str	r3, [sp, #8]
 8000bca:	2301      	movs	r3, #1
 8000bcc:	9301      	str	r3, [sp, #4]
 8000bce:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	223d      	movs	r2, #61	@ 0x3d
 8000bd8:	480c      	ldr	r0, [pc, #48]	@ (8000c0c <main+0x2c8>)
 8000bda:	f002 f981 	bl	8002ee0 <HAL_I2C_Mem_Read>
      char mode_msg[50];
      snprintf(mode_msg, sizeof(mode_msg), "[IMU] Mode: 0x%02X\r\n", current_mode);
 8000bde:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8000be2:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000be6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c20 <main+0x2dc>)
 8000be8:	2132      	movs	r1, #50	@ 0x32
 8000bea:	f00a fb17 	bl	800b21c <sniprintf>
      send_log(mode_msg);
 8000bee:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f000 fb6a 	bl	80012cc <send_log>
      
      send_log("[IMU] Initialized OK at 0x29\r\n");
 8000bf8:	480d      	ldr	r0, [pc, #52]	@ (8000c30 <main+0x2ec>)
 8000bfa:	f000 fb67 	bl	80012cc <send_log>
  {
 8000bfe:	e01c      	b.n	8000c3a <main+0x2f6>
 8000c00:	200002a4 	.word	0x200002a4
 8000c04:	0800c3c4 	.word	0x0800c3c4
 8000c08:	0800c3e4 	.word	0x0800c3e4
 8000c0c:	200001c0 	.word	0x200001c0
 8000c10:	0800c3fc 	.word	0x0800c3fc
 8000c14:	0800c41c 	.word	0x0800c41c
 8000c18:	20000000 	.word	0x20000000
 8000c1c:	0800c448 	.word	0x0800c448
 8000c20:	0800c468 	.word	0x0800c468
 8000c24:	0800c480 	.word	0x0800c480
 8000c28:	0800c498 	.word	0x0800c498
 8000c2c:	0800c4b0 	.word	0x0800c4b0
 8000c30:	0800c4d0 	.word	0x0800c4d0
  }
  else
  {
      send_log("[IMU] Not found - check I2C connection\r\n");
 8000c34:	4897      	ldr	r0, [pc, #604]	@ (8000e94 <main+0x550>)
 8000c36:	f000 fb49 	bl	80012cc <send_log>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // --- 1. Non-blocking sensor data transmission every second ---
    uint32_t current_time = HAL_GetTick();
 8000c3a:	f000 ff89 	bl	8001b50 <HAL_GetTick>
 8000c3e:	f8c7 015c 	str.w	r0, [r7, #348]	@ 0x15c
    if (current_time - g_last_tx_time >= TX_INTERVAL_MS)
 8000c42:	4b95      	ldr	r3, [pc, #596]	@ (8000e98 <main+0x554>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d3f2      	bcc.n	8000c3a <main+0x2f6>
    {
        g_last_tx_time = current_time;
 8000c54:	4a90      	ldr	r2, [pc, #576]	@ (8000e98 <main+0x554>)
 8000c56:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000c5a:	6013      	str	r3, [r2, #0]

        // 1. Read IMU data (use detected address)
        HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, (bno_i2c_addr << 1), 0x1A, 1, bno_data, 6, 100);
 8000c5c:	4b8f      	ldr	r3, [pc, #572]	@ (8000e9c <main+0x558>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	b299      	uxth	r1, r3
 8000c64:	2364      	movs	r3, #100	@ 0x64
 8000c66:	9302      	str	r3, [sp, #8]
 8000c68:	2306      	movs	r3, #6
 8000c6a:	9301      	str	r3, [sp, #4]
 8000c6c:	4b8c      	ldr	r3, [pc, #560]	@ (8000ea0 <main+0x55c>)
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	2301      	movs	r3, #1
 8000c72:	221a      	movs	r2, #26
 8000c74:	488b      	ldr	r0, [pc, #556]	@ (8000ea4 <main+0x560>)
 8000c76:	f002 f933 	bl	8002ee0 <HAL_I2C_Mem_Read>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        if(status == HAL_OK)
 8000c80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d167      	bne.n	8000d58 <main+0x414>
        {
            raw_yaw = (int16_t)((bno_data[1] << 8) | bno_data[0]);
 8000c88:	4b85      	ldr	r3, [pc, #532]	@ (8000ea0 <main+0x55c>)
 8000c8a:	785b      	ldrb	r3, [r3, #1]
 8000c8c:	b21b      	sxth	r3, r3
 8000c8e:	021b      	lsls	r3, r3, #8
 8000c90:	b21a      	sxth	r2, r3
 8000c92:	4b83      	ldr	r3, [pc, #524]	@ (8000ea0 <main+0x55c>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	b21b      	sxth	r3, r3
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	b21a      	sxth	r2, r3
 8000c9c:	4b82      	ldr	r3, [pc, #520]	@ (8000ea8 <main+0x564>)
 8000c9e:	801a      	strh	r2, [r3, #0]
            raw_roll = (int16_t)((bno_data[3] << 8) | bno_data[2]);
 8000ca0:	4b7f      	ldr	r3, [pc, #508]	@ (8000ea0 <main+0x55c>)
 8000ca2:	78db      	ldrb	r3, [r3, #3]
 8000ca4:	b21b      	sxth	r3, r3
 8000ca6:	021b      	lsls	r3, r3, #8
 8000ca8:	b21a      	sxth	r2, r3
 8000caa:	4b7d      	ldr	r3, [pc, #500]	@ (8000ea0 <main+0x55c>)
 8000cac:	789b      	ldrb	r3, [r3, #2]
 8000cae:	b21b      	sxth	r3, r3
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	b21a      	sxth	r2, r3
 8000cb4:	4b7d      	ldr	r3, [pc, #500]	@ (8000eac <main+0x568>)
 8000cb6:	801a      	strh	r2, [r3, #0]
            raw_pitch = (int16_t)((bno_data[5] << 8) | bno_data[4]);
 8000cb8:	4b79      	ldr	r3, [pc, #484]	@ (8000ea0 <main+0x55c>)
 8000cba:	795b      	ldrb	r3, [r3, #5]
 8000cbc:	b21b      	sxth	r3, r3
 8000cbe:	021b      	lsls	r3, r3, #8
 8000cc0:	b21a      	sxth	r2, r3
 8000cc2:	4b77      	ldr	r3, [pc, #476]	@ (8000ea0 <main+0x55c>)
 8000cc4:	791b      	ldrb	r3, [r3, #4]
 8000cc6:	b21b      	sxth	r3, r3
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	b21a      	sxth	r2, r3
 8000ccc:	4b78      	ldr	r3, [pc, #480]	@ (8000eb0 <main+0x56c>)
 8000cce:	801a      	strh	r2, [r3, #0]
            
            yaw = (float)raw_yaw / 16.0f;
 8000cd0:	4b75      	ldr	r3, [pc, #468]	@ (8000ea8 <main+0x564>)
 8000cd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd6:	ee07 3a90 	vmov	s15, r3
 8000cda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cde:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000ce2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ce6:	4b73      	ldr	r3, [pc, #460]	@ (8000eb4 <main+0x570>)
 8000ce8:	edc3 7a00 	vstr	s15, [r3]
            roll = (float)raw_roll / 16.0f;
 8000cec:	4b6f      	ldr	r3, [pc, #444]	@ (8000eac <main+0x568>)
 8000cee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cf2:	ee07 3a90 	vmov	s15, r3
 8000cf6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cfa:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000cfe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d02:	4b6d      	ldr	r3, [pc, #436]	@ (8000eb8 <main+0x574>)
 8000d04:	edc3 7a00 	vstr	s15, [r3]
            pitch = (float)raw_pitch / 16.0f;
 8000d08:	4b69      	ldr	r3, [pc, #420]	@ (8000eb0 <main+0x56c>)
 8000d0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d0e:	ee07 3a90 	vmov	s15, r3
 8000d12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d16:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000d1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d1e:	4b67      	ldr	r3, [pc, #412]	@ (8000ebc <main+0x578>)
 8000d20:	edc3 7a00 	vstr	s15, [r3]
            
            // Debug: show raw data every time (no limit)
            char dbg[100];
            snprintf(dbg, sizeof(dbg), "[DBG] Raw: %d,%d,%d\r\n", raw_pitch, raw_roll, raw_yaw);
 8000d24:	4b62      	ldr	r3, [pc, #392]	@ (8000eb0 <main+0x56c>)
 8000d26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4b5f      	ldr	r3, [pc, #380]	@ (8000eac <main+0x568>)
 8000d2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d32:	461a      	mov	r2, r3
 8000d34:	4b5c      	ldr	r3, [pc, #368]	@ (8000ea8 <main+0x564>)
 8000d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d3a:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000d3e:	9301      	str	r3, [sp, #4]
 8000d40:	9200      	str	r2, [sp, #0]
 8000d42:	460b      	mov	r3, r1
 8000d44:	4a5e      	ldr	r2, [pc, #376]	@ (8000ec0 <main+0x57c>)
 8000d46:	2164      	movs	r1, #100	@ 0x64
 8000d48:	f00a fa68 	bl	800b21c <sniprintf>
            send_log(dbg);
 8000d4c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000d50:	4618      	mov	r0, r3
 8000d52:	f000 fabb 	bl	80012cc <send_log>
 8000d56:	e00b      	b.n	8000d70 <main+0x42c>
        }
        else
        {
            // Debug: I2C read failed
            static int err_count = 0;
            if(err_count < 3)
 8000d58:	4b5a      	ldr	r3, [pc, #360]	@ (8000ec4 <main+0x580>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2b02      	cmp	r3, #2
 8000d5e:	dc07      	bgt.n	8000d70 <main+0x42c>
            {
                send_log("[IMU] Read error\r\n");
 8000d60:	4859      	ldr	r0, [pc, #356]	@ (8000ec8 <main+0x584>)
 8000d62:	f000 fab3 	bl	80012cc <send_log>
                err_count++;
 8000d66:	4b57      	ldr	r3, [pc, #348]	@ (8000ec4 <main+0x580>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	4a55      	ldr	r2, [pc, #340]	@ (8000ec4 <main+0x580>)
 8000d6e:	6013      	str	r3, [r2, #0]
            }
        }

        // ADC Oxygen Sensor Reading
        // 1. ADC 
        HAL_ADC_Start(&hadc1);
 8000d70:	4856      	ldr	r0, [pc, #344]	@ (8000ecc <main+0x588>)
 8000d72:	f000 ff61 	bl	8001c38 <HAL_ADC_Start>

        // 2.     ( 10ms)
        if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8000d76:	210a      	movs	r1, #10
 8000d78:	4854      	ldr	r0, [pc, #336]	@ (8000ecc <main+0x588>)
 8000d7a:	f001 f862 	bl	8001e42 <HAL_ADC_PollForConversion>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d110      	bne.n	8000da6 <main+0x462>
        {
            // 3.    (0 ~ 4095)
            adc_raw = HAL_ADC_GetValue(&hadc1);
 8000d84:	4851      	ldr	r0, [pc, #324]	@ (8000ecc <main+0x588>)
 8000d86:	f001 f8e7 	bl	8001f58 <HAL_ADC_GetValue>
 8000d8a:	f8c7 016c 	str.w	r0, [r7, #364]	@ 0x16c

            // 4.    (3.3V )
            // : V = (ADC_Value * 3.3) / 4095
            oxygen_voltage = (float)adc_raw * (3.3f / 4095.0f);
 8000d8e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8000d92:	ee07 3a90 	vmov	s15, r3
 8000d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d9a:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8000ed0 <main+0x58c>
 8000d9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000da2:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
        }
        // 5. ADC 
        HAL_ADC_Stop(&hadc1);
 8000da6:	4849      	ldr	r0, [pc, #292]	@ (8000ecc <main+0x588>)
 8000da8:	f001 f818 	bl	8001ddc <HAL_ADC_Stop>

        // 2. Get simulated sensor data
        get_simulated_sensors(&g_glider_state.sensors);
 8000dac:	4849      	ldr	r0, [pc, #292]	@ (8000ed4 <main+0x590>)
 8000dae:	f000 fa9f 	bl	80012f0 <get_simulated_sensors>
        g_glider_state.status = rand() % 3;
 8000db2:	f00a f933 	bl	800b01c <rand>
 8000db6:	4601      	mov	r1, r0
 8000db8:	4b47      	ldr	r3, [pc, #284]	@ (8000ed8 <main+0x594>)
 8000dba:	fb83 3201 	smull	r3, r2, r3, r1
 8000dbe:	17cb      	asrs	r3, r1, #31
 8000dc0:	1ad2      	subs	r2, r2, r3
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	4413      	add	r3, r2
 8000dc8:	1aca      	subs	r2, r1, r3
 8000dca:	4b42      	ldr	r3, [pc, #264]	@ (8000ed4 <main+0x590>)
 8000dcc:	60da      	str	r2, [r3, #12]
        g_glider_state.tinyml_result = rand() % 2;
 8000dce:	f00a f925 	bl	800b01c <rand>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	f003 0301 	and.w	r3, r3, #1
 8000dda:	bfb8      	it	lt
 8000ddc:	425b      	neglt	r3, r3
 8000dde:	4a3d      	ldr	r2, [pc, #244]	@ (8000ed4 <main+0x590>)
 8000de0:	6113      	str	r3, [r2, #16]

        // 3. Format and send all data
        char tx_buffer[256];
        int len = snprintf(tx_buffer, sizeof(tx_buffer),
                 "V:%.2f, D:%.2f, O2_V:%.4f, St:%d, ML:%d, P:%.2f, R:%.2f, Y:%.2f, O2_Raw:%lu\r\n",
                 g_glider_state.sensors.voltage,
 8000de2:	4b3c      	ldr	r3, [pc, #240]	@ (8000ed4 <main+0x590>)
 8000de4:	681b      	ldr	r3, [r3, #0]
        int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff fbbe 	bl	8000568 <__aeabi_f2d>
 8000dec:	4680      	mov	r8, r0
 8000dee:	4689      	mov	r9, r1
                 g_glider_state.sensors.depth,
 8000df0:	4b38      	ldr	r3, [pc, #224]	@ (8000ed4 <main+0x590>)
 8000df2:	685b      	ldr	r3, [r3, #4]
        int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff fbb7 	bl	8000568 <__aeabi_f2d>
 8000dfa:	4682      	mov	sl, r0
 8000dfc:	468b      	mov	fp, r1
 8000dfe:	f8d7 0168 	ldr.w	r0, [r7, #360]	@ 0x168
 8000e02:	f7ff fbb1 	bl	8000568 <__aeabi_f2d>
 8000e06:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8000e0a:	4b32      	ldr	r3, [pc, #200]	@ (8000ed4 <main+0x590>)
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	4b30      	ldr	r3, [pc, #192]	@ (8000ed4 <main+0x590>)
 8000e12:	691a      	ldr	r2, [r3, #16]
 8000e14:	60ba      	str	r2, [r7, #8]
 8000e16:	4b29      	ldr	r3, [pc, #164]	@ (8000ebc <main+0x578>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fba4 	bl	8000568 <__aeabi_f2d>
 8000e20:	e9c7 0100 	strd	r0, r1, [r7]
 8000e24:	4b24      	ldr	r3, [pc, #144]	@ (8000eb8 <main+0x574>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fb9d 	bl	8000568 <__aeabi_f2d>
 8000e2e:	4604      	mov	r4, r0
 8000e30:	460d      	mov	r5, r1
 8000e32:	4b20      	ldr	r3, [pc, #128]	@ (8000eb4 <main+0x570>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff fb96 	bl	8000568 <__aeabi_f2d>
 8000e3c:	f107 064c 	add.w	r6, r7, #76	@ 0x4c
 8000e40:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8000e44:	930e      	str	r3, [sp, #56]	@ 0x38
 8000e46:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8000e4a:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8000e4e:	ed97 7b00 	vldr	d7, [r7]
 8000e52:	ed8d 7b08 	vstr	d7, [sp, #32]
 8000e56:	68ba      	ldr	r2, [r7, #8]
 8000e58:	9207      	str	r2, [sp, #28]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	9306      	str	r3, [sp, #24]
 8000e5e:	ed97 7b04 	vldr	d7, [r7, #16]
 8000e62:	ed8d 7b04 	vstr	d7, [sp, #16]
 8000e66:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8000e6a:	e9cd 8900 	strd	r8, r9, [sp]
 8000e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8000edc <main+0x598>)
 8000e70:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e74:	4630      	mov	r0, r6
 8000e76:	f00a f9d1 	bl	800b21c <sniprintf>
 8000e7a:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154
                 oxygen_voltage,
                 g_glider_state.status,
                 g_glider_state.tinyml_result,
                 pitch, roll, yaw,
                 adc_raw);
        send_log(tx_buffer);
 8000e7e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 fa22 	bl	80012cc <send_log>

        HAL_Delay(1000);
 8000e88:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e8c:	f000 fe6c 	bl	8001b68 <HAL_Delay>
  {
 8000e90:	e6d3      	b.n	8000c3a <main+0x2f6>
 8000e92:	bf00      	nop
 8000e94:	0800c4f0 	.word	0x0800c4f0
 8000e98:	200002bc 	.word	0x200002bc
 8000e9c:	20000000 	.word	0x20000000
 8000ea0:	200002c0 	.word	0x200002c0
 8000ea4:	200001c0 	.word	0x200001c0
 8000ea8:	200002ca 	.word	0x200002ca
 8000eac:	200002c8 	.word	0x200002c8
 8000eb0:	200002c6 	.word	0x200002c6
 8000eb4:	200002d4 	.word	0x200002d4
 8000eb8:	200002d0 	.word	0x200002d0
 8000ebc:	200002cc 	.word	0x200002cc
 8000ec0:	0800c51c 	.word	0x0800c51c
 8000ec4:	20000320 	.word	0x20000320
 8000ec8:	0800c534 	.word	0x0800c534
 8000ecc:	20000178 	.word	0x20000178
 8000ed0:	3a534067 	.word	0x3a534067
 8000ed4:	200002a4 	.word	0x200002a4
 8000ed8:	55555556 	.word	0x55555556
 8000edc:	0800c548 	.word	0x0800c548

08000ee0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b094      	sub	sp, #80	@ 0x50
 8000ee4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee6:	f107 0320 	add.w	r3, r7, #32
 8000eea:	2230      	movs	r2, #48	@ 0x30
 8000eec:	2100      	movs	r1, #0
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f00a fa0d 	bl	800b30e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef4:	f107 030c 	add.w	r3, r7, #12
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f04:	2300      	movs	r3, #0
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	4b28      	ldr	r3, [pc, #160]	@ (8000fac <SystemClock_Config+0xcc>)
 8000f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0c:	4a27      	ldr	r2, [pc, #156]	@ (8000fac <SystemClock_Config+0xcc>)
 8000f0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f12:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f14:	4b25      	ldr	r3, [pc, #148]	@ (8000fac <SystemClock_Config+0xcc>)
 8000f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f20:	2300      	movs	r3, #0
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	4b22      	ldr	r3, [pc, #136]	@ (8000fb0 <SystemClock_Config+0xd0>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a21      	ldr	r2, [pc, #132]	@ (8000fb0 <SystemClock_Config+0xd0>)
 8000f2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb0 <SystemClock_Config+0xd0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f46:	2302      	movs	r3, #2
 8000f48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f4a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000f50:	2319      	movs	r3, #25
 8000f52:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f54:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000f58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f5e:	2307      	movs	r3, #7
 8000f60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f62:	f107 0320 	add.w	r3, r7, #32
 8000f66:	4618      	mov	r0, r3
 8000f68:	f004 f920 	bl	80051ac <HAL_RCC_OscConfig>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f72:	f000 faf7 	bl	8001564 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f76:	230f      	movs	r3, #15
 8000f78:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f82:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f86:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f8c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	2105      	movs	r1, #5
 8000f94:	4618      	mov	r0, r3
 8000f96:	f004 fb81 	bl	800569c <HAL_RCC_ClockConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000fa0:	f000 fae0 	bl	8001564 <Error_Handler>
  }
}
 8000fa4:	bf00      	nop
 8000fa6:	3750      	adds	r7, #80	@ 0x50
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40007000 	.word	0x40007000

08000fb4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fba:	463b      	mov	r3, r7
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fc6:	4b21      	ldr	r3, [pc, #132]	@ (800104c <MX_ADC1_Init+0x98>)
 8000fc8:	4a21      	ldr	r2, [pc, #132]	@ (8001050 <MX_ADC1_Init+0x9c>)
 8000fca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800104c <MX_ADC1_Init+0x98>)
 8000fce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000fd2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800104c <MX_ADC1_Init+0x98>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000fda:	4b1c      	ldr	r3, [pc, #112]	@ (800104c <MX_ADC1_Init+0x98>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800104c <MX_ADC1_Init+0x98>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fe6:	4b19      	ldr	r3, [pc, #100]	@ (800104c <MX_ADC1_Init+0x98>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fee:	4b17      	ldr	r3, [pc, #92]	@ (800104c <MX_ADC1_Init+0x98>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ff4:	4b15      	ldr	r3, [pc, #84]	@ (800104c <MX_ADC1_Init+0x98>)
 8000ff6:	4a17      	ldr	r2, [pc, #92]	@ (8001054 <MX_ADC1_Init+0xa0>)
 8000ff8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ffa:	4b14      	ldr	r3, [pc, #80]	@ (800104c <MX_ADC1_Init+0x98>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001000:	4b12      	ldr	r3, [pc, #72]	@ (800104c <MX_ADC1_Init+0x98>)
 8001002:	2201      	movs	r2, #1
 8001004:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001006:	4b11      	ldr	r3, [pc, #68]	@ (800104c <MX_ADC1_Init+0x98>)
 8001008:	2200      	movs	r2, #0
 800100a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800100e:	4b0f      	ldr	r3, [pc, #60]	@ (800104c <MX_ADC1_Init+0x98>)
 8001010:	2201      	movs	r2, #1
 8001012:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001014:	480d      	ldr	r0, [pc, #52]	@ (800104c <MX_ADC1_Init+0x98>)
 8001016:	f000 fdcb 	bl	8001bb0 <HAL_ADC_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001020:	f000 faa0 	bl	8001564 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001024:	2300      	movs	r3, #0
 8001026:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001028:	2301      	movs	r3, #1
 800102a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800102c:	2300      	movs	r3, #0
 800102e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001030:	463b      	mov	r3, r7
 8001032:	4619      	mov	r1, r3
 8001034:	4805      	ldr	r0, [pc, #20]	@ (800104c <MX_ADC1_Init+0x98>)
 8001036:	f000 ff9d 	bl	8001f74 <HAL_ADC_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001040:	f000 fa90 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000178 	.word	0x20000178
 8001050:	40012000 	.word	0x40012000
 8001054:	0f000001 	.word	0x0f000001

08001058 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800105c:	4b12      	ldr	r3, [pc, #72]	@ (80010a8 <MX_I2C1_Init+0x50>)
 800105e:	4a13      	ldr	r2, [pc, #76]	@ (80010ac <MX_I2C1_Init+0x54>)
 8001060:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001062:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <MX_I2C1_Init+0x50>)
 8001064:	4a12      	ldr	r2, [pc, #72]	@ (80010b0 <MX_I2C1_Init+0x58>)
 8001066:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001068:	4b0f      	ldr	r3, [pc, #60]	@ (80010a8 <MX_I2C1_Init+0x50>)
 800106a:	2200      	movs	r2, #0
 800106c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800106e:	4b0e      	ldr	r3, [pc, #56]	@ (80010a8 <MX_I2C1_Init+0x50>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001074:	4b0c      	ldr	r3, [pc, #48]	@ (80010a8 <MX_I2C1_Init+0x50>)
 8001076:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800107a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800107c:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <MX_I2C1_Init+0x50>)
 800107e:	2200      	movs	r2, #0
 8001080:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001082:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <MX_I2C1_Init+0x50>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001088:	4b07      	ldr	r3, [pc, #28]	@ (80010a8 <MX_I2C1_Init+0x50>)
 800108a:	2200      	movs	r2, #0
 800108c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800108e:	4b06      	ldr	r3, [pc, #24]	@ (80010a8 <MX_I2C1_Init+0x50>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001094:	4804      	ldr	r0, [pc, #16]	@ (80010a8 <MX_I2C1_Init+0x50>)
 8001096:	f001 fce5 	bl	8002a64 <HAL_I2C_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010a0:	f000 fa60 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	200001c0 	.word	0x200001c0
 80010ac:	40005400 	.word	0x40005400
 80010b0:	000186a0 	.word	0x000186a0

080010b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	4b2a      	ldr	r3, [pc, #168]	@ (8001168 <MX_TIM2_Init+0xb4>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c2:	4a29      	ldr	r2, [pc, #164]	@ (8001168 <MX_TIM2_Init+0xb4>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ca:	4b27      	ldr	r3, [pc, #156]	@ (8001168 <MX_TIM2_Init+0xb4>)
 80010cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010d6:	f107 0310 	add.w	r3, r7, #16
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e4:	f107 0308 	add.w	r3, r7, #8
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010ee:	4b1f      	ldr	r3, [pc, #124]	@ (800116c <MX_TIM2_Init+0xb8>)
 80010f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 80010f6:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <MX_TIM2_Init+0xb8>)
 80010f8:	22a7      	movs	r2, #167	@ 0xa7
 80010fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <MX_TIM2_Init+0xb8>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001102:	4b1a      	ldr	r3, [pc, #104]	@ (800116c <MX_TIM2_Init+0xb8>)
 8001104:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001108:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110a:	4b18      	ldr	r3, [pc, #96]	@ (800116c <MX_TIM2_Init+0xb8>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001110:	4b16      	ldr	r3, [pc, #88]	@ (800116c <MX_TIM2_Init+0xb8>)
 8001112:	2200      	movs	r2, #0
 8001114:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001116:	4815      	ldr	r0, [pc, #84]	@ (800116c <MX_TIM2_Init+0xb8>)
 8001118:	f004 fca0 	bl	8005a5c <HAL_TIM_Base_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001122:	f000 fa1f 	bl	8001564 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001126:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800112a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800112c:	f107 0310 	add.w	r3, r7, #16
 8001130:	4619      	mov	r1, r3
 8001132:	480e      	ldr	r0, [pc, #56]	@ (800116c <MX_TIM2_Init+0xb8>)
 8001134:	f004 fce1 	bl	8005afa <HAL_TIM_ConfigClockSource>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800113e:	f000 fa11 	bl	8001564 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001146:	2300      	movs	r3, #0
 8001148:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800114a:	f107 0308 	add.w	r3, r7, #8
 800114e:	4619      	mov	r1, r3
 8001150:	4806      	ldr	r0, [pc, #24]	@ (800116c <MX_TIM2_Init+0xb8>)
 8001152:	f004 fed9 	bl	8005f08 <HAL_TIMEx_MasterConfigSynchronization>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800115c:	f000 fa02 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40023800 	.word	0x40023800
 800116c:	20000214 	.word	0x20000214

08001170 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001174:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001176:	4a12      	ldr	r2, [pc, #72]	@ (80011c0 <MX_USART2_UART_Init+0x50>)
 8001178:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800117a:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800117c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001180:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001182:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800118e:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001194:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 8001196:	220c      	movs	r2, #12
 8001198:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800119a:	4b08      	ldr	r3, [pc, #32]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a0:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011a6:	4805      	ldr	r0, [pc, #20]	@ (80011bc <MX_USART2_UART_Init+0x4c>)
 80011a8:	f004 ff2a 	bl	8006000 <HAL_UART_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011b2:	f000 f9d7 	bl	8001564 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	2000025c 	.word	0x2000025c
 80011c0:	40004400 	.word	0x40004400

080011c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	@ 0x28
 80011c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
 80011d6:	60da      	str	r2, [r3, #12]
 80011d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	613b      	str	r3, [r7, #16]
 80011de:	4b39      	ldr	r3, [pc, #228]	@ (80012c4 <MX_GPIO_Init+0x100>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	4a38      	ldr	r2, [pc, #224]	@ (80012c4 <MX_GPIO_Init+0x100>)
 80011e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ea:	4b36      	ldr	r3, [pc, #216]	@ (80012c4 <MX_GPIO_Init+0x100>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	4b32      	ldr	r3, [pc, #200]	@ (80012c4 <MX_GPIO_Init+0x100>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	4a31      	ldr	r2, [pc, #196]	@ (80012c4 <MX_GPIO_Init+0x100>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	6313      	str	r3, [r2, #48]	@ 0x30
 8001206:	4b2f      	ldr	r3, [pc, #188]	@ (80012c4 <MX_GPIO_Init+0x100>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	4b2b      	ldr	r3, [pc, #172]	@ (80012c4 <MX_GPIO_Init+0x100>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a2a      	ldr	r2, [pc, #168]	@ (80012c4 <MX_GPIO_Init+0x100>)
 800121c:	f043 0308 	orr.w	r3, r3, #8
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b28      	ldr	r3, [pc, #160]	@ (80012c4 <MX_GPIO_Init+0x100>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0308 	and.w	r3, r3, #8
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	607b      	str	r3, [r7, #4]
 8001232:	4b24      	ldr	r3, [pc, #144]	@ (80012c4 <MX_GPIO_Init+0x100>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a23      	ldr	r2, [pc, #140]	@ (80012c4 <MX_GPIO_Init+0x100>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b21      	ldr	r3, [pc, #132]	@ (80012c4 <MX_GPIO_Init+0x100>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800124a:	2302      	movs	r3, #2
 800124c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800124e:	2300      	movs	r3, #0
 8001250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	4619      	mov	r1, r3
 800125c:	481a      	ldr	r0, [pc, #104]	@ (80012c8 <MX_GPIO_Init+0x104>)
 800125e:	f001 fa4b 	bl	80026f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  
  // Configure PA0 as Trigger (Output) and PA1 as Echo (Input)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001262:	2301      	movs	r3, #1
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2300      	movs	r3, #0
 8001270:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	4619      	mov	r1, r3
 8001278:	4813      	ldr	r0, [pc, #76]	@ (80012c8 <MX_GPIO_Init+0x104>)
 800127a:	f001 fa3d 	bl	80026f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800127e:	2302      	movs	r3, #2
 8001280:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001282:	2300      	movs	r3, #0
 8001284:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4619      	mov	r1, r3
 8001290:	480d      	ldr	r0, [pc, #52]	@ (80012c8 <MX_GPIO_Init+0x104>)
 8001292:	f001 fa31 	bl	80026f8 <HAL_GPIO_Init>


  // Configure LED pins for STM32F407VET6 board
  // User LED 1: PA6, User LED 2: PA7 (both are sink mode - LOW to turn on)
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001296:	23c0      	movs	r3, #192	@ 0xc0
 8001298:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129a:	2301      	movs	r3, #1
 800129c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	2300      	movs	r3, #0
 80012a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	4619      	mov	r1, r3
 80012ac:	4806      	ldr	r0, [pc, #24]	@ (80012c8 <MX_GPIO_Init+0x104>)
 80012ae:	f001 fa23 	bl	80026f8 <HAL_GPIO_Init>

  // Turn off LEDs initially (HIGH = OFF for sink mode)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 80012b2:	2201      	movs	r2, #1
 80012b4:	21c0      	movs	r1, #192	@ 0xc0
 80012b6:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <MX_GPIO_Init+0x104>)
 80012b8:	f001 fbba 	bl	8002a30 <HAL_GPIO_WritePin>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012bc:	bf00      	nop
 80012be:	3728      	adds	r7, #40	@ 0x28
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020000 	.word	0x40020000

080012cc <send_log>:
/**
  * @brief  Logs a message via UART.
  * @param  message: The string to send.
  * @retval None
  */
void send_log(const char* message) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
    // HAL_UART_Transmit(&UART_HANDLE, (uint8_t*)message, strlen(message), 100);
	CDC_Transmit_FS((uint8_t*)message, strlen(message));
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7fe ff85 	bl	80001e4 <strlen>
 80012da:	4603      	mov	r3, r0
 80012dc:	b29b      	uxth	r3, r3
 80012de:	4619      	mov	r1, r3
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f009 fa11 	bl	800a708 <CDC_Transmit_FS>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
	...

080012f0 <get_simulated_sensors>:
  * @brief  Generates simulated sensor data.
  * @param  sensors: Pointer to the GliderSensors struct to fill.
  * @retval None
  */
void get_simulated_sensors(GliderSensors *sensors)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
    // 1. Voltage simulation (11.0V to 13.0V)
    sensors->voltage = 11.0f + (rand() % 201) / 100.0f;
 80012f8:	f009 fe90 	bl	800b01c <rand>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4a46      	ldr	r2, [pc, #280]	@ (8001418 <get_simulated_sensors+0x128>)
 8001300:	fb82 1203 	smull	r1, r2, r2, r3
 8001304:	1051      	asrs	r1, r2, #1
 8001306:	17da      	asrs	r2, r3, #31
 8001308:	1a8a      	subs	r2, r1, r2
 800130a:	21c9      	movs	r1, #201	@ 0xc9
 800130c:	fb01 f202 	mul.w	r2, r1, r2
 8001310:	1a9a      	subs	r2, r3, r2
 8001312:	ee07 2a90 	vmov	s15, r2
 8001316:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800131a:	eddf 6a40 	vldr	s13, [pc, #256]	@ 800141c <get_simulated_sensors+0x12c>
 800131e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001322:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8001326:	ee77 7a87 	vadd.f32	s15, s15, s14
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	edc3 7a00 	vstr	s15, [r3]

    // 2. Depth simulation (0.0m to 50.0m, fluctuating up and down)
    static bool depth_increasing = true;
    float depth_change = (rand() % 51) / 100.0f; // 0.0 to 0.5m change
 8001330:	f009 fe74 	bl	800b01c <rand>
 8001334:	4602      	mov	r2, r0
 8001336:	4b3a      	ldr	r3, [pc, #232]	@ (8001420 <get_simulated_sensors+0x130>)
 8001338:	fb83 1302 	smull	r1, r3, r3, r2
 800133c:	4413      	add	r3, r2
 800133e:	1159      	asrs	r1, r3, #5
 8001340:	17d3      	asrs	r3, r2, #31
 8001342:	1ac9      	subs	r1, r1, r3
 8001344:	460b      	mov	r3, r1
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	440b      	add	r3, r1
 800134a:	0119      	lsls	r1, r3, #4
 800134c:	440b      	add	r3, r1
 800134e:	1ad1      	subs	r1, r2, r3
 8001350:	ee07 1a90 	vmov	s15, r1
 8001354:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001358:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800141c <get_simulated_sensors+0x12c>
 800135c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001360:	edc7 7a03 	vstr	s15, [r7, #12]

    if (depth_increasing) {
 8001364:	4b2f      	ldr	r3, [pc, #188]	@ (8001424 <get_simulated_sensors+0x134>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d01a      	beq.n	80013a2 <get_simulated_sensors+0xb2>
        sensors->depth += depth_change;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001372:	edd7 7a03 	vldr	s15, [r7, #12]
 8001376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	edc3 7a01 	vstr	s15, [r3, #4]
        if (sensors->depth >= 50.0f) {
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	edd3 7a01 	vldr	s15, [r3, #4]
 8001386:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001428 <get_simulated_sensors+0x138>
 800138a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800138e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001392:	db1f      	blt.n	80013d4 <get_simulated_sensors+0xe4>
            sensors->depth = 50.0f;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a25      	ldr	r2, [pc, #148]	@ (800142c <get_simulated_sensors+0x13c>)
 8001398:	605a      	str	r2, [r3, #4]
            depth_increasing = false;
 800139a:	4b22      	ldr	r3, [pc, #136]	@ (8001424 <get_simulated_sensors+0x134>)
 800139c:	2200      	movs	r2, #0
 800139e:	701a      	strb	r2, [r3, #0]
 80013a0:	e018      	b.n	80013d4 <get_simulated_sensors+0xe4>
        }
    } else {
        sensors->depth -= depth_change;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	ed93 7a01 	vldr	s14, [r3, #4]
 80013a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80013ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	edc3 7a01 	vstr	s15, [r3, #4]
        if (sensors->depth <= 0.0f) {
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80013bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c4:	d806      	bhi.n	80013d4 <get_simulated_sensors+0xe4>
            sensors->depth = 0.0f;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f04f 0200 	mov.w	r2, #0
 80013cc:	605a      	str	r2, [r3, #4]
            depth_increasing = true;
 80013ce:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <get_simulated_sensors+0x134>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	701a      	strb	r2, [r3, #0]
        }
    }

    // 3. O2 saturation simulation (70.0% to 95.0%)
    sensors->o2 = 70.0f + (rand() % 2501) / 100.0f;
 80013d4:	f009 fe22 	bl	800b01c <rand>
 80013d8:	4603      	mov	r3, r0
 80013da:	4a15      	ldr	r2, [pc, #84]	@ (8001430 <get_simulated_sensors+0x140>)
 80013dc:	fb82 1203 	smull	r1, r2, r2, r3
 80013e0:	1291      	asrs	r1, r2, #10
 80013e2:	17da      	asrs	r2, r3, #31
 80013e4:	1a8a      	subs	r2, r1, r2
 80013e6:	f640 11c5 	movw	r1, #2501	@ 0x9c5
 80013ea:	fb01 f202 	mul.w	r2, r1, r2
 80013ee:	1a9a      	subs	r2, r3, r2
 80013f0:	ee07 2a90 	vmov	s15, r2
 80013f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f8:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800141c <get_simulated_sensors+0x12c>
 80013fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001400:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001434 <get_simulated_sensors+0x144>
 8001404:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	028c1979 	.word	0x028c1979
 800141c:	42c80000 	.word	0x42c80000
 8001420:	a0a0a0a1 	.word	0xa0a0a0a1
 8001424:	20000001 	.word	0x20000001
 8001428:	42480000 	.word	0x42480000
 800142c:	42480000 	.word	0x42480000
 8001430:	68d0cfff 	.word	0x68d0cfff
 8001434:	428c0000 	.word	0x428c0000

08001438 <process_serial_command>:
  * @param  buffer: The received data buffer.
  * @param  len: The length of the data.
  * @retval None
  */
void process_serial_command(uint8_t* buffer, uint16_t len)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	460b      	mov	r3, r1
 8001442:	807b      	strh	r3, [r7, #2]
    if (len > 0 && len < RX_BUFFER_SIZE) {
 8001444:	887b      	ldrh	r3, [r7, #2]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d007      	beq.n	800145a <process_serial_command+0x22>
 800144a:	887b      	ldrh	r3, [r7, #2]
 800144c:	2b3f      	cmp	r3, #63	@ 0x3f
 800144e:	d804      	bhi.n	800145a <process_serial_command+0x22>
        buffer[len] = '\0'; // Null-terminate the string
 8001450:	887b      	ldrh	r3, [r7, #2]
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	4413      	add	r3, r2
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
    }

    if (strcmp((char*)buffer, "CMD:MOTOR_ON") == 0)
 800145a:	4917      	ldr	r1, [pc, #92]	@ (80014b8 <process_serial_command+0x80>)
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7fe feb7 	bl	80001d0 <strcmp>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d106      	bne.n	8001476 <process_serial_command+0x3e>
    {
        g_glider_state.is_motor_on = true;
 8001468:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <process_serial_command+0x84>)
 800146a:	2201      	movs	r2, #1
 800146c:	751a      	strb	r2, [r3, #20]
        send_log("[CMD] Motor Started\r\n");
 800146e:	4814      	ldr	r0, [pc, #80]	@ (80014c0 <process_serial_command+0x88>)
 8001470:	f7ff ff2c 	bl	80012cc <send_log>
    }
    else
    {
        send_log("[CMD] Unknown command\r\n");
    }
}
 8001474:	e01b      	b.n	80014ae <process_serial_command+0x76>
    else if (strcmp((char*)buffer, "CMD:MOTOR_OFF") == 0)
 8001476:	4913      	ldr	r1, [pc, #76]	@ (80014c4 <process_serial_command+0x8c>)
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f7fe fea9 	bl	80001d0 <strcmp>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d106      	bne.n	8001492 <process_serial_command+0x5a>
        g_glider_state.is_motor_on = false;
 8001484:	4b0d      	ldr	r3, [pc, #52]	@ (80014bc <process_serial_command+0x84>)
 8001486:	2200      	movs	r2, #0
 8001488:	751a      	strb	r2, [r3, #20]
        send_log("[CMD] Motor Stopped\r\n");
 800148a:	480f      	ldr	r0, [pc, #60]	@ (80014c8 <process_serial_command+0x90>)
 800148c:	f7ff ff1e 	bl	80012cc <send_log>
}
 8001490:	e00d      	b.n	80014ae <process_serial_command+0x76>
    else if (strcmp((char*)buffer, "CMD:LED_TOGGLE") == 0)
 8001492:	490e      	ldr	r1, [pc, #56]	@ (80014cc <process_serial_command+0x94>)
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7fe fe9b 	bl	80001d0 <strcmp>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d103      	bne.n	80014a8 <process_serial_command+0x70>
        send_log("[CMD] LED Toggled\r\n");
 80014a0:	480b      	ldr	r0, [pc, #44]	@ (80014d0 <process_serial_command+0x98>)
 80014a2:	f7ff ff13 	bl	80012cc <send_log>
}
 80014a6:	e002      	b.n	80014ae <process_serial_command+0x76>
        send_log("[CMD] Unknown command\r\n");
 80014a8:	480a      	ldr	r0, [pc, #40]	@ (80014d4 <process_serial_command+0x9c>)
 80014aa:	f7ff ff0f 	bl	80012cc <send_log>
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	0800c598 	.word	0x0800c598
 80014bc:	200002a4 	.word	0x200002a4
 80014c0:	0800c5a8 	.word	0x0800c5a8
 80014c4:	0800c5c0 	.word	0x0800c5c0
 80014c8:	0800c5d0 	.word	0x0800c5d0
 80014cc:	0800c5e8 	.word	0x0800c5e8
 80014d0:	0800c5f8 	.word	0x0800c5f8
 80014d4:	0800c60c 	.word	0x0800c60c

080014d8 <HAL_UART_RxCpltCallback>:
  * @brief  UART reception complete callback.
  * @param  huart: UART handle.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART_HANDLE.Instance)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <HAL_UART_RxCpltCallback+0x7c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d12e      	bne.n	800154a <HAL_UART_RxCpltCallback+0x72>
    {
        // On newline character, process the command
        if (g_rx_data == '\n' || g_rx_data == '\r')
 80014ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001558 <HAL_UART_RxCpltCallback+0x80>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b0a      	cmp	r3, #10
 80014f2:	d003      	beq.n	80014fc <HAL_UART_RxCpltCallback+0x24>
 80014f4:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <HAL_UART_RxCpltCallback+0x80>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b0d      	cmp	r3, #13
 80014fa:	d112      	bne.n	8001522 <HAL_UART_RxCpltCallback+0x4a>
        {
            if (g_rx_index > 0)
 80014fc:	4b17      	ldr	r3, [pc, #92]	@ (800155c <HAL_UART_RxCpltCallback+0x84>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d01d      	beq.n	8001540 <HAL_UART_RxCpltCallback+0x68>
            {
                process_serial_command(g_rx_buffer, g_rx_index);
 8001504:	4b15      	ldr	r3, [pc, #84]	@ (800155c <HAL_UART_RxCpltCallback+0x84>)
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	4619      	mov	r1, r3
 800150a:	4815      	ldr	r0, [pc, #84]	@ (8001560 <HAL_UART_RxCpltCallback+0x88>)
 800150c:	f7ff ff94 	bl	8001438 <process_serial_command>
                g_rx_index = 0;
 8001510:	4b12      	ldr	r3, [pc, #72]	@ (800155c <HAL_UART_RxCpltCallback+0x84>)
 8001512:	2200      	movs	r2, #0
 8001514:	801a      	strh	r2, [r3, #0]
                memset(g_rx_buffer, 0, RX_BUFFER_SIZE);
 8001516:	2240      	movs	r2, #64	@ 0x40
 8001518:	2100      	movs	r1, #0
 800151a:	4811      	ldr	r0, [pc, #68]	@ (8001560 <HAL_UART_RxCpltCallback+0x88>)
 800151c:	f009 fef7 	bl	800b30e <memset>
            if (g_rx_index > 0)
 8001520:	e00e      	b.n	8001540 <HAL_UART_RxCpltCallback+0x68>
            }
        }
        else // Otherwise, append to buffer
        {
            if (g_rx_index < RX_BUFFER_SIZE - 1)
 8001522:	4b0e      	ldr	r3, [pc, #56]	@ (800155c <HAL_UART_RxCpltCallback+0x84>)
 8001524:	881b      	ldrh	r3, [r3, #0]
 8001526:	2b3e      	cmp	r3, #62	@ 0x3e
 8001528:	d80a      	bhi.n	8001540 <HAL_UART_RxCpltCallback+0x68>
            {
                g_rx_buffer[g_rx_index++] = g_rx_data;
 800152a:	4b0c      	ldr	r3, [pc, #48]	@ (800155c <HAL_UART_RxCpltCallback+0x84>)
 800152c:	881b      	ldrh	r3, [r3, #0]
 800152e:	1c5a      	adds	r2, r3, #1
 8001530:	b291      	uxth	r1, r2
 8001532:	4a0a      	ldr	r2, [pc, #40]	@ (800155c <HAL_UART_RxCpltCallback+0x84>)
 8001534:	8011      	strh	r1, [r2, #0]
 8001536:	461a      	mov	r2, r3
 8001538:	4b07      	ldr	r3, [pc, #28]	@ (8001558 <HAL_UART_RxCpltCallback+0x80>)
 800153a:	7819      	ldrb	r1, [r3, #0]
 800153c:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <HAL_UART_RxCpltCallback+0x88>)
 800153e:	5499      	strb	r1, [r3, r2]
            }
        }
        // Re-arm UART reception interrupt
        HAL_UART_Receive_IT(&UART_HANDLE, &g_rx_data, 1);
 8001540:	2201      	movs	r2, #1
 8001542:	4905      	ldr	r1, [pc, #20]	@ (8001558 <HAL_UART_RxCpltCallback+0x80>)
 8001544:	4803      	ldr	r0, [pc, #12]	@ (8001554 <HAL_UART_RxCpltCallback+0x7c>)
 8001546:	f004 fdab 	bl	80060a0 <HAL_UART_Receive_IT>
    }
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	2000025c 	.word	0x2000025c
 8001558:	200002d8 	.word	0x200002d8
 800155c:	2000031c 	.word	0x2000031c
 8001560:	200002dc 	.word	0x200002dc

08001564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001568:	b672      	cpsid	i
}
 800156a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <Error_Handler+0x8>

08001570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <HAL_MspInit+0x4c>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157e:	4a0f      	ldr	r2, [pc, #60]	@ (80015bc <HAL_MspInit+0x4c>)
 8001580:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001584:	6453      	str	r3, [r2, #68]	@ 0x44
 8001586:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <HAL_MspInit+0x4c>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <HAL_MspInit+0x4c>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159a:	4a08      	ldr	r2, [pc, #32]	@ (80015bc <HAL_MspInit+0x4c>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_MspInit+0x4c>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40023800 	.word	0x40023800

080015c0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a17      	ldr	r2, [pc, #92]	@ (800163c <HAL_ADC_MspInit+0x7c>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d127      	bne.n	8001632 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ea:	4a15      	ldr	r2, [pc, #84]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 80015ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f2:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 80015f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a0e      	ldr	r2, [pc, #56]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800161a:	2301      	movs	r3, #1
 800161c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800161e:	2303      	movs	r3, #3
 8001620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	4805      	ldr	r0, [pc, #20]	@ (8001644 <HAL_ADC_MspInit+0x84>)
 800162e:	f001 f863 	bl	80026f8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001632:	bf00      	nop
 8001634:	3728      	adds	r7, #40	@ 0x28
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40012000 	.word	0x40012000
 8001640:	40023800 	.word	0x40023800
 8001644:	40020000 	.word	0x40020000

08001648 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08a      	sub	sp, #40	@ 0x28
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a19      	ldr	r2, [pc, #100]	@ (80016cc <HAL_I2C_MspInit+0x84>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d12b      	bne.n	80016c2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	4b18      	ldr	r3, [pc, #96]	@ (80016d0 <HAL_I2C_MspInit+0x88>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	4a17      	ldr	r2, [pc, #92]	@ (80016d0 <HAL_I2C_MspInit+0x88>)
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	6313      	str	r3, [r2, #48]	@ 0x30
 800167a:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <HAL_I2C_MspInit+0x88>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	613b      	str	r3, [r7, #16]
 8001684:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001686:	23c0      	movs	r3, #192	@ 0xc0
 8001688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800168a:	2312      	movs	r3, #18
 800168c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001692:	2303      	movs	r3, #3
 8001694:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001696:	2304      	movs	r3, #4
 8001698:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800169a:	f107 0314 	add.w	r3, r7, #20
 800169e:	4619      	mov	r1, r3
 80016a0:	480c      	ldr	r0, [pc, #48]	@ (80016d4 <HAL_I2C_MspInit+0x8c>)
 80016a2:	f001 f829 	bl	80026f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <HAL_I2C_MspInit+0x88>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	4a08      	ldr	r2, [pc, #32]	@ (80016d0 <HAL_I2C_MspInit+0x88>)
 80016b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016b6:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <HAL_I2C_MspInit+0x88>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80016c2:	bf00      	nop
 80016c4:	3728      	adds	r7, #40	@ 0x28
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40005400 	.word	0x40005400
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40020400 	.word	0x40020400

080016d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016e8:	d10d      	bne.n	8001706 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <HAL_TIM_Base_MspInit+0x3c>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	4a08      	ldr	r2, [pc, #32]	@ (8001714 <HAL_TIM_Base_MspInit+0x3c>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fa:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <HAL_TIM_Base_MspInit+0x3c>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001706:	bf00      	nop
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800

08001718 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b08a      	sub	sp, #40	@ 0x28
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 0314 	add.w	r3, r7, #20
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a2c      	ldr	r2, [pc, #176]	@ (80017e8 <HAL_UART_MspInit+0xd0>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d151      	bne.n	80017de <HAL_UART_MspInit+0xc6>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	613b      	str	r3, [r7, #16]
 800173e:	4b2b      	ldr	r3, [pc, #172]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001742:	4a2a      	ldr	r2, [pc, #168]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 8001744:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001748:	6413      	str	r3, [r2, #64]	@ 0x40
 800174a:	4b28      	ldr	r3, [pc, #160]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001752:	613b      	str	r3, [r7, #16]
 8001754:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	4b24      	ldr	r3, [pc, #144]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	4a23      	ldr	r2, [pc, #140]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 8001760:	f043 0301 	orr.w	r3, r3, #1
 8001764:	6313      	str	r3, [r2, #48]	@ 0x30
 8001766:	4b21      	ldr	r3, [pc, #132]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	60bb      	str	r3, [r7, #8]
 8001776:	4b1d      	ldr	r3, [pc, #116]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	4a1c      	ldr	r2, [pc, #112]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 800177c:	f043 0308 	orr.w	r3, r3, #8
 8001780:	6313      	str	r3, [r2, #48]	@ 0x30
 8001782:	4b1a      	ldr	r3, [pc, #104]	@ (80017ec <HAL_UART_MspInit+0xd4>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800178e:	2304      	movs	r3, #4
 8001790:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001792:	2302      	movs	r3, #2
 8001794:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800179a:	2303      	movs	r3, #3
 800179c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800179e:	2307      	movs	r3, #7
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a2:	f107 0314 	add.w	r3, r7, #20
 80017a6:	4619      	mov	r1, r3
 80017a8:	4811      	ldr	r0, [pc, #68]	@ (80017f0 <HAL_UART_MspInit+0xd8>)
 80017aa:	f000 ffa5 	bl	80026f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017ae:	2340      	movs	r3, #64	@ 0x40
 80017b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ba:	2303      	movs	r3, #3
 80017bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017be:	2307      	movs	r3, #7
 80017c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c2:	f107 0314 	add.w	r3, r7, #20
 80017c6:	4619      	mov	r1, r3
 80017c8:	480a      	ldr	r0, [pc, #40]	@ (80017f4 <HAL_UART_MspInit+0xdc>)
 80017ca:	f000 ff95 	bl	80026f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2100      	movs	r1, #0
 80017d2:	2026      	movs	r0, #38	@ 0x26
 80017d4:	f000 fec7 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017d8:	2026      	movs	r0, #38	@ 0x26
 80017da:	f000 fee0 	bl	800259e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80017de:	bf00      	nop
 80017e0:	3728      	adds	r7, #40	@ 0x28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40004400 	.word	0x40004400
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020000 	.word	0x40020000
 80017f4:	40020c00 	.word	0x40020c00

080017f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017fc:	bf00      	nop
 80017fe:	e7fd      	b.n	80017fc <NMI_Handler+0x4>

08001800 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001804:	bf00      	nop
 8001806:	e7fd      	b.n	8001804 <HardFault_Handler+0x4>

08001808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <MemManage_Handler+0x4>

08001810 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001814:	bf00      	nop
 8001816:	e7fd      	b.n	8001814 <BusFault_Handler+0x4>

08001818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800181c:	bf00      	nop
 800181e:	e7fd      	b.n	800181c <UsageFault_Handler+0x4>

08001820 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184e:	f000 f96b 	bl	8001b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <USART2_IRQHandler+0x10>)
 800185e:	f004 fc45 	bl	80060ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	2000025c 	.word	0x2000025c

0800186c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001870:	4802      	ldr	r0, [pc, #8]	@ (800187c <OTG_FS_IRQHandler+0x10>)
 8001872:	f002 fb8d 	bl	8003f90 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	2000180c 	.word	0x2000180c

08001880 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  return 1;
 8001884:	2301      	movs	r3, #1
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <_kill>:

int _kill(int pid, int sig)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800189a:	f009 fd87 	bl	800b3ac <__errno>
 800189e:	4603      	mov	r3, r0
 80018a0:	2216      	movs	r2, #22
 80018a2:	601a      	str	r2, [r3, #0]
  return -1;
 80018a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <_exit>:

void _exit (int status)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff ffe7 	bl	8001890 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018c2:	bf00      	nop
 80018c4:	e7fd      	b.n	80018c2 <_exit+0x12>

080018c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	60f8      	str	r0, [r7, #12]
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	e00a      	b.n	80018ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018d8:	f3af 8000 	nop.w
 80018dc:	4601      	mov	r1, r0
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	1c5a      	adds	r2, r3, #1
 80018e2:	60ba      	str	r2, [r7, #8]
 80018e4:	b2ca      	uxtb	r2, r1
 80018e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	3301      	adds	r3, #1
 80018ec:	617b      	str	r3, [r7, #20]
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	dbf0      	blt.n	80018d8 <_read+0x12>
  }

  return len;
 80018f6:	687b      	ldr	r3, [r7, #4]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3718      	adds	r7, #24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	e009      	b.n	8001926 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	60ba      	str	r2, [r7, #8]
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	4618      	mov	r0, r3
 800191c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	3301      	adds	r3, #1
 8001924:	617b      	str	r3, [r7, #20]
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	429a      	cmp	r2, r3
 800192c:	dbf1      	blt.n	8001912 <_write+0x12>
  }
  return len;
 800192e:	687b      	ldr	r3, [r7, #4]
}
 8001930:	4618      	mov	r0, r3
 8001932:	3718      	adds	r7, #24
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <_close>:

int _close(int file)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001940:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001944:	4618      	mov	r0, r3
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001960:	605a      	str	r2, [r3, #4]
  return 0;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <_isatty>:

int _isatty(int file)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001978:	2301      	movs	r3, #1
}
 800197a:	4618      	mov	r0, r3
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001986:	b480      	push	{r7}
 8001988:	b085      	sub	sp, #20
 800198a:	af00      	add	r7, sp, #0
 800198c:	60f8      	str	r0, [r7, #12]
 800198e:	60b9      	str	r1, [r7, #8]
 8001990:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019a8:	4a14      	ldr	r2, [pc, #80]	@ (80019fc <_sbrk+0x5c>)
 80019aa:	4b15      	ldr	r3, [pc, #84]	@ (8001a00 <_sbrk+0x60>)
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019b4:	4b13      	ldr	r3, [pc, #76]	@ (8001a04 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d102      	bne.n	80019c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019bc:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <_sbrk+0x64>)
 80019be:	4a12      	ldr	r2, [pc, #72]	@ (8001a08 <_sbrk+0x68>)
 80019c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019c2:	4b10      	ldr	r3, [pc, #64]	@ (8001a04 <_sbrk+0x64>)
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4413      	add	r3, r2
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d207      	bcs.n	80019e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019d0:	f009 fcec 	bl	800b3ac <__errno>
 80019d4:	4603      	mov	r3, r0
 80019d6:	220c      	movs	r2, #12
 80019d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019de:	e009      	b.n	80019f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019e0:	4b08      	ldr	r3, [pc, #32]	@ (8001a04 <_sbrk+0x64>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019e6:	4b07      	ldr	r3, [pc, #28]	@ (8001a04 <_sbrk+0x64>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4413      	add	r3, r2
 80019ee:	4a05      	ldr	r2, [pc, #20]	@ (8001a04 <_sbrk+0x64>)
 80019f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019f2:	68fb      	ldr	r3, [r7, #12]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3718      	adds	r7, #24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20020000 	.word	0x20020000
 8001a00:	00000400 	.word	0x00000400
 8001a04:	20000324 	.word	0x20000324
 8001a08:	20002060 	.word	0x20002060

08001a0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <SystemInit+0x20>)
 8001a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a16:	4a05      	ldr	r2, [pc, #20]	@ (8001a2c <SystemInit+0x20>)
 8001a18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a34:	f7ff ffea 	bl	8001a0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a38:	480c      	ldr	r0, [pc, #48]	@ (8001a6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a3a:	490d      	ldr	r1, [pc, #52]	@ (8001a70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a40:	e002      	b.n	8001a48 <LoopCopyDataInit>

08001a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a46:	3304      	adds	r3, #4

08001a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a4c:	d3f9      	bcc.n	8001a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a50:	4c0a      	ldr	r4, [pc, #40]	@ (8001a7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a54:	e001      	b.n	8001a5a <LoopFillZerobss>

08001a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a58:	3204      	adds	r2, #4

08001a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a5c:	d3fb      	bcc.n	8001a56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a5e:	f009 fcab 	bl	800b3b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a62:	f7fe ff6f 	bl	8000944 <main>
  bx  lr    
 8001a66:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a70:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8001a74:	0800c774 	.word	0x0800c774
  ldr r2, =_sbss
 8001a78:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8001a7c:	2000205c 	.word	0x2000205c

08001a80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a80:	e7fe      	b.n	8001a80 <ADC_IRQHandler>
	...

08001a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a88:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <HAL_Init+0x40>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac4 <HAL_Init+0x40>)
 8001a8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <HAL_Init+0x40>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac4 <HAL_Init+0x40>)
 8001a9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aa0:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <HAL_Init+0x40>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a07      	ldr	r2, [pc, #28]	@ (8001ac4 <HAL_Init+0x40>)
 8001aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aac:	2003      	movs	r0, #3
 8001aae:	f000 fd4f 	bl	8002550 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ab2:	200f      	movs	r0, #15
 8001ab4:	f000 f808 	bl	8001ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab8:	f7ff fd5a 	bl	8001570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023c00 	.word	0x40023c00

08001ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ad0:	4b12      	ldr	r3, [pc, #72]	@ (8001b1c <HAL_InitTick+0x54>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <HAL_InitTick+0x58>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f000 fd67 	bl	80025ba <HAL_SYSTICK_Config>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e00e      	b.n	8001b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2b0f      	cmp	r3, #15
 8001afa:	d80a      	bhi.n	8001b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001afc:	2200      	movs	r2, #0
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b04:	f000 fd2f 	bl	8002566 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b08:	4a06      	ldr	r2, [pc, #24]	@ (8001b24 <HAL_InitTick+0x5c>)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e000      	b.n	8001b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20000004 	.word	0x20000004
 8001b20:	2000000c 	.word	0x2000000c
 8001b24:	20000008 	.word	0x20000008

08001b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b2c:	4b06      	ldr	r3, [pc, #24]	@ (8001b48 <HAL_IncTick+0x20>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	461a      	mov	r2, r3
 8001b32:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <HAL_IncTick+0x24>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4413      	add	r3, r2
 8001b38:	4a04      	ldr	r2, [pc, #16]	@ (8001b4c <HAL_IncTick+0x24>)
 8001b3a:	6013      	str	r3, [r2, #0]
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	2000000c 	.word	0x2000000c
 8001b4c:	20000328 	.word	0x20000328

08001b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return uwTick;
 8001b54:	4b03      	ldr	r3, [pc, #12]	@ (8001b64 <HAL_GetTick+0x14>)
 8001b56:	681b      	ldr	r3, [r3, #0]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20000328 	.word	0x20000328

08001b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b70:	f7ff ffee 	bl	8001b50 <HAL_GetTick>
 8001b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b80:	d005      	beq.n	8001b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b82:	4b0a      	ldr	r3, [pc, #40]	@ (8001bac <HAL_Delay+0x44>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	461a      	mov	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b8e:	bf00      	nop
 8001b90:	f7ff ffde 	bl	8001b50 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d8f7      	bhi.n	8001b90 <HAL_Delay+0x28>
  {
  }
}
 8001ba0:	bf00      	nop
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	2000000c 	.word	0x2000000c

08001bb0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e033      	b.n	8001c2e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d109      	bne.n	8001be2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff fcf6 	bl	80015c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	f003 0310 	and.w	r3, r3, #16
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d118      	bne.n	8001c20 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001bf6:	f023 0302 	bic.w	r3, r3, #2
 8001bfa:	f043 0202 	orr.w	r2, r3, #2
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f000 fad8 	bl	80021b8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	f023 0303 	bic.w	r3, r3, #3
 8001c16:	f043 0201 	orr.w	r2, r3, #1
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c1e:	e001      	b.n	8001c24 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d101      	bne.n	8001c52 <HAL_ADC_Start+0x1a>
 8001c4e:	2302      	movs	r3, #2
 8001c50:	e0b2      	b.n	8001db8 <HAL_ADC_Start+0x180>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d018      	beq.n	8001c9a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	689a      	ldr	r2, [r3, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f042 0201 	orr.w	r2, r2, #1
 8001c76:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c78:	4b52      	ldr	r3, [pc, #328]	@ (8001dc4 <HAL_ADC_Start+0x18c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a52      	ldr	r2, [pc, #328]	@ (8001dc8 <HAL_ADC_Start+0x190>)
 8001c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c82:	0c9a      	lsrs	r2, r3, #18
 8001c84:	4613      	mov	r3, r2
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	4413      	add	r3, r2
 8001c8a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c8c:	e002      	b.n	8001c94 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	3b01      	subs	r3, #1
 8001c92:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1f9      	bne.n	8001c8e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d17a      	bne.n	8001d9e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cac:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001cb0:	f023 0301 	bic.w	r3, r3, #1
 8001cb4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d007      	beq.n	8001cda <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cd2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ce2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ce6:	d106      	bne.n	8001cf6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cec:	f023 0206 	bic.w	r2, r3, #6
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001cf4:	e002      	b.n	8001cfc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d04:	4b31      	ldr	r3, [pc, #196]	@ (8001dcc <HAL_ADC_Start+0x194>)
 8001d06:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001d10:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f003 031f 	and.w	r3, r3, #31
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d12a      	bne.n	8001d74 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd0 <HAL_ADC_Start+0x198>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d015      	beq.n	8001d54 <HAL_ADC_Start+0x11c>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a29      	ldr	r2, [pc, #164]	@ (8001dd4 <HAL_ADC_Start+0x19c>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d105      	bne.n	8001d3e <HAL_ADC_Start+0x106>
 8001d32:	4b26      	ldr	r3, [pc, #152]	@ (8001dcc <HAL_ADC_Start+0x194>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 031f 	and.w	r3, r3, #31
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d00a      	beq.n	8001d54 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a25      	ldr	r2, [pc, #148]	@ (8001dd8 <HAL_ADC_Start+0x1a0>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d136      	bne.n	8001db6 <HAL_ADC_Start+0x17e>
 8001d48:	4b20      	ldr	r3, [pc, #128]	@ (8001dcc <HAL_ADC_Start+0x194>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 0310 	and.w	r3, r3, #16
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d130      	bne.n	8001db6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d129      	bne.n	8001db6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	689a      	ldr	r2, [r3, #8]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d70:	609a      	str	r2, [r3, #8]
 8001d72:	e020      	b.n	8001db6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a15      	ldr	r2, [pc, #84]	@ (8001dd0 <HAL_ADC_Start+0x198>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d11b      	bne.n	8001db6 <HAL_ADC_Start+0x17e>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d114      	bne.n	8001db6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689a      	ldr	r2, [r3, #8]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	e00b      	b.n	8001db6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	f043 0210 	orr.w	r2, r3, #16
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dae:	f043 0201 	orr.w	r2, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	20000004 	.word	0x20000004
 8001dc8:	431bde83 	.word	0x431bde83
 8001dcc:	40012300 	.word	0x40012300
 8001dd0:	40012000 	.word	0x40012000
 8001dd4:	40012100 	.word	0x40012100
 8001dd8:	40012200 	.word	0x40012200

08001ddc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d101      	bne.n	8001df2 <HAL_ADC_Stop+0x16>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e021      	b.n	8001e36 <HAL_ADC_Stop+0x5a>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f022 0201 	bic.w	r2, r2, #1
 8001e08:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d109      	bne.n	8001e2c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e20:	f023 0301 	bic.w	r3, r3, #1
 8001e24:	f043 0201 	orr.w	r2, r3, #1
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b084      	sub	sp, #16
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
 8001e4a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e5e:	d113      	bne.n	8001e88 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e6e:	d10b      	bne.n	8001e88 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e74:	f043 0220 	orr.w	r2, r3, #32
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e063      	b.n	8001f50 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e88:	f7ff fe62 	bl	8001b50 <HAL_GetTick>
 8001e8c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e8e:	e021      	b.n	8001ed4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e96:	d01d      	beq.n	8001ed4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d007      	beq.n	8001eae <HAL_ADC_PollForConversion+0x6c>
 8001e9e:	f7ff fe57 	bl	8001b50 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d212      	bcs.n	8001ed4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d00b      	beq.n	8001ed4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec0:	f043 0204 	orr.w	r2, r3, #4
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e03d      	b.n	8001f50 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d1d6      	bne.n	8001e90 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f06f 0212 	mvn.w	r2, #18
 8001eea:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d123      	bne.n	8001f4e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d11f      	bne.n	8001f4e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f14:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d006      	beq.n	8001f2a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d111      	bne.n	8001f4e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d105      	bne.n	8001f4e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f46:	f043 0201 	orr.w	r2, r3, #1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001f4e:	2300      	movs	r3, #0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3710      	adds	r7, #16
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d101      	bne.n	8001f90 <HAL_ADC_ConfigChannel+0x1c>
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	e105      	b.n	800219c <HAL_ADC_ConfigChannel+0x228>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2b09      	cmp	r3, #9
 8001f9e:	d925      	bls.n	8001fec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68d9      	ldr	r1, [r3, #12]
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	461a      	mov	r2, r3
 8001fae:	4613      	mov	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3b1e      	subs	r3, #30
 8001fb6:	2207      	movs	r2, #7
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43da      	mvns	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	400a      	ands	r2, r1
 8001fc4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68d9      	ldr	r1, [r3, #12]
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	4603      	mov	r3, r0
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4403      	add	r3, r0
 8001fde:	3b1e      	subs	r3, #30
 8001fe0:	409a      	lsls	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	e022      	b.n	8002032 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6919      	ldr	r1, [r3, #16]
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	2207      	movs	r2, #7
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43da      	mvns	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	400a      	ands	r2, r1
 800200e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6919      	ldr	r1, [r3, #16]
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	689a      	ldr	r2, [r3, #8]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	b29b      	uxth	r3, r3
 8002020:	4618      	mov	r0, r3
 8002022:	4603      	mov	r3, r0
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	4403      	add	r3, r0
 8002028:	409a      	lsls	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	430a      	orrs	r2, r1
 8002030:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b06      	cmp	r3, #6
 8002038:	d824      	bhi.n	8002084 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	3b05      	subs	r3, #5
 800204c:	221f      	movs	r2, #31
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	43da      	mvns	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	400a      	ands	r2, r1
 800205a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	b29b      	uxth	r3, r3
 8002068:	4618      	mov	r0, r3
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	3b05      	subs	r3, #5
 8002076:	fa00 f203 	lsl.w	r2, r0, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	635a      	str	r2, [r3, #52]	@ 0x34
 8002082:	e04c      	b.n	800211e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2b0c      	cmp	r3, #12
 800208a:	d824      	bhi.n	80020d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	4613      	mov	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	3b23      	subs	r3, #35	@ 0x23
 800209e:	221f      	movs	r2, #31
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43da      	mvns	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	400a      	ands	r2, r1
 80020ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	4618      	mov	r0, r3
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	3b23      	subs	r3, #35	@ 0x23
 80020c8:	fa00 f203 	lsl.w	r2, r0, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80020d4:	e023      	b.n	800211e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	4613      	mov	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	4413      	add	r3, r2
 80020e6:	3b41      	subs	r3, #65	@ 0x41
 80020e8:	221f      	movs	r2, #31
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43da      	mvns	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	400a      	ands	r2, r1
 80020f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	b29b      	uxth	r3, r3
 8002104:	4618      	mov	r0, r3
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	3b41      	subs	r3, #65	@ 0x41
 8002112:	fa00 f203 	lsl.w	r2, r0, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	430a      	orrs	r2, r1
 800211c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800211e:	4b22      	ldr	r3, [pc, #136]	@ (80021a8 <HAL_ADC_ConfigChannel+0x234>)
 8002120:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a21      	ldr	r2, [pc, #132]	@ (80021ac <HAL_ADC_ConfigChannel+0x238>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d109      	bne.n	8002140 <HAL_ADC_ConfigChannel+0x1cc>
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b12      	cmp	r3, #18
 8002132:	d105      	bne.n	8002140 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a19      	ldr	r2, [pc, #100]	@ (80021ac <HAL_ADC_ConfigChannel+0x238>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d123      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x21e>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b10      	cmp	r3, #16
 8002150:	d003      	beq.n	800215a <HAL_ADC_ConfigChannel+0x1e6>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2b11      	cmp	r3, #17
 8002158:	d11b      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2b10      	cmp	r3, #16
 800216c:	d111      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <HAL_ADC_ConfigChannel+0x23c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a10      	ldr	r2, [pc, #64]	@ (80021b4 <HAL_ADC_ConfigChannel+0x240>)
 8002174:	fba2 2303 	umull	r2, r3, r2, r3
 8002178:	0c9a      	lsrs	r2, r3, #18
 800217a:	4613      	mov	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	4413      	add	r3, r2
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002184:	e002      	b.n	800218c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	3b01      	subs	r3, #1
 800218a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1f9      	bne.n	8002186 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800219a:	2300      	movs	r3, #0
}
 800219c:	4618      	mov	r0, r3
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	40012300 	.word	0x40012300
 80021ac:	40012000 	.word	0x40012000
 80021b0:	20000004 	.word	0x20000004
 80021b4:	431bde83 	.word	0x431bde83

080021b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021c0:	4b79      	ldr	r3, [pc, #484]	@ (80023a8 <ADC_Init+0x1f0>)
 80021c2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	431a      	orrs	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	021a      	lsls	r2, r3, #8
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002210:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6859      	ldr	r1, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002232:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6899      	ldr	r1, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	68da      	ldr	r2, [r3, #12]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	430a      	orrs	r2, r1
 8002244:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800224a:	4a58      	ldr	r2, [pc, #352]	@ (80023ac <ADC_Init+0x1f4>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d022      	beq.n	8002296 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800225e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6899      	ldr	r1, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002280:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6899      	ldr	r1, [r3, #8]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	e00f      	b.n	80022b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 0202 	bic.w	r2, r2, #2
 80022c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6899      	ldr	r1, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	7e1b      	ldrb	r3, [r3, #24]
 80022d0:	005a      	lsls	r2, r3, #1
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d01b      	beq.n	800231c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022f2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002302:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6859      	ldr	r1, [r3, #4]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230e:	3b01      	subs	r3, #1
 8002310:	035a      	lsls	r2, r3, #13
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	430a      	orrs	r2, r1
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	e007      	b.n	800232c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800232a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800233a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	3b01      	subs	r3, #1
 8002348:	051a      	lsls	r2, r3, #20
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	430a      	orrs	r2, r1
 8002350:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002360:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6899      	ldr	r1, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800236e:	025a      	lsls	r2, r3, #9
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002386:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6899      	ldr	r1, [r3, #8]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	029a      	lsls	r2, r3, #10
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	609a      	str	r2, [r3, #8]
}
 800239c:	bf00      	nop
 800239e:	3714      	adds	r7, #20
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	40012300 	.word	0x40012300
 80023ac:	0f000001 	.word	0x0f000001

080023b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023c0:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <__NVIC_SetPriorityGrouping+0x44>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023c6:	68ba      	ldr	r2, [r7, #8]
 80023c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023cc:	4013      	ands	r3, r2
 80023ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023e2:	4a04      	ldr	r2, [pc, #16]	@ (80023f4 <__NVIC_SetPriorityGrouping+0x44>)
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	60d3      	str	r3, [r2, #12]
}
 80023e8:	bf00      	nop
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023fc:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <__NVIC_GetPriorityGrouping+0x18>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	0a1b      	lsrs	r3, r3, #8
 8002402:	f003 0307 	and.w	r3, r3, #7
}
 8002406:	4618      	mov	r0, r3
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800241e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002422:	2b00      	cmp	r3, #0
 8002424:	db0b      	blt.n	800243e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	f003 021f 	and.w	r2, r3, #31
 800242c:	4907      	ldr	r1, [pc, #28]	@ (800244c <__NVIC_EnableIRQ+0x38>)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	095b      	lsrs	r3, r3, #5
 8002434:	2001      	movs	r0, #1
 8002436:	fa00 f202 	lsl.w	r2, r0, r2
 800243a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800243e:	bf00      	nop
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	e000e100 	.word	0xe000e100

08002450 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	6039      	str	r1, [r7, #0]
 800245a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800245c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002460:	2b00      	cmp	r3, #0
 8002462:	db0a      	blt.n	800247a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	b2da      	uxtb	r2, r3
 8002468:	490c      	ldr	r1, [pc, #48]	@ (800249c <__NVIC_SetPriority+0x4c>)
 800246a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246e:	0112      	lsls	r2, r2, #4
 8002470:	b2d2      	uxtb	r2, r2
 8002472:	440b      	add	r3, r1
 8002474:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002478:	e00a      	b.n	8002490 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	b2da      	uxtb	r2, r3
 800247e:	4908      	ldr	r1, [pc, #32]	@ (80024a0 <__NVIC_SetPriority+0x50>)
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	f003 030f 	and.w	r3, r3, #15
 8002486:	3b04      	subs	r3, #4
 8002488:	0112      	lsls	r2, r2, #4
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	440b      	add	r3, r1
 800248e:	761a      	strb	r2, [r3, #24]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	e000e100 	.word	0xe000e100
 80024a0:	e000ed00 	.word	0xe000ed00

080024a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b089      	sub	sp, #36	@ 0x24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	f1c3 0307 	rsb	r3, r3, #7
 80024be:	2b04      	cmp	r3, #4
 80024c0:	bf28      	it	cs
 80024c2:	2304      	movcs	r3, #4
 80024c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	3304      	adds	r3, #4
 80024ca:	2b06      	cmp	r3, #6
 80024cc:	d902      	bls.n	80024d4 <NVIC_EncodePriority+0x30>
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	3b03      	subs	r3, #3
 80024d2:	e000      	b.n	80024d6 <NVIC_EncodePriority+0x32>
 80024d4:	2300      	movs	r3, #0
 80024d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43da      	mvns	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	401a      	ands	r2, r3
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	fa01 f303 	lsl.w	r3, r1, r3
 80024f6:	43d9      	mvns	r1, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024fc:	4313      	orrs	r3, r2
         );
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3724      	adds	r7, #36	@ 0x24
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
	...

0800250c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3b01      	subs	r3, #1
 8002518:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800251c:	d301      	bcc.n	8002522 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800251e:	2301      	movs	r3, #1
 8002520:	e00f      	b.n	8002542 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002522:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <SysTick_Config+0x40>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b01      	subs	r3, #1
 8002528:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800252a:	210f      	movs	r1, #15
 800252c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002530:	f7ff ff8e 	bl	8002450 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002534:	4b05      	ldr	r3, [pc, #20]	@ (800254c <SysTick_Config+0x40>)
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800253a:	4b04      	ldr	r3, [pc, #16]	@ (800254c <SysTick_Config+0x40>)
 800253c:	2207      	movs	r2, #7
 800253e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	e000e010 	.word	0xe000e010

08002550 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7ff ff29 	bl	80023b0 <__NVIC_SetPriorityGrouping>
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002566:	b580      	push	{r7, lr}
 8002568:	b086      	sub	sp, #24
 800256a:	af00      	add	r7, sp, #0
 800256c:	4603      	mov	r3, r0
 800256e:	60b9      	str	r1, [r7, #8]
 8002570:	607a      	str	r2, [r7, #4]
 8002572:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002578:	f7ff ff3e 	bl	80023f8 <__NVIC_GetPriorityGrouping>
 800257c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	68b9      	ldr	r1, [r7, #8]
 8002582:	6978      	ldr	r0, [r7, #20]
 8002584:	f7ff ff8e 	bl	80024a4 <NVIC_EncodePriority>
 8002588:	4602      	mov	r2, r0
 800258a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800258e:	4611      	mov	r1, r2
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff ff5d 	bl	8002450 <__NVIC_SetPriority>
}
 8002596:	bf00      	nop
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4603      	mov	r3, r0
 80025a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff ff31 	bl	8002414 <__NVIC_EnableIRQ>
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b082      	sub	sp, #8
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff ffa2 	bl	800250c <SysTick_Config>
 80025c8:	4603      	mov	r3, r0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b084      	sub	sp, #16
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025de:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80025e0:	f7ff fab6 	bl	8001b50 <HAL_GetTick>
 80025e4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d008      	beq.n	8002604 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2280      	movs	r2, #128	@ 0x80
 80025f6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e052      	b.n	80026aa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0216 	bic.w	r2, r2, #22
 8002612:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	695a      	ldr	r2, [r3, #20]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002622:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d103      	bne.n	8002634 <HAL_DMA_Abort+0x62>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002630:	2b00      	cmp	r3, #0
 8002632:	d007      	beq.n	8002644 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0208 	bic.w	r2, r2, #8
 8002642:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f022 0201 	bic.w	r2, r2, #1
 8002652:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002654:	e013      	b.n	800267e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002656:	f7ff fa7b 	bl	8001b50 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b05      	cmp	r3, #5
 8002662:	d90c      	bls.n	800267e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2220      	movs	r2, #32
 8002668:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2203      	movs	r2, #3
 800266e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e015      	b.n	80026aa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1e4      	bne.n	8002656 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002690:	223f      	movs	r2, #63	@ 0x3f
 8002692:	409a      	lsls	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b083      	sub	sp, #12
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d004      	beq.n	80026d0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2280      	movs	r2, #128	@ 0x80
 80026ca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e00c      	b.n	80026ea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2205      	movs	r2, #5
 80026d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
	...

080026f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b089      	sub	sp, #36	@ 0x24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002702:	2300      	movs	r3, #0
 8002704:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800270a:	2300      	movs	r3, #0
 800270c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
 8002712:	e16b      	b.n	80029ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002714:	2201      	movs	r2, #1
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	4013      	ands	r3, r2
 8002726:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	429a      	cmp	r2, r3
 800272e:	f040 815a 	bne.w	80029e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	2b01      	cmp	r3, #1
 800273c:	d005      	beq.n	800274a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002746:	2b02      	cmp	r3, #2
 8002748:	d130      	bne.n	80027ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	2203      	movs	r2, #3
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	43db      	mvns	r3, r3
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	4013      	ands	r3, r2
 8002760:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	fa02 f303 	lsl.w	r3, r2, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4313      	orrs	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002780:	2201      	movs	r2, #1
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	091b      	lsrs	r3, r3, #4
 8002796:	f003 0201 	and.w	r2, r3, #1
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 0303 	and.w	r3, r3, #3
 80027b4:	2b03      	cmp	r3, #3
 80027b6:	d017      	beq.n	80027e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	2203      	movs	r2, #3
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	43db      	mvns	r3, r3
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4013      	ands	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d123      	bne.n	800283c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	08da      	lsrs	r2, r3, #3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3208      	adds	r2, #8
 80027fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002800:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	220f      	movs	r2, #15
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4013      	ands	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	691a      	ldr	r2, [r3, #16]
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f003 0307 	and.w	r3, r3, #7
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	08da      	lsrs	r2, r3, #3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	3208      	adds	r2, #8
 8002836:	69b9      	ldr	r1, [r7, #24]
 8002838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	2203      	movs	r2, #3
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f003 0203 	and.w	r2, r3, #3
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	4313      	orrs	r3, r2
 8002868:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 80b4 	beq.w	80029e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	4b60      	ldr	r3, [pc, #384]	@ (8002a04 <HAL_GPIO_Init+0x30c>)
 8002884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002886:	4a5f      	ldr	r2, [pc, #380]	@ (8002a04 <HAL_GPIO_Init+0x30c>)
 8002888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800288c:	6453      	str	r3, [r2, #68]	@ 0x44
 800288e:	4b5d      	ldr	r3, [pc, #372]	@ (8002a04 <HAL_GPIO_Init+0x30c>)
 8002890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002892:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800289a:	4a5b      	ldr	r2, [pc, #364]	@ (8002a08 <HAL_GPIO_Init+0x310>)
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	089b      	lsrs	r3, r3, #2
 80028a0:	3302      	adds	r3, #2
 80028a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	f003 0303 	and.w	r3, r3, #3
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	220f      	movs	r2, #15
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43db      	mvns	r3, r3
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	4013      	ands	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a52      	ldr	r2, [pc, #328]	@ (8002a0c <HAL_GPIO_Init+0x314>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d02b      	beq.n	800291e <HAL_GPIO_Init+0x226>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a51      	ldr	r2, [pc, #324]	@ (8002a10 <HAL_GPIO_Init+0x318>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d025      	beq.n	800291a <HAL_GPIO_Init+0x222>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a50      	ldr	r2, [pc, #320]	@ (8002a14 <HAL_GPIO_Init+0x31c>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d01f      	beq.n	8002916 <HAL_GPIO_Init+0x21e>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002a18 <HAL_GPIO_Init+0x320>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d019      	beq.n	8002912 <HAL_GPIO_Init+0x21a>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4e      	ldr	r2, [pc, #312]	@ (8002a1c <HAL_GPIO_Init+0x324>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d013      	beq.n	800290e <HAL_GPIO_Init+0x216>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002a20 <HAL_GPIO_Init+0x328>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d00d      	beq.n	800290a <HAL_GPIO_Init+0x212>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002a24 <HAL_GPIO_Init+0x32c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d007      	beq.n	8002906 <HAL_GPIO_Init+0x20e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002a28 <HAL_GPIO_Init+0x330>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d101      	bne.n	8002902 <HAL_GPIO_Init+0x20a>
 80028fe:	2307      	movs	r3, #7
 8002900:	e00e      	b.n	8002920 <HAL_GPIO_Init+0x228>
 8002902:	2308      	movs	r3, #8
 8002904:	e00c      	b.n	8002920 <HAL_GPIO_Init+0x228>
 8002906:	2306      	movs	r3, #6
 8002908:	e00a      	b.n	8002920 <HAL_GPIO_Init+0x228>
 800290a:	2305      	movs	r3, #5
 800290c:	e008      	b.n	8002920 <HAL_GPIO_Init+0x228>
 800290e:	2304      	movs	r3, #4
 8002910:	e006      	b.n	8002920 <HAL_GPIO_Init+0x228>
 8002912:	2303      	movs	r3, #3
 8002914:	e004      	b.n	8002920 <HAL_GPIO_Init+0x228>
 8002916:	2302      	movs	r3, #2
 8002918:	e002      	b.n	8002920 <HAL_GPIO_Init+0x228>
 800291a:	2301      	movs	r3, #1
 800291c:	e000      	b.n	8002920 <HAL_GPIO_Init+0x228>
 800291e:	2300      	movs	r3, #0
 8002920:	69fa      	ldr	r2, [r7, #28]
 8002922:	f002 0203 	and.w	r2, r2, #3
 8002926:	0092      	lsls	r2, r2, #2
 8002928:	4093      	lsls	r3, r2
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002930:	4935      	ldr	r1, [pc, #212]	@ (8002a08 <HAL_GPIO_Init+0x310>)
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	089b      	lsrs	r3, r3, #2
 8002936:	3302      	adds	r3, #2
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800293e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a2c <HAL_GPIO_Init+0x334>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	43db      	mvns	r3, r3
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	4013      	ands	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d003      	beq.n	8002962 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	4313      	orrs	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002962:	4a32      	ldr	r2, [pc, #200]	@ (8002a2c <HAL_GPIO_Init+0x334>)
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002968:	4b30      	ldr	r3, [pc, #192]	@ (8002a2c <HAL_GPIO_Init+0x334>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	43db      	mvns	r3, r3
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	4013      	ands	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d003      	beq.n	800298c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	4313      	orrs	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800298c:	4a27      	ldr	r2, [pc, #156]	@ (8002a2c <HAL_GPIO_Init+0x334>)
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002992:	4b26      	ldr	r3, [pc, #152]	@ (8002a2c <HAL_GPIO_Init+0x334>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	43db      	mvns	r3, r3
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4013      	ands	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029b6:	4a1d      	ldr	r2, [pc, #116]	@ (8002a2c <HAL_GPIO_Init+0x334>)
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029bc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a2c <HAL_GPIO_Init+0x334>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	43db      	mvns	r3, r3
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4013      	ands	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	4313      	orrs	r3, r2
 80029de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029e0:	4a12      	ldr	r2, [pc, #72]	@ (8002a2c <HAL_GPIO_Init+0x334>)
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	3301      	adds	r3, #1
 80029ea:	61fb      	str	r3, [r7, #28]
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	2b0f      	cmp	r3, #15
 80029f0:	f67f ae90 	bls.w	8002714 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029f4:	bf00      	nop
 80029f6:	bf00      	nop
 80029f8:	3724      	adds	r7, #36	@ 0x24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40013800 	.word	0x40013800
 8002a0c:	40020000 	.word	0x40020000
 8002a10:	40020400 	.word	0x40020400
 8002a14:	40020800 	.word	0x40020800
 8002a18:	40020c00 	.word	0x40020c00
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	40021400 	.word	0x40021400
 8002a24:	40021800 	.word	0x40021800
 8002a28:	40021c00 	.word	0x40021c00
 8002a2c:	40013c00 	.word	0x40013c00

08002a30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	807b      	strh	r3, [r7, #2]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a40:	787b      	ldrb	r3, [r7, #1]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a46:	887a      	ldrh	r2, [r7, #2]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a4c:	e003      	b.n	8002a56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a4e:	887b      	ldrh	r3, [r7, #2]
 8002a50:	041a      	lsls	r2, r3, #16
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	619a      	str	r2, [r3, #24]
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
	...

08002a64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e12b      	b.n	8002cce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d106      	bne.n	8002a90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f7fe fddc 	bl	8001648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2224      	movs	r2, #36	@ 0x24
 8002a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 0201 	bic.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ab6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ac6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ac8:	f002 ffa0 	bl	8005a0c <HAL_RCC_GetPCLK1Freq>
 8002acc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	4a81      	ldr	r2, [pc, #516]	@ (8002cd8 <HAL_I2C_Init+0x274>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d807      	bhi.n	8002ae8 <HAL_I2C_Init+0x84>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4a80      	ldr	r2, [pc, #512]	@ (8002cdc <HAL_I2C_Init+0x278>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	bf94      	ite	ls
 8002ae0:	2301      	movls	r3, #1
 8002ae2:	2300      	movhi	r3, #0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	e006      	b.n	8002af6 <HAL_I2C_Init+0x92>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	4a7d      	ldr	r2, [pc, #500]	@ (8002ce0 <HAL_I2C_Init+0x27c>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	bf94      	ite	ls
 8002af0:	2301      	movls	r3, #1
 8002af2:	2300      	movhi	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e0e7      	b.n	8002cce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	4a78      	ldr	r2, [pc, #480]	@ (8002ce4 <HAL_I2C_Init+0x280>)
 8002b02:	fba2 2303 	umull	r2, r3, r2, r3
 8002b06:	0c9b      	lsrs	r3, r3, #18
 8002b08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68ba      	ldr	r2, [r7, #8]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	4a6a      	ldr	r2, [pc, #424]	@ (8002cd8 <HAL_I2C_Init+0x274>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d802      	bhi.n	8002b38 <HAL_I2C_Init+0xd4>
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	3301      	adds	r3, #1
 8002b36:	e009      	b.n	8002b4c <HAL_I2C_Init+0xe8>
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b3e:	fb02 f303 	mul.w	r3, r2, r3
 8002b42:	4a69      	ldr	r2, [pc, #420]	@ (8002ce8 <HAL_I2C_Init+0x284>)
 8002b44:	fba2 2303 	umull	r2, r3, r2, r3
 8002b48:	099b      	lsrs	r3, r3, #6
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	6812      	ldr	r2, [r2, #0]
 8002b50:	430b      	orrs	r3, r1
 8002b52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b5e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	495c      	ldr	r1, [pc, #368]	@ (8002cd8 <HAL_I2C_Init+0x274>)
 8002b68:	428b      	cmp	r3, r1
 8002b6a:	d819      	bhi.n	8002ba0 <HAL_I2C_Init+0x13c>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	1e59      	subs	r1, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b7a:	1c59      	adds	r1, r3, #1
 8002b7c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b80:	400b      	ands	r3, r1
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00a      	beq.n	8002b9c <HAL_I2C_Init+0x138>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	1e59      	subs	r1, r3, #1
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b94:	3301      	adds	r3, #1
 8002b96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b9a:	e051      	b.n	8002c40 <HAL_I2C_Init+0x1dc>
 8002b9c:	2304      	movs	r3, #4
 8002b9e:	e04f      	b.n	8002c40 <HAL_I2C_Init+0x1dc>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d111      	bne.n	8002bcc <HAL_I2C_Init+0x168>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	1e58      	subs	r0, r3, #1
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6859      	ldr	r1, [r3, #4]
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	440b      	add	r3, r1
 8002bb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bba:	3301      	adds	r3, #1
 8002bbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	bf0c      	ite	eq
 8002bc4:	2301      	moveq	r3, #1
 8002bc6:	2300      	movne	r3, #0
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	e012      	b.n	8002bf2 <HAL_I2C_Init+0x18e>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	1e58      	subs	r0, r3, #1
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6859      	ldr	r1, [r3, #4]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	0099      	lsls	r1, r3, #2
 8002bdc:	440b      	add	r3, r1
 8002bde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002be2:	3301      	adds	r3, #1
 8002be4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	bf0c      	ite	eq
 8002bec:	2301      	moveq	r3, #1
 8002bee:	2300      	movne	r3, #0
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <HAL_I2C_Init+0x196>
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e022      	b.n	8002c40 <HAL_I2C_Init+0x1dc>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10e      	bne.n	8002c20 <HAL_I2C_Init+0x1bc>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	1e58      	subs	r0, r3, #1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6859      	ldr	r1, [r3, #4]
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	440b      	add	r3, r1
 8002c10:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c14:	3301      	adds	r3, #1
 8002c16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c1e:	e00f      	b.n	8002c40 <HAL_I2C_Init+0x1dc>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	1e58      	subs	r0, r3, #1
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6859      	ldr	r1, [r3, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	0099      	lsls	r1, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c36:	3301      	adds	r3, #1
 8002c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c40:	6879      	ldr	r1, [r7, #4]
 8002c42:	6809      	ldr	r1, [r1, #0]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	69da      	ldr	r2, [r3, #28]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c6e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6911      	ldr	r1, [r2, #16]
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	68d2      	ldr	r2, [r2, #12]
 8002c7a:	4311      	orrs	r1, r2
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	6812      	ldr	r2, [r2, #0]
 8002c80:	430b      	orrs	r3, r1
 8002c82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	695a      	ldr	r2, [r3, #20]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f042 0201 	orr.w	r2, r2, #1
 8002cae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	000186a0 	.word	0x000186a0
 8002cdc:	001e847f 	.word	0x001e847f
 8002ce0:	003d08ff 	.word	0x003d08ff
 8002ce4:	431bde83 	.word	0x431bde83
 8002ce8:	10624dd3 	.word	0x10624dd3

08002cec <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b088      	sub	sp, #32
 8002cf0:	af02      	add	r7, sp, #8
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	4608      	mov	r0, r1
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	817b      	strh	r3, [r7, #10]
 8002cfe:	460b      	mov	r3, r1
 8002d00:	813b      	strh	r3, [r7, #8]
 8002d02:	4613      	mov	r3, r2
 8002d04:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d06:	f7fe ff23 	bl	8001b50 <HAL_GetTick>
 8002d0a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b20      	cmp	r3, #32
 8002d16:	f040 80d9 	bne.w	8002ecc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	2319      	movs	r3, #25
 8002d20:	2201      	movs	r2, #1
 8002d22:	496d      	ldr	r1, [pc, #436]	@ (8002ed8 <HAL_I2C_Mem_Write+0x1ec>)
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f000 fdb9 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d30:	2302      	movs	r3, #2
 8002d32:	e0cc      	b.n	8002ece <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d101      	bne.n	8002d42 <HAL_I2C_Mem_Write+0x56>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	e0c5      	b.n	8002ece <HAL_I2C_Mem_Write+0x1e2>
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d007      	beq.n	8002d68 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f042 0201 	orr.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2221      	movs	r2, #33	@ 0x21
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2240      	movs	r2, #64	@ 0x40
 8002d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a3a      	ldr	r2, [r7, #32]
 8002d92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4a4d      	ldr	r2, [pc, #308]	@ (8002edc <HAL_I2C_Mem_Write+0x1f0>)
 8002da8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002daa:	88f8      	ldrh	r0, [r7, #6]
 8002dac:	893a      	ldrh	r2, [r7, #8]
 8002dae:	8979      	ldrh	r1, [r7, #10]
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	9301      	str	r3, [sp, #4]
 8002db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	4603      	mov	r3, r0
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 fbf0 	bl	80035a0 <I2C_RequestMemoryWrite>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d052      	beq.n	8002e6c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e081      	b.n	8002ece <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f000 fe7e 	bl	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d00d      	beq.n	8002df6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d107      	bne.n	8002df2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e06b      	b.n	8002ece <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfa:	781a      	ldrb	r2, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e06:	1c5a      	adds	r2, r3, #1
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e10:	3b01      	subs	r3, #1
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	695b      	ldr	r3, [r3, #20]
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	2b04      	cmp	r3, #4
 8002e32:	d11b      	bne.n	8002e6c <HAL_I2C_Mem_Write+0x180>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d017      	beq.n	8002e6c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e40:	781a      	ldrb	r2, [r3, #0]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1aa      	bne.n	8002dca <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f000 fe71 	bl	8003b60 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00d      	beq.n	8002ea0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d107      	bne.n	8002e9c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e9a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e016      	b.n	8002ece <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	e000      	b.n	8002ece <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ecc:	2302      	movs	r3, #2
  }
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3718      	adds	r7, #24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	00100002 	.word	0x00100002
 8002edc:	ffff0000 	.word	0xffff0000

08002ee0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b08c      	sub	sp, #48	@ 0x30
 8002ee4:	af02      	add	r7, sp, #8
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	4608      	mov	r0, r1
 8002eea:	4611      	mov	r1, r2
 8002eec:	461a      	mov	r2, r3
 8002eee:	4603      	mov	r3, r0
 8002ef0:	817b      	strh	r3, [r7, #10]
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	813b      	strh	r3, [r7, #8]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002efa:	f7fe fe29 	bl	8001b50 <HAL_GetTick>
 8002efe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b20      	cmp	r3, #32
 8002f0a:	f040 8214 	bne.w	8003336 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	2319      	movs	r3, #25
 8002f14:	2201      	movs	r2, #1
 8002f16:	497b      	ldr	r1, [pc, #492]	@ (8003104 <HAL_I2C_Mem_Read+0x224>)
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 fcbf 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002f24:	2302      	movs	r3, #2
 8002f26:	e207      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d101      	bne.n	8002f36 <HAL_I2C_Mem_Read+0x56>
 8002f32:	2302      	movs	r3, #2
 8002f34:	e200      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d007      	beq.n	8002f5c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0201 	orr.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2222      	movs	r2, #34	@ 0x22
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2240      	movs	r2, #64	@ 0x40
 8002f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	4a5b      	ldr	r2, [pc, #364]	@ (8003108 <HAL_I2C_Mem_Read+0x228>)
 8002f9c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f9e:	88f8      	ldrh	r0, [r7, #6]
 8002fa0:	893a      	ldrh	r2, [r7, #8]
 8002fa2:	8979      	ldrh	r1, [r7, #10]
 8002fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa6:	9301      	str	r3, [sp, #4]
 8002fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	4603      	mov	r3, r0
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 fb8c 	bl	80036cc <I2C_RequestMemoryRead>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e1bc      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d113      	bne.n	8002fee <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	623b      	str	r3, [r7, #32]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	623b      	str	r3, [r7, #32]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	623b      	str	r3, [r7, #32]
 8002fda:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	e190      	b.n	8003310 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d11b      	bne.n	800302e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003004:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003006:	2300      	movs	r3, #0
 8003008:	61fb      	str	r3, [r7, #28]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	61fb      	str	r3, [r7, #28]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	61fb      	str	r3, [r7, #28]
 800301a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	e170      	b.n	8003310 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003032:	2b02      	cmp	r3, #2
 8003034:	d11b      	bne.n	800306e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003044:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003054:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003056:	2300      	movs	r3, #0
 8003058:	61bb      	str	r3, [r7, #24]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	695b      	ldr	r3, [r3, #20]
 8003060:	61bb      	str	r3, [r7, #24]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	61bb      	str	r3, [r7, #24]
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	e150      	b.n	8003310 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003084:	e144      	b.n	8003310 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308a:	2b03      	cmp	r3, #3
 800308c:	f200 80f1 	bhi.w	8003272 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003094:	2b01      	cmp	r3, #1
 8003096:	d123      	bne.n	80030e0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800309a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f000 fda7 	bl	8003bf0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e145      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	691a      	ldr	r2, [r3, #16]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	b2d2      	uxtb	r2, r2
 80030b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030be:	1c5a      	adds	r2, r3, #1
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030de:	e117      	b.n	8003310 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d14e      	bne.n	8003186 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ee:	2200      	movs	r2, #0
 80030f0:	4906      	ldr	r1, [pc, #24]	@ (800310c <HAL_I2C_Mem_Read+0x22c>)
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 fbd2 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d008      	beq.n	8003110 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e11a      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
 8003102:	bf00      	nop
 8003104:	00100002 	.word	0x00100002
 8003108:	ffff0000 	.word	0xffff0000
 800310c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800311e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	691a      	ldr	r2, [r3, #16]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003148:	b29b      	uxth	r3, r3
 800314a:	3b01      	subs	r3, #1
 800314c:	b29a      	uxth	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	691a      	ldr	r2, [r3, #16]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	1c5a      	adds	r2, r3, #1
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800316e:	3b01      	subs	r3, #1
 8003170:	b29a      	uxth	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317a:	b29b      	uxth	r3, r3
 800317c:	3b01      	subs	r3, #1
 800317e:	b29a      	uxth	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003184:	e0c4      	b.n	8003310 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003188:	9300      	str	r3, [sp, #0]
 800318a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800318c:	2200      	movs	r2, #0
 800318e:	496c      	ldr	r1, [pc, #432]	@ (8003340 <HAL_I2C_Mem_Read+0x460>)
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 fb83 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0cb      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	691a      	ldr	r2, [r3, #16]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	b2d2      	uxtb	r2, r2
 80031bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c2:	1c5a      	adds	r2, r3, #1
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d8:	b29b      	uxth	r3, r3
 80031da:	3b01      	subs	r3, #1
 80031dc:	b29a      	uxth	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031e8:	2200      	movs	r2, #0
 80031ea:	4955      	ldr	r1, [pc, #340]	@ (8003340 <HAL_I2C_Mem_Read+0x460>)
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f000 fb55 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d001      	beq.n	80031fc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e09d      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800320a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	691a      	ldr	r2, [r3, #16]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003216:	b2d2      	uxtb	r2, r2
 8003218:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003228:	3b01      	subs	r3, #1
 800322a:	b29a      	uxth	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003234:	b29b      	uxth	r3, r3
 8003236:	3b01      	subs	r3, #1
 8003238:	b29a      	uxth	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	691a      	ldr	r2, [r3, #16]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325a:	3b01      	subs	r3, #1
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003266:	b29b      	uxth	r3, r3
 8003268:	3b01      	subs	r3, #1
 800326a:	b29a      	uxth	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003270:	e04e      	b.n	8003310 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003274:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 fcba 	bl	8003bf0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e058      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	691a      	ldr	r2, [r3, #16]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003290:	b2d2      	uxtb	r2, r2
 8003292:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003298:	1c5a      	adds	r2, r3, #1
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a2:	3b01      	subs	r3, #1
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d124      	bne.n	8003310 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ca:	2b03      	cmp	r3, #3
 80032cc:	d107      	bne.n	80032de <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032dc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	691a      	ldr	r2, [r3, #16]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f0:	1c5a      	adds	r2, r3, #1
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003306:	b29b      	uxth	r3, r3
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003314:	2b00      	cmp	r3, #0
 8003316:	f47f aeb6 	bne.w	8003086 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2220      	movs	r2, #32
 800331e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003332:	2300      	movs	r3, #0
 8003334:	e000      	b.n	8003338 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003336:	2302      	movs	r3, #2
  }
}
 8003338:	4618      	mov	r0, r3
 800333a:	3728      	adds	r7, #40	@ 0x28
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	00010004 	.word	0x00010004

08003344 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08a      	sub	sp, #40	@ 0x28
 8003348:	af02      	add	r7, sp, #8
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	607a      	str	r2, [r7, #4]
 800334e:	603b      	str	r3, [r7, #0]
 8003350:	460b      	mov	r3, r1
 8003352:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003354:	f7fe fbfc 	bl	8001b50 <HAL_GetTick>
 8003358:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b20      	cmp	r3, #32
 8003368:	f040 8111 	bne.w	800358e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	2319      	movs	r3, #25
 8003372:	2201      	movs	r2, #1
 8003374:	4988      	ldr	r1, [pc, #544]	@ (8003598 <HAL_I2C_IsDeviceReady+0x254>)
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 fa90 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003382:	2302      	movs	r3, #2
 8003384:	e104      	b.n	8003590 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800338c:	2b01      	cmp	r3, #1
 800338e:	d101      	bne.n	8003394 <HAL_I2C_IsDeviceReady+0x50>
 8003390:	2302      	movs	r3, #2
 8003392:	e0fd      	b.n	8003590 <HAL_I2C_IsDeviceReady+0x24c>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d007      	beq.n	80033ba <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f042 0201 	orr.w	r2, r2, #1
 80033b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2224      	movs	r2, #36	@ 0x24
 80033ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4a70      	ldr	r2, [pc, #448]	@ (800359c <HAL_I2C_IsDeviceReady+0x258>)
 80033dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033ec:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 fa4e 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00d      	beq.n	8003422 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003410:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003414:	d103      	bne.n	800341e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800341c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e0b6      	b.n	8003590 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003422:	897b      	ldrh	r3, [r7, #10]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	461a      	mov	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003430:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003432:	f7fe fb8d 	bl	8001b50 <HAL_GetTick>
 8003436:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b02      	cmp	r3, #2
 8003444:	bf0c      	ite	eq
 8003446:	2301      	moveq	r3, #1
 8003448:	2300      	movne	r3, #0
 800344a:	b2db      	uxtb	r3, r3
 800344c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003458:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800345c:	bf0c      	ite	eq
 800345e:	2301      	moveq	r3, #1
 8003460:	2300      	movne	r3, #0
 8003462:	b2db      	uxtb	r3, r3
 8003464:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003466:	e025      	b.n	80034b4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003468:	f7fe fb72 	bl	8001b50 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	429a      	cmp	r2, r3
 8003476:	d302      	bcc.n	800347e <HAL_I2C_IsDeviceReady+0x13a>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d103      	bne.n	8003486 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	22a0      	movs	r2, #160	@ 0xa0
 8003482:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b02      	cmp	r3, #2
 8003492:	bf0c      	ite	eq
 8003494:	2301      	moveq	r3, #1
 8003496:	2300      	movne	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034aa:	bf0c      	ite	eq
 80034ac:	2301      	moveq	r3, #1
 80034ae:	2300      	movne	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	2ba0      	cmp	r3, #160	@ 0xa0
 80034be:	d005      	beq.n	80034cc <HAL_I2C_IsDeviceReady+0x188>
 80034c0:	7dfb      	ldrb	r3, [r7, #23]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d102      	bne.n	80034cc <HAL_I2C_IsDeviceReady+0x188>
 80034c6:	7dbb      	ldrb	r3, [r7, #22]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0cd      	beq.n	8003468 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d129      	bne.n	8003536 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034f0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f2:	2300      	movs	r3, #0
 80034f4:	613b      	str	r3, [r7, #16]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	613b      	str	r3, [r7, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	613b      	str	r3, [r7, #16]
 8003506:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	2319      	movs	r3, #25
 800350e:	2201      	movs	r2, #1
 8003510:	4921      	ldr	r1, [pc, #132]	@ (8003598 <HAL_I2C_IsDeviceReady+0x254>)
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 f9c2 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e036      	b.n	8003590 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003532:	2300      	movs	r3, #0
 8003534:	e02c      	b.n	8003590 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003544:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800354e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	2319      	movs	r3, #25
 8003556:	2201      	movs	r2, #1
 8003558:	490f      	ldr	r1, [pc, #60]	@ (8003598 <HAL_I2C_IsDeviceReady+0x254>)
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 f99e 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e012      	b.n	8003590 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	3301      	adds	r3, #1
 800356e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	429a      	cmp	r2, r3
 8003576:	f4ff af32 	bcc.w	80033de <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2220      	movs	r2, #32
 800357e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800358e:	2302      	movs	r3, #2
  }
}
 8003590:	4618      	mov	r0, r3
 8003592:	3720      	adds	r7, #32
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	00100002 	.word	0x00100002
 800359c:	ffff0000 	.word	0xffff0000

080035a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b088      	sub	sp, #32
 80035a4:	af02      	add	r7, sp, #8
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	4608      	mov	r0, r1
 80035aa:	4611      	mov	r1, r2
 80035ac:	461a      	mov	r2, r3
 80035ae:	4603      	mov	r3, r0
 80035b0:	817b      	strh	r3, [r7, #10]
 80035b2:	460b      	mov	r3, r1
 80035b4:	813b      	strh	r3, [r7, #8]
 80035b6:	4613      	mov	r3, r2
 80035b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f960 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00d      	beq.n	80035fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035f0:	d103      	bne.n	80035fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e05f      	b.n	80036be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035fe:	897b      	ldrh	r3, [r7, #10]
 8003600:	b2db      	uxtb	r3, r3
 8003602:	461a      	mov	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800360c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	6a3a      	ldr	r2, [r7, #32]
 8003612:	492d      	ldr	r1, [pc, #180]	@ (80036c8 <I2C_RequestMemoryWrite+0x128>)
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	f000 f9bb 	bl	8003990 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e04c      	b.n	80036be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003624:	2300      	movs	r3, #0
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	617b      	str	r3, [r7, #20]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800363a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800363c:	6a39      	ldr	r1, [r7, #32]
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fa46 	bl	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00d      	beq.n	8003666 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364e:	2b04      	cmp	r3, #4
 8003650:	d107      	bne.n	8003662 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003660:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e02b      	b.n	80036be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003666:	88fb      	ldrh	r3, [r7, #6]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d105      	bne.n	8003678 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800366c:	893b      	ldrh	r3, [r7, #8]
 800366e:	b2da      	uxtb	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	611a      	str	r2, [r3, #16]
 8003676:	e021      	b.n	80036bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003678:	893b      	ldrh	r3, [r7, #8]
 800367a:	0a1b      	lsrs	r3, r3, #8
 800367c:	b29b      	uxth	r3, r3
 800367e:	b2da      	uxtb	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003688:	6a39      	ldr	r1, [r7, #32]
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 fa20 	bl	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00d      	beq.n	80036b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369a:	2b04      	cmp	r3, #4
 800369c:	d107      	bne.n	80036ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e005      	b.n	80036be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80036b2:	893b      	ldrh	r3, [r7, #8]
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3718      	adds	r7, #24
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	00010002 	.word	0x00010002

080036cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b088      	sub	sp, #32
 80036d0:	af02      	add	r7, sp, #8
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	4608      	mov	r0, r1
 80036d6:	4611      	mov	r1, r2
 80036d8:	461a      	mov	r2, r3
 80036da:	4603      	mov	r3, r0
 80036dc:	817b      	strh	r3, [r7, #10]
 80036de:	460b      	mov	r3, r1
 80036e0:	813b      	strh	r3, [r7, #8]
 80036e2:	4613      	mov	r3, r2
 80036e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80036f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003704:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003708:	9300      	str	r3, [sp, #0]
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	2200      	movs	r2, #0
 800370e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003712:	68f8      	ldr	r0, [r7, #12]
 8003714:	f000 f8c2 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00d      	beq.n	800373a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003728:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800372c:	d103      	bne.n	8003736 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003734:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e0aa      	b.n	8003890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800373a:	897b      	ldrh	r3, [r7, #10]
 800373c:	b2db      	uxtb	r3, r3
 800373e:	461a      	mov	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003748:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374c:	6a3a      	ldr	r2, [r7, #32]
 800374e:	4952      	ldr	r1, [pc, #328]	@ (8003898 <I2C_RequestMemoryRead+0x1cc>)
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f000 f91d 	bl	8003990 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e097      	b.n	8003890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003760:	2300      	movs	r3, #0
 8003762:	617b      	str	r3, [r7, #20]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	617b      	str	r3, [r7, #20]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	617b      	str	r3, [r7, #20]
 8003774:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003778:	6a39      	ldr	r1, [r7, #32]
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 f9a8 	bl	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00d      	beq.n	80037a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378a:	2b04      	cmp	r3, #4
 800378c:	d107      	bne.n	800379e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800379c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e076      	b.n	8003890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037a2:	88fb      	ldrh	r3, [r7, #6]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d105      	bne.n	80037b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037a8:	893b      	ldrh	r3, [r7, #8]
 80037aa:	b2da      	uxtb	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	611a      	str	r2, [r3, #16]
 80037b2:	e021      	b.n	80037f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037b4:	893b      	ldrh	r3, [r7, #8]
 80037b6:	0a1b      	lsrs	r3, r3, #8
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	b2da      	uxtb	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037c4:	6a39      	ldr	r1, [r7, #32]
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 f982 	bl	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00d      	beq.n	80037ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d6:	2b04      	cmp	r3, #4
 80037d8:	d107      	bne.n	80037ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e050      	b.n	8003890 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037ee:	893b      	ldrh	r3, [r7, #8]
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037fa:	6a39      	ldr	r1, [r7, #32]
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f000 f967 	bl	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00d      	beq.n	8003824 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380c:	2b04      	cmp	r3, #4
 800380e:	d107      	bne.n	8003820 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800381e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e035      	b.n	8003890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003832:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003836:	9300      	str	r3, [sp, #0]
 8003838:	6a3b      	ldr	r3, [r7, #32]
 800383a:	2200      	movs	r2, #0
 800383c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f000 f82b 	bl	800389c <I2C_WaitOnFlagUntilTimeout>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00d      	beq.n	8003868 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800385a:	d103      	bne.n	8003864 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003862:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e013      	b.n	8003890 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003868:	897b      	ldrh	r3, [r7, #10]
 800386a:	b2db      	uxtb	r3, r3
 800386c:	f043 0301 	orr.w	r3, r3, #1
 8003870:	b2da      	uxtb	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387a:	6a3a      	ldr	r2, [r7, #32]
 800387c:	4906      	ldr	r1, [pc, #24]	@ (8003898 <I2C_RequestMemoryRead+0x1cc>)
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 f886 	bl	8003990 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	00010002 	.word	0x00010002

0800389c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	603b      	str	r3, [r7, #0]
 80038a8:	4613      	mov	r3, r2
 80038aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038ac:	e048      	b.n	8003940 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038b4:	d044      	beq.n	8003940 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b6:	f7fe f94b 	bl	8001b50 <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	683a      	ldr	r2, [r7, #0]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d302      	bcc.n	80038cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d139      	bne.n	8003940 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	0c1b      	lsrs	r3, r3, #16
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d10d      	bne.n	80038f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	43da      	mvns	r2, r3
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	4013      	ands	r3, r2
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	bf0c      	ite	eq
 80038e8:	2301      	moveq	r3, #1
 80038ea:	2300      	movne	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	461a      	mov	r2, r3
 80038f0:	e00c      	b.n	800390c <I2C_WaitOnFlagUntilTimeout+0x70>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	43da      	mvns	r2, r3
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	4013      	ands	r3, r2
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf0c      	ite	eq
 8003904:	2301      	moveq	r3, #1
 8003906:	2300      	movne	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	461a      	mov	r2, r3
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	429a      	cmp	r2, r3
 8003910:	d116      	bne.n	8003940 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2220      	movs	r2, #32
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392c:	f043 0220 	orr.w	r2, r3, #32
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e023      	b.n	8003988 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	0c1b      	lsrs	r3, r3, #16
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b01      	cmp	r3, #1
 8003948:	d10d      	bne.n	8003966 <I2C_WaitOnFlagUntilTimeout+0xca>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	43da      	mvns	r2, r3
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	4013      	ands	r3, r2
 8003956:	b29b      	uxth	r3, r3
 8003958:	2b00      	cmp	r3, #0
 800395a:	bf0c      	ite	eq
 800395c:	2301      	moveq	r3, #1
 800395e:	2300      	movne	r3, #0
 8003960:	b2db      	uxtb	r3, r3
 8003962:	461a      	mov	r2, r3
 8003964:	e00c      	b.n	8003980 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	43da      	mvns	r2, r3
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	4013      	ands	r3, r2
 8003972:	b29b      	uxth	r3, r3
 8003974:	2b00      	cmp	r3, #0
 8003976:	bf0c      	ite	eq
 8003978:	2301      	moveq	r3, #1
 800397a:	2300      	movne	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	461a      	mov	r2, r3
 8003980:	79fb      	ldrb	r3, [r7, #7]
 8003982:	429a      	cmp	r2, r3
 8003984:	d093      	beq.n	80038ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
 800399c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800399e:	e071      	b.n	8003a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ae:	d123      	bne.n	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e4:	f043 0204 	orr.w	r2, r3, #4
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e067      	b.n	8003ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039fe:	d041      	beq.n	8003a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a00:	f7fe f8a6 	bl	8001b50 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d302      	bcc.n	8003a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d136      	bne.n	8003a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	0c1b      	lsrs	r3, r3, #16
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d10c      	bne.n	8003a3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	43da      	mvns	r2, r3
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	bf14      	ite	ne
 8003a32:	2301      	movne	r3, #1
 8003a34:	2300      	moveq	r3, #0
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	e00b      	b.n	8003a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	43da      	mvns	r2, r3
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	4013      	ands	r3, r2
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	bf14      	ite	ne
 8003a4c:	2301      	movne	r3, #1
 8003a4e:	2300      	moveq	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d016      	beq.n	8003a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a70:	f043 0220 	orr.w	r2, r3, #32
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e021      	b.n	8003ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	0c1b      	lsrs	r3, r3, #16
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d10c      	bne.n	8003aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	43da      	mvns	r2, r3
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	bf14      	ite	ne
 8003aa0:	2301      	movne	r3, #1
 8003aa2:	2300      	moveq	r3, #0
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	e00b      	b.n	8003ac0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	43da      	mvns	r2, r3
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	bf14      	ite	ne
 8003aba:	2301      	movne	r3, #1
 8003abc:	2300      	moveq	r3, #0
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f47f af6d 	bne.w	80039a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003adc:	e034      	b.n	8003b48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 f8e3 	bl	8003caa <I2C_IsAcknowledgeFailed>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e034      	b.n	8003b58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003af4:	d028      	beq.n	8003b48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003af6:	f7fe f82b 	bl	8001b50 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d302      	bcc.n	8003b0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d11d      	bne.n	8003b48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b16:	2b80      	cmp	r3, #128	@ 0x80
 8003b18:	d016      	beq.n	8003b48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b34:	f043 0220 	orr.w	r2, r3, #32
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e007      	b.n	8003b58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b52:	2b80      	cmp	r3, #128	@ 0x80
 8003b54:	d1c3      	bne.n	8003ade <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b6c:	e034      	b.n	8003bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f000 f89b 	bl	8003caa <I2C_IsAcknowledgeFailed>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e034      	b.n	8003be8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b84:	d028      	beq.n	8003bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b86:	f7fd ffe3 	bl	8001b50 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d302      	bcc.n	8003b9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d11d      	bne.n	8003bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	d016      	beq.n	8003bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc4:	f043 0220 	orr.w	r2, r3, #32
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e007      	b.n	8003be8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	f003 0304 	and.w	r3, r3, #4
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d1c3      	bne.n	8003b6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bfc:	e049      	b.n	8003c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	f003 0310 	and.w	r3, r3, #16
 8003c08:	2b10      	cmp	r3, #16
 8003c0a:	d119      	bne.n	8003c40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f06f 0210 	mvn.w	r2, #16
 8003c14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2220      	movs	r2, #32
 8003c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e030      	b.n	8003ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c40:	f7fd ff86 	bl	8001b50 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d302      	bcc.n	8003c56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d11d      	bne.n	8003c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c60:	2b40      	cmp	r3, #64	@ 0x40
 8003c62:	d016      	beq.n	8003c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7e:	f043 0220 	orr.w	r2, r3, #32
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e007      	b.n	8003ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c9c:	2b40      	cmp	r3, #64	@ 0x40
 8003c9e:	d1ae      	bne.n	8003bfe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b083      	sub	sp, #12
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cc0:	d11b      	bne.n	8003cfa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003cca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce6:	f043 0204 	orr.w	r2, r3, #4
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e000      	b.n	8003cfc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af02      	add	r7, sp, #8
 8003d0e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e101      	b.n	8003f1e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d106      	bne.n	8003d3a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f006 fe2f 	bl	800a998 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d48:	d102      	bne.n	8003d50 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f003 f9f2 	bl	800713e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6818      	ldr	r0, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	7c1a      	ldrb	r2, [r3, #16]
 8003d62:	f88d 2000 	strb.w	r2, [sp]
 8003d66:	3304      	adds	r3, #4
 8003d68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d6a:	f003 f8d1 	bl	8006f10 <USB_CoreInit>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d005      	beq.n	8003d80 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2202      	movs	r2, #2
 8003d78:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e0ce      	b.n	8003f1e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2100      	movs	r1, #0
 8003d86:	4618      	mov	r0, r3
 8003d88:	f003 f9ea 	bl	8007160 <USB_SetCurrentMode>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d005      	beq.n	8003d9e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2202      	movs	r2, #2
 8003d96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e0bf      	b.n	8003f1e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d9e:	2300      	movs	r3, #0
 8003da0:	73fb      	strb	r3, [r7, #15]
 8003da2:	e04a      	b.n	8003e3a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003da4:	7bfa      	ldrb	r2, [r7, #15]
 8003da6:	6879      	ldr	r1, [r7, #4]
 8003da8:	4613      	mov	r3, r2
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	4413      	add	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	3315      	adds	r3, #21
 8003db4:	2201      	movs	r2, #1
 8003db6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003db8:	7bfa      	ldrb	r2, [r7, #15]
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	4413      	add	r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	3314      	adds	r3, #20
 8003dc8:	7bfa      	ldrb	r2, [r7, #15]
 8003dca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003dcc:	7bfa      	ldrb	r2, [r7, #15]
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
 8003dd0:	b298      	uxth	r0, r3
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	00db      	lsls	r3, r3, #3
 8003dd8:	4413      	add	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	440b      	add	r3, r1
 8003dde:	332e      	adds	r3, #46	@ 0x2e
 8003de0:	4602      	mov	r2, r0
 8003de2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003de4:	7bfa      	ldrb	r2, [r7, #15]
 8003de6:	6879      	ldr	r1, [r7, #4]
 8003de8:	4613      	mov	r3, r2
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	4413      	add	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	3318      	adds	r3, #24
 8003df4:	2200      	movs	r2, #0
 8003df6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003df8:	7bfa      	ldrb	r2, [r7, #15]
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	4413      	add	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	331c      	adds	r3, #28
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003e0c:	7bfa      	ldrb	r2, [r7, #15]
 8003e0e:	6879      	ldr	r1, [r7, #4]
 8003e10:	4613      	mov	r3, r2
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	4413      	add	r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	440b      	add	r3, r1
 8003e1a:	3320      	adds	r3, #32
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003e20:	7bfa      	ldrb	r2, [r7, #15]
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	4613      	mov	r3, r2
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	4413      	add	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	3324      	adds	r3, #36	@ 0x24
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
 8003e36:	3301      	adds	r3, #1
 8003e38:	73fb      	strb	r3, [r7, #15]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	791b      	ldrb	r3, [r3, #4]
 8003e3e:	7bfa      	ldrb	r2, [r7, #15]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d3af      	bcc.n	8003da4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e44:	2300      	movs	r3, #0
 8003e46:	73fb      	strb	r3, [r7, #15]
 8003e48:	e044      	b.n	8003ed4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003e4a:	7bfa      	ldrb	r2, [r7, #15]
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	4413      	add	r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003e60:	7bfa      	ldrb	r2, [r7, #15]
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	4613      	mov	r3, r2
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003e72:	7bfa      	ldrb	r2, [r7, #15]
 8003e74:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003e76:	7bfa      	ldrb	r2, [r7, #15]
 8003e78:	6879      	ldr	r1, [r7, #4]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	00db      	lsls	r3, r3, #3
 8003e7e:	4413      	add	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	440b      	add	r3, r1
 8003e84:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003e88:	2200      	movs	r2, #0
 8003e8a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003e8c:	7bfa      	ldrb	r2, [r7, #15]
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	4613      	mov	r3, r2
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	4413      	add	r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	440b      	add	r3, r1
 8003e9a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ea2:	7bfa      	ldrb	r2, [r7, #15]
 8003ea4:	6879      	ldr	r1, [r7, #4]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	00db      	lsls	r3, r3, #3
 8003eaa:	4413      	add	r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	440b      	add	r3, r1
 8003eb0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003eb8:	7bfa      	ldrb	r2, [r7, #15]
 8003eba:	6879      	ldr	r1, [r7, #4]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	00db      	lsls	r3, r3, #3
 8003ec0:	4413      	add	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003eca:	2200      	movs	r2, #0
 8003ecc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	73fb      	strb	r3, [r7, #15]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	791b      	ldrb	r3, [r3, #4]
 8003ed8:	7bfa      	ldrb	r2, [r7, #15]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d3b5      	bcc.n	8003e4a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6818      	ldr	r0, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	7c1a      	ldrb	r2, [r3, #16]
 8003ee6:	f88d 2000 	strb.w	r2, [sp]
 8003eea:	3304      	adds	r3, #4
 8003eec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003eee:	f003 f983 	bl	80071f8 <USB_DevInit>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d005      	beq.n	8003f04 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e00c      	b.n	8003f1e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f004 f9cd 	bl	80082b6 <USB_DevDisconnect>

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b084      	sub	sp, #16
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d101      	bne.n	8003f42 <HAL_PCD_Start+0x1c>
 8003f3e:	2302      	movs	r3, #2
 8003f40:	e022      	b.n	8003f88 <HAL_PCD_Start+0x62>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d009      	beq.n	8003f6a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d105      	bne.n	8003f6a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f62:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f003 f8d4 	bl	800711c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f004 f97b 	bl	8008274 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003f90:	b590      	push	{r4, r7, lr}
 8003f92:	b08d      	sub	sp, #52	@ 0x34
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f004 fa39 	bl	800841e <USB_GetMode>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f040 848c 	bne.w	80048cc <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f004 f99d 	bl	80082f8 <USB_ReadInterrupts>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f000 8482 	beq.w	80048ca <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	0a1b      	lsrs	r3, r3, #8
 8003fd0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f004 f98a 	bl	80082f8 <USB_ReadInterrupts>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d107      	bne.n	8003ffe <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695a      	ldr	r2, [r3, #20]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f002 0202 	and.w	r2, r2, #2
 8003ffc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f004 f978 	bl	80082f8 <USB_ReadInterrupts>
 8004008:	4603      	mov	r3, r0
 800400a:	f003 0310 	and.w	r3, r3, #16
 800400e:	2b10      	cmp	r3, #16
 8004010:	d161      	bne.n	80040d6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	699a      	ldr	r2, [r3, #24]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 0210 	bic.w	r2, r2, #16
 8004020:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004022:	6a3b      	ldr	r3, [r7, #32]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	f003 020f 	and.w	r2, r3, #15
 800402e:	4613      	mov	r3, r2
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	4413      	add	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	4413      	add	r3, r2
 800403e:	3304      	adds	r3, #4
 8004040:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004048:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800404c:	d124      	bne.n	8004098 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004054:	4013      	ands	r3, r2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d035      	beq.n	80040c6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	091b      	lsrs	r3, r3, #4
 8004062:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004064:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004068:	b29b      	uxth	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	6a38      	ldr	r0, [r7, #32]
 800406e:	f003 ffaf 	bl	8007fd0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800407e:	441a      	add	r2, r3
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	695a      	ldr	r2, [r3, #20]
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	091b      	lsrs	r3, r3, #4
 800408c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004090:	441a      	add	r2, r3
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	615a      	str	r2, [r3, #20]
 8004096:	e016      	b.n	80040c6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800409e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80040a2:	d110      	bne.n	80040c6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040aa:	2208      	movs	r2, #8
 80040ac:	4619      	mov	r1, r3
 80040ae:	6a38      	ldr	r0, [r7, #32]
 80040b0:	f003 ff8e 	bl	8007fd0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	695a      	ldr	r2, [r3, #20]
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	091b      	lsrs	r3, r3, #4
 80040bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040c0:	441a      	add	r2, r3
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	699a      	ldr	r2, [r3, #24]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f042 0210 	orr.w	r2, r2, #16
 80040d4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f004 f90c 	bl	80082f8 <USB_ReadInterrupts>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040e6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80040ea:	f040 80a7 	bne.w	800423c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f004 f911 	bl	800831e <USB_ReadDevAllOutEpInterrupt>
 80040fc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80040fe:	e099      	b.n	8004234 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 808e 	beq.w	8004228 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004112:	b2d2      	uxtb	r2, r2
 8004114:	4611      	mov	r1, r2
 8004116:	4618      	mov	r0, r3
 8004118:	f004 f935 	bl	8008386 <USB_ReadDevOutEPInterrupt>
 800411c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	f003 0301 	and.w	r3, r3, #1
 8004124:	2b00      	cmp	r3, #0
 8004126:	d00c      	beq.n	8004142 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412a:	015a      	lsls	r2, r3, #5
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	4413      	add	r3, r2
 8004130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004134:	461a      	mov	r2, r3
 8004136:	2301      	movs	r3, #1
 8004138:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800413a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 fea3 	bl	8004e88 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	f003 0308 	and.w	r3, r3, #8
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00c      	beq.n	8004166 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800414c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414e:	015a      	lsls	r2, r3, #5
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	4413      	add	r3, r2
 8004154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004158:	461a      	mov	r2, r3
 800415a:	2308      	movs	r3, #8
 800415c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800415e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 ff79 	bl	8005058 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	f003 0310 	and.w	r3, r3, #16
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	015a      	lsls	r2, r3, #5
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	4413      	add	r3, r2
 8004178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800417c:	461a      	mov	r2, r3
 800417e:	2310      	movs	r3, #16
 8004180:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d030      	beq.n	80041ee <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800418c:	6a3b      	ldr	r3, [r7, #32]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004194:	2b80      	cmp	r3, #128	@ 0x80
 8004196:	d109      	bne.n	80041ac <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	69fa      	ldr	r2, [r7, #28]
 80041a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041aa:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80041ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ae:	4613      	mov	r3, r2
 80041b0:	00db      	lsls	r3, r3, #3
 80041b2:	4413      	add	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	4413      	add	r3, r2
 80041be:	3304      	adds	r3, #4
 80041c0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	78db      	ldrb	r3, [r3, #3]
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d108      	bne.n	80041dc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2200      	movs	r2, #0
 80041ce:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80041d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	4619      	mov	r1, r3
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f006 fce4 	bl	800aba4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80041dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041de:	015a      	lsls	r2, r3, #5
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	4413      	add	r3, r2
 80041e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041e8:	461a      	mov	r2, r3
 80041ea:	2302      	movs	r3, #2
 80041ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	f003 0320 	and.w	r3, r3, #32
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d008      	beq.n	800420a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80041f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fa:	015a      	lsls	r2, r3, #5
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	4413      	add	r3, r2
 8004200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004204:	461a      	mov	r2, r3
 8004206:	2320      	movs	r3, #32
 8004208:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d009      	beq.n	8004228 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004216:	015a      	lsls	r2, r3, #5
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	4413      	add	r3, r2
 800421c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004220:	461a      	mov	r2, r3
 8004222:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004226:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422a:	3301      	adds	r3, #1
 800422c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800422e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004230:	085b      	lsrs	r3, r3, #1
 8004232:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004236:	2b00      	cmp	r3, #0
 8004238:	f47f af62 	bne.w	8004100 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f004 f859 	bl	80082f8 <USB_ReadInterrupts>
 8004246:	4603      	mov	r3, r0
 8004248:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800424c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004250:	f040 80db 	bne.w	800440a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4618      	mov	r0, r3
 800425a:	f004 f87a 	bl	8008352 <USB_ReadDevAllInEpInterrupt>
 800425e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004260:	2300      	movs	r3, #0
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004264:	e0cd      	b.n	8004402 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 80c2 	beq.w	80043f6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004278:	b2d2      	uxtb	r2, r2
 800427a:	4611      	mov	r1, r2
 800427c:	4618      	mov	r0, r3
 800427e:	f004 f8a0 	bl	80083c2 <USB_ReadDevInEPInterrupt>
 8004282:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b00      	cmp	r3, #0
 800428c:	d057      	beq.n	800433e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800428e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004290:	f003 030f 	and.w	r3, r3, #15
 8004294:	2201      	movs	r2, #1
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	43db      	mvns	r3, r3
 80042a8:	69f9      	ldr	r1, [r7, #28]
 80042aa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80042ae:	4013      	ands	r3, r2
 80042b0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80042b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b4:	015a      	lsls	r2, r3, #5
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	4413      	add	r3, r2
 80042ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042be:	461a      	mov	r2, r3
 80042c0:	2301      	movs	r3, #1
 80042c2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	799b      	ldrb	r3, [r3, #6]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d132      	bne.n	8004332 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80042cc:	6879      	ldr	r1, [r7, #4]
 80042ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042d0:	4613      	mov	r3, r2
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4413      	add	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	3320      	adds	r3, #32
 80042dc:	6819      	ldr	r1, [r3, #0]
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042e2:	4613      	mov	r3, r2
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	4413      	add	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4403      	add	r3, r0
 80042ec:	331c      	adds	r3, #28
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4419      	add	r1, r3
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f6:	4613      	mov	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	4413      	add	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4403      	add	r3, r0
 8004300:	3320      	adds	r3, #32
 8004302:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	2b00      	cmp	r3, #0
 8004308:	d113      	bne.n	8004332 <HAL_PCD_IRQHandler+0x3a2>
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800430e:	4613      	mov	r3, r2
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	4413      	add	r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	440b      	add	r3, r1
 8004318:	3324      	adds	r3, #36	@ 0x24
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d108      	bne.n	8004332 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6818      	ldr	r0, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800432a:	461a      	mov	r2, r3
 800432c:	2101      	movs	r1, #1
 800432e:	f004 f8a7 	bl	8008480 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004334:	b2db      	uxtb	r3, r3
 8004336:	4619      	mov	r1, r3
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f006 fbae 	bl	800aa9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	f003 0308 	and.w	r3, r3, #8
 8004344:	2b00      	cmp	r3, #0
 8004346:	d008      	beq.n	800435a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434a:	015a      	lsls	r2, r3, #5
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	4413      	add	r3, r2
 8004350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004354:	461a      	mov	r2, r3
 8004356:	2308      	movs	r3, #8
 8004358:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	f003 0310 	and.w	r3, r3, #16
 8004360:	2b00      	cmp	r3, #0
 8004362:	d008      	beq.n	8004376 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004366:	015a      	lsls	r2, r3, #5
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	4413      	add	r3, r2
 800436c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004370:	461a      	mov	r2, r3
 8004372:	2310      	movs	r3, #16
 8004374:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800437c:	2b00      	cmp	r3, #0
 800437e:	d008      	beq.n	8004392 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	4413      	add	r3, r2
 8004388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800438c:	461a      	mov	r2, r3
 800438e:	2340      	movs	r3, #64	@ 0x40
 8004390:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d023      	beq.n	80043e4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800439c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800439e:	6a38      	ldr	r0, [r7, #32]
 80043a0:	f003 f88e 	bl	80074c0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80043a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043a6:	4613      	mov	r3, r2
 80043a8:	00db      	lsls	r3, r3, #3
 80043aa:	4413      	add	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	3310      	adds	r3, #16
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	4413      	add	r3, r2
 80043b4:	3304      	adds	r3, #4
 80043b6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	78db      	ldrb	r3, [r3, #3]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d108      	bne.n	80043d2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	2200      	movs	r2, #0
 80043c4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80043c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	4619      	mov	r1, r3
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f006 fbfb 	bl	800abc8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80043d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d4:	015a      	lsls	r2, r3, #5
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	4413      	add	r3, r2
 80043da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043de:	461a      	mov	r2, r3
 80043e0:	2302      	movs	r3, #2
 80043e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80043ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 fcbd 	bl	8004d70 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80043f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f8:	3301      	adds	r3, #1
 80043fa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80043fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fe:	085b      	lsrs	r3, r3, #1
 8004400:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004404:	2b00      	cmp	r3, #0
 8004406:	f47f af2e 	bne.w	8004266 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f003 ff72 	bl	80082f8 <USB_ReadInterrupts>
 8004414:	4603      	mov	r3, r0
 8004416:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800441a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800441e:	d122      	bne.n	8004466 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	69fa      	ldr	r2, [r7, #28]
 800442a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800442e:	f023 0301 	bic.w	r3, r3, #1
 8004432:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800443a:	2b01      	cmp	r3, #1
 800443c:	d108      	bne.n	8004450 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004446:	2100      	movs	r1, #0
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 fea3 	bl	8005194 <HAL_PCDEx_LPM_Callback>
 800444e:	e002      	b.n	8004456 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f006 fb99 	bl	800ab88 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	695a      	ldr	r2, [r3, #20]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004464:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4618      	mov	r0, r3
 800446c:	f003 ff44 	bl	80082f8 <USB_ReadInterrupts>
 8004470:	4603      	mov	r3, r0
 8004472:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004476:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800447a:	d112      	bne.n	80044a2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b01      	cmp	r3, #1
 800448a:	d102      	bne.n	8004492 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f006 fb55 	bl	800ab3c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	695a      	ldr	r2, [r3, #20]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80044a0:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f003 ff26 	bl	80082f8 <USB_ReadInterrupts>
 80044ac:	4603      	mov	r3, r0
 80044ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044b6:	f040 80b7 	bne.w	8004628 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	69fa      	ldr	r2, [r7, #28]
 80044c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044c8:	f023 0301 	bic.w	r3, r3, #1
 80044cc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2110      	movs	r1, #16
 80044d4:	4618      	mov	r0, r3
 80044d6:	f002 fff3 	bl	80074c0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044da:	2300      	movs	r3, #0
 80044dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044de:	e046      	b.n	800456e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80044e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e2:	015a      	lsls	r2, r3, #5
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044ec:	461a      	mov	r2, r3
 80044ee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80044f2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80044f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044f6:	015a      	lsls	r2, r3, #5
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	4413      	add	r3, r2
 80044fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004504:	0151      	lsls	r1, r2, #5
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	440a      	add	r2, r1
 800450a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800450e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004512:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004516:	015a      	lsls	r2, r3, #5
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	4413      	add	r3, r2
 800451c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004520:	461a      	mov	r2, r3
 8004522:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004526:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800452a:	015a      	lsls	r2, r3, #5
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	4413      	add	r3, r2
 8004530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004538:	0151      	lsls	r1, r2, #5
 800453a:	69fa      	ldr	r2, [r7, #28]
 800453c:	440a      	add	r2, r1
 800453e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004542:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004546:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800454a:	015a      	lsls	r2, r3, #5
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	4413      	add	r3, r2
 8004550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004558:	0151      	lsls	r1, r2, #5
 800455a:	69fa      	ldr	r2, [r7, #28]
 800455c:	440a      	add	r2, r1
 800455e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004562:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004566:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800456a:	3301      	adds	r3, #1
 800456c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	791b      	ldrb	r3, [r3, #4]
 8004572:	461a      	mov	r2, r3
 8004574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004576:	4293      	cmp	r3, r2
 8004578:	d3b2      	bcc.n	80044e0 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004588:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800458c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	7bdb      	ldrb	r3, [r3, #15]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d016      	beq.n	80045c4 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800459c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045a0:	69fa      	ldr	r2, [r7, #28]
 80045a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045a6:	f043 030b 	orr.w	r3, r3, #11
 80045aa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b6:	69fa      	ldr	r2, [r7, #28]
 80045b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045bc:	f043 030b 	orr.w	r3, r3, #11
 80045c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80045c2:	e015      	b.n	80045f0 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	69fa      	ldr	r2, [r7, #28]
 80045ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80045d6:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80045da:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	69fa      	ldr	r2, [r7, #28]
 80045e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045ea:	f043 030b 	orr.w	r3, r3, #11
 80045ee:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	69fa      	ldr	r2, [r7, #28]
 80045fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045fe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004602:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6818      	ldr	r0, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004612:	461a      	mov	r2, r3
 8004614:	f003 ff34 	bl	8008480 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	695a      	ldr	r2, [r3, #20]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004626:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f003 fe63 	bl	80082f8 <USB_ReadInterrupts>
 8004632:	4603      	mov	r3, r0
 8004634:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004638:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800463c:	d123      	bne.n	8004686 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4618      	mov	r0, r3
 8004644:	f003 fef9 	bl	800843a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4618      	mov	r0, r3
 800464e:	f002 ffb0 	bl	80075b2 <USB_GetDevSpeed>
 8004652:	4603      	mov	r3, r0
 8004654:	461a      	mov	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681c      	ldr	r4, [r3, #0]
 800465e:	f001 f9c9 	bl	80059f4 <HAL_RCC_GetHCLKFreq>
 8004662:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004668:	461a      	mov	r2, r3
 800466a:	4620      	mov	r0, r4
 800466c:	f002 fcb4 	bl	8006fd8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f006 fa3a 	bl	800aaea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	695a      	ldr	r2, [r3, #20]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004684:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f003 fe34 	bl	80082f8 <USB_ReadInterrupts>
 8004690:	4603      	mov	r3, r0
 8004692:	f003 0308 	and.w	r3, r3, #8
 8004696:	2b08      	cmp	r3, #8
 8004698:	d10a      	bne.n	80046b0 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f006 fa17 	bl	800aace <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f002 0208 	and.w	r2, r2, #8
 80046ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f003 fe1f 	bl	80082f8 <USB_ReadInterrupts>
 80046ba:	4603      	mov	r3, r0
 80046bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c0:	2b80      	cmp	r3, #128	@ 0x80
 80046c2:	d123      	bne.n	800470c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80046c4:	6a3b      	ldr	r3, [r7, #32]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046cc:	6a3b      	ldr	r3, [r7, #32]
 80046ce:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046d0:	2301      	movs	r3, #1
 80046d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80046d4:	e014      	b.n	8004700 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80046d6:	6879      	ldr	r1, [r7, #4]
 80046d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046da:	4613      	mov	r3, r2
 80046dc:	00db      	lsls	r3, r3, #3
 80046de:	4413      	add	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	440b      	add	r3, r1
 80046e4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d105      	bne.n	80046fa <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80046ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	4619      	mov	r1, r3
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 fb0a 	bl	8004d0e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fc:	3301      	adds	r3, #1
 80046fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	791b      	ldrb	r3, [r3, #4]
 8004704:	461a      	mov	r2, r3
 8004706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004708:	4293      	cmp	r3, r2
 800470a:	d3e4      	bcc.n	80046d6 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4618      	mov	r0, r3
 8004712:	f003 fdf1 	bl	80082f8 <USB_ReadInterrupts>
 8004716:	4603      	mov	r3, r0
 8004718:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800471c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004720:	d13c      	bne.n	800479c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004722:	2301      	movs	r3, #1
 8004724:	627b      	str	r3, [r7, #36]	@ 0x24
 8004726:	e02b      	b.n	8004780 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472a:	015a      	lsls	r2, r3, #5
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	4413      	add	r3, r2
 8004730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004738:	6879      	ldr	r1, [r7, #4]
 800473a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800473c:	4613      	mov	r3, r2
 800473e:	00db      	lsls	r3, r3, #3
 8004740:	4413      	add	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	440b      	add	r3, r1
 8004746:	3318      	adds	r3, #24
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	2b01      	cmp	r3, #1
 800474c:	d115      	bne.n	800477a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800474e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004750:	2b00      	cmp	r3, #0
 8004752:	da12      	bge.n	800477a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004754:	6879      	ldr	r1, [r7, #4]
 8004756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004758:	4613      	mov	r3, r2
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	4413      	add	r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	440b      	add	r3, r1
 8004762:	3317      	adds	r3, #23
 8004764:	2201      	movs	r2, #1
 8004766:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476a:	b2db      	uxtb	r3, r3
 800476c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004770:	b2db      	uxtb	r3, r3
 8004772:	4619      	mov	r1, r3
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f000 faca 	bl	8004d0e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800477a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477c:	3301      	adds	r3, #1
 800477e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	791b      	ldrb	r3, [r3, #4]
 8004784:	461a      	mov	r2, r3
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	4293      	cmp	r3, r2
 800478a:	d3cd      	bcc.n	8004728 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	695a      	ldr	r2, [r3, #20]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800479a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f003 fda9 	bl	80082f8 <USB_ReadInterrupts>
 80047a6:	4603      	mov	r3, r0
 80047a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047b0:	d156      	bne.n	8004860 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80047b2:	2301      	movs	r3, #1
 80047b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80047b6:	e045      	b.n	8004844 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80047b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ba:	015a      	lsls	r2, r3, #5
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	4413      	add	r3, r2
 80047c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047cc:	4613      	mov	r3, r2
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	4413      	add	r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d12e      	bne.n	800483e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80047e0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	da2b      	bge.n	800483e <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	0c1a      	lsrs	r2, r3, #16
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80047f0:	4053      	eors	r3, r2
 80047f2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d121      	bne.n	800483e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047fe:	4613      	mov	r3, r2
 8004800:	00db      	lsls	r3, r3, #3
 8004802:	4413      	add	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	440b      	add	r3, r1
 8004808:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800480c:	2201      	movs	r2, #1
 800480e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004810:	6a3b      	ldr	r3, [r7, #32]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004818:	6a3b      	ldr	r3, [r7, #32]
 800481a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800481c:	6a3b      	ldr	r3, [r7, #32]
 800481e:	695b      	ldr	r3, [r3, #20]
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10a      	bne.n	800483e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	69fa      	ldr	r2, [r7, #28]
 8004832:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004836:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800483a:	6053      	str	r3, [r2, #4]
            break;
 800483c:	e008      	b.n	8004850 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800483e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004840:	3301      	adds	r3, #1
 8004842:	627b      	str	r3, [r7, #36]	@ 0x24
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	791b      	ldrb	r3, [r3, #4]
 8004848:	461a      	mov	r2, r3
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	4293      	cmp	r3, r2
 800484e:	d3b3      	bcc.n	80047b8 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695a      	ldr	r2, [r3, #20]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800485e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4618      	mov	r0, r3
 8004866:	f003 fd47 	bl	80082f8 <USB_ReadInterrupts>
 800486a:	4603      	mov	r3, r0
 800486c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004874:	d10a      	bne.n	800488c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f006 f9b8 	bl	800abec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695a      	ldr	r2, [r3, #20]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800488a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4618      	mov	r0, r3
 8004892:	f003 fd31 	bl	80082f8 <USB_ReadInterrupts>
 8004896:	4603      	mov	r3, r0
 8004898:	f003 0304 	and.w	r3, r3, #4
 800489c:	2b04      	cmp	r3, #4
 800489e:	d115      	bne.n	80048cc <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	f003 0304 	and.w	r3, r3, #4
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d002      	beq.n	80048b8 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f006 f9a8 	bl	800ac08 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6859      	ldr	r1, [r3, #4]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	605a      	str	r2, [r3, #4]
 80048c8:	e000      	b.n	80048cc <HAL_PCD_IRQHandler+0x93c>
      return;
 80048ca:	bf00      	nop
    }
  }
}
 80048cc:	3734      	adds	r7, #52	@ 0x34
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd90      	pop	{r4, r7, pc}

080048d2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b082      	sub	sp, #8
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
 80048da:	460b      	mov	r3, r1
 80048dc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_PCD_SetAddress+0x1a>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e012      	b.n	8004912 <HAL_PCD_SetAddress+0x40>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	78fa      	ldrb	r2, [r7, #3]
 8004900:	4611      	mov	r1, r2
 8004902:	4618      	mov	r0, r3
 8004904:	f003 fc90 	bl	8008228 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3708      	adds	r7, #8
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b084      	sub	sp, #16
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
 8004922:	4608      	mov	r0, r1
 8004924:	4611      	mov	r1, r2
 8004926:	461a      	mov	r2, r3
 8004928:	4603      	mov	r3, r0
 800492a:	70fb      	strb	r3, [r7, #3]
 800492c:	460b      	mov	r3, r1
 800492e:	803b      	strh	r3, [r7, #0]
 8004930:	4613      	mov	r3, r2
 8004932:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004934:	2300      	movs	r3, #0
 8004936:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004938:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800493c:	2b00      	cmp	r3, #0
 800493e:	da0f      	bge.n	8004960 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004940:	78fb      	ldrb	r3, [r7, #3]
 8004942:	f003 020f 	and.w	r2, r3, #15
 8004946:	4613      	mov	r3, r2
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	4413      	add	r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	3310      	adds	r3, #16
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	4413      	add	r3, r2
 8004954:	3304      	adds	r3, #4
 8004956:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2201      	movs	r2, #1
 800495c:	705a      	strb	r2, [r3, #1]
 800495e:	e00f      	b.n	8004980 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004960:	78fb      	ldrb	r3, [r7, #3]
 8004962:	f003 020f 	and.w	r2, r3, #15
 8004966:	4613      	mov	r3, r2
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	4413      	add	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	4413      	add	r3, r2
 8004976:	3304      	adds	r3, #4
 8004978:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004980:	78fb      	ldrb	r3, [r7, #3]
 8004982:	f003 030f 	and.w	r3, r3, #15
 8004986:	b2da      	uxtb	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800498c:	883b      	ldrh	r3, [r7, #0]
 800498e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	78ba      	ldrb	r2, [r7, #2]
 800499a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	785b      	ldrb	r3, [r3, #1]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d004      	beq.n	80049ae <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	461a      	mov	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80049ae:	78bb      	ldrb	r3, [r7, #2]
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d102      	bne.n	80049ba <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <HAL_PCD_EP_Open+0xae>
 80049c4:	2302      	movs	r3, #2
 80049c6:	e00e      	b.n	80049e6 <HAL_PCD_EP_Open+0xcc>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68f9      	ldr	r1, [r7, #12]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f002 fe10 	bl	80075fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80049e4:	7afb      	ldrb	r3, [r7, #11]
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b084      	sub	sp, #16
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
 80049f6:	460b      	mov	r3, r1
 80049f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80049fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	da0f      	bge.n	8004a22 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a02:	78fb      	ldrb	r3, [r7, #3]
 8004a04:	f003 020f 	and.w	r2, r3, #15
 8004a08:	4613      	mov	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	4413      	add	r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	3310      	adds	r3, #16
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	4413      	add	r3, r2
 8004a16:	3304      	adds	r3, #4
 8004a18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	705a      	strb	r2, [r3, #1]
 8004a20:	e00f      	b.n	8004a42 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a22:	78fb      	ldrb	r3, [r7, #3]
 8004a24:	f003 020f 	and.w	r2, r3, #15
 8004a28:	4613      	mov	r3, r2
 8004a2a:	00db      	lsls	r3, r3, #3
 8004a2c:	4413      	add	r3, r2
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	4413      	add	r3, r2
 8004a38:	3304      	adds	r3, #4
 8004a3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a42:	78fb      	ldrb	r3, [r7, #3]
 8004a44:	f003 030f 	and.w	r3, r3, #15
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_PCD_EP_Close+0x6e>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e00e      	b.n	8004a7a <HAL_PCD_EP_Close+0x8c>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68f9      	ldr	r1, [r7, #12]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f002 fe4e 	bl	800770c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b086      	sub	sp, #24
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	60f8      	str	r0, [r7, #12]
 8004a8a:	607a      	str	r2, [r7, #4]
 8004a8c:	603b      	str	r3, [r7, #0]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a92:	7afb      	ldrb	r3, [r7, #11]
 8004a94:	f003 020f 	and.w	r2, r3, #15
 8004a98:	4613      	mov	r3, r2
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	4413      	add	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	3304      	adds	r3, #4
 8004aaa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	2200      	movs	r2, #0
 8004abc:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ac4:	7afb      	ldrb	r3, [r7, #11]
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	799b      	ldrb	r3, [r3, #6]
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d102      	bne.n	8004ade <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6818      	ldr	r0, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	799b      	ldrb	r3, [r3, #6]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	6979      	ldr	r1, [r7, #20]
 8004aea:	f002 feeb 	bl	80078c4 <USB_EPStartXfer>

  return HAL_OK;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3718      	adds	r7, #24
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	460b      	mov	r3, r1
 8004b02:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004b04:	78fb      	ldrb	r3, [r7, #3]
 8004b06:	f003 020f 	and.w	r2, r3, #15
 8004b0a:	6879      	ldr	r1, [r7, #4]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	4413      	add	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004b1a:	681b      	ldr	r3, [r3, #0]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	607a      	str	r2, [r7, #4]
 8004b32:	603b      	str	r3, [r7, #0]
 8004b34:	460b      	mov	r3, r1
 8004b36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b38:	7afb      	ldrb	r3, [r7, #11]
 8004b3a:	f003 020f 	and.w	r2, r3, #15
 8004b3e:	4613      	mov	r3, r2
 8004b40:	00db      	lsls	r3, r3, #3
 8004b42:	4413      	add	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	3310      	adds	r3, #16
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2201      	movs	r2, #1
 8004b66:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b68:	7afb      	ldrb	r3, [r7, #11]
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	799b      	ldrb	r3, [r3, #6]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d102      	bne.n	8004b82 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	799b      	ldrb	r3, [r3, #6]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	6979      	ldr	r1, [r7, #20]
 8004b8e:	f002 fe99 	bl	80078c4 <USB_EPStartXfer>

  return HAL_OK;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3718      	adds	r7, #24
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004ba8:	78fb      	ldrb	r3, [r7, #3]
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	7912      	ldrb	r2, [r2, #4]
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d901      	bls.n	8004bba <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e04f      	b.n	8004c5a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004bba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	da0f      	bge.n	8004be2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bc2:	78fb      	ldrb	r3, [r7, #3]
 8004bc4:	f003 020f 	and.w	r2, r3, #15
 8004bc8:	4613      	mov	r3, r2
 8004bca:	00db      	lsls	r3, r3, #3
 8004bcc:	4413      	add	r3, r2
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	3310      	adds	r3, #16
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	4413      	add	r3, r2
 8004bd6:	3304      	adds	r3, #4
 8004bd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	705a      	strb	r2, [r3, #1]
 8004be0:	e00d      	b.n	8004bfe <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004be2:	78fa      	ldrb	r2, [r7, #3]
 8004be4:	4613      	mov	r3, r2
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	4413      	add	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	3304      	adds	r3, #4
 8004bf6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2201      	movs	r2, #1
 8004c02:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c04:	78fb      	ldrb	r3, [r7, #3]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	b2da      	uxtb	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d101      	bne.n	8004c1e <HAL_PCD_EP_SetStall+0x82>
 8004c1a:	2302      	movs	r3, #2
 8004c1c:	e01d      	b.n	8004c5a <HAL_PCD_EP_SetStall+0xbe>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68f9      	ldr	r1, [r7, #12]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f003 fa27 	bl	8008080 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c32:	78fb      	ldrb	r3, [r7, #3]
 8004c34:	f003 030f 	and.w	r3, r3, #15
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d109      	bne.n	8004c50 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6818      	ldr	r0, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	7999      	ldrb	r1, [r3, #6]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	f003 fc18 	bl	8008480 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c62:	b580      	push	{r7, lr}
 8004c64:	b084      	sub	sp, #16
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004c6e:	78fb      	ldrb	r3, [r7, #3]
 8004c70:	f003 030f 	and.w	r3, r3, #15
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	7912      	ldrb	r2, [r2, #4]
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d901      	bls.n	8004c80 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e042      	b.n	8004d06 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004c80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	da0f      	bge.n	8004ca8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c88:	78fb      	ldrb	r3, [r7, #3]
 8004c8a:	f003 020f 	and.w	r2, r3, #15
 8004c8e:	4613      	mov	r3, r2
 8004c90:	00db      	lsls	r3, r3, #3
 8004c92:	4413      	add	r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	3310      	adds	r3, #16
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	4413      	add	r3, r2
 8004c9c:	3304      	adds	r3, #4
 8004c9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	705a      	strb	r2, [r3, #1]
 8004ca6:	e00f      	b.n	8004cc8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ca8:	78fb      	ldrb	r3, [r7, #3]
 8004caa:	f003 020f 	and.w	r2, r3, #15
 8004cae:	4613      	mov	r3, r2
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	4413      	add	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	3304      	adds	r3, #4
 8004cc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cce:	78fb      	ldrb	r3, [r7, #3]
 8004cd0:	f003 030f 	and.w	r3, r3, #15
 8004cd4:	b2da      	uxtb	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d101      	bne.n	8004ce8 <HAL_PCD_EP_ClrStall+0x86>
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	e00e      	b.n	8004d06 <HAL_PCD_EP_ClrStall+0xa4>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68f9      	ldr	r1, [r7, #12]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f003 fa30 	bl	800815c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b084      	sub	sp, #16
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
 8004d16:	460b      	mov	r3, r1
 8004d18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004d1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	da0c      	bge.n	8004d3c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d22:	78fb      	ldrb	r3, [r7, #3]
 8004d24:	f003 020f 	and.w	r2, r3, #15
 8004d28:	4613      	mov	r3, r2
 8004d2a:	00db      	lsls	r3, r3, #3
 8004d2c:	4413      	add	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	3310      	adds	r3, #16
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	4413      	add	r3, r2
 8004d36:	3304      	adds	r3, #4
 8004d38:	60fb      	str	r3, [r7, #12]
 8004d3a:	e00c      	b.n	8004d56 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d3c:	78fb      	ldrb	r3, [r7, #3]
 8004d3e:	f003 020f 	and.w	r2, r3, #15
 8004d42:	4613      	mov	r3, r2
 8004d44:	00db      	lsls	r3, r3, #3
 8004d46:	4413      	add	r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	4413      	add	r3, r2
 8004d52:	3304      	adds	r3, #4
 8004d54:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68f9      	ldr	r1, [r7, #12]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f003 f84f 	bl	8007e00 <USB_EPStopXfer>
 8004d62:	4603      	mov	r3, r0
 8004d64:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004d66:	7afb      	ldrb	r3, [r7, #11]
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3710      	adds	r7, #16
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08a      	sub	sp, #40	@ 0x28
 8004d74:	af02      	add	r7, sp, #8
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	4613      	mov	r3, r2
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	4413      	add	r3, r2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	3310      	adds	r3, #16
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	4413      	add	r3, r2
 8004d94:	3304      	adds	r3, #4
 8004d96:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	695a      	ldr	r2, [r3, #20]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d901      	bls.n	8004da8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e06b      	b.n	8004e80 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	691a      	ldr	r2, [r3, #16]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	69fa      	ldr	r2, [r7, #28]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d902      	bls.n	8004dc4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	3303      	adds	r3, #3
 8004dc8:	089b      	lsrs	r3, r3, #2
 8004dca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004dcc:	e02a      	b.n	8004e24 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	691a      	ldr	r2, [r3, #16]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	69fa      	ldr	r2, [r7, #28]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d902      	bls.n	8004dea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	3303      	adds	r3, #3
 8004dee:	089b      	lsrs	r3, r3, #2
 8004df0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	68d9      	ldr	r1, [r3, #12]
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	b2da      	uxtb	r2, r3
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	4603      	mov	r3, r0
 8004e06:	6978      	ldr	r0, [r7, #20]
 8004e08:	f003 f8a4 	bl	8007f54 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	68da      	ldr	r2, [r3, #12]
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	441a      	add	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	695a      	ldr	r2, [r3, #20]
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	441a      	add	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	015a      	lsls	r2, r3, #5
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d809      	bhi.n	8004e4e <PCD_WriteEmptyTxFifo+0xde>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	695a      	ldr	r2, [r3, #20]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d203      	bcs.n	8004e4e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1bf      	bne.n	8004dce <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	691a      	ldr	r2, [r3, #16]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d811      	bhi.n	8004e7e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	f003 030f 	and.w	r3, r3, #15
 8004e60:	2201      	movs	r2, #1
 8004e62:	fa02 f303 	lsl.w	r3, r2, r3
 8004e66:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	43db      	mvns	r3, r3
 8004e74:	6939      	ldr	r1, [r7, #16]
 8004e76:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3720      	adds	r7, #32
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b088      	sub	sp, #32
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	333c      	adds	r3, #60	@ 0x3c
 8004ea0:	3304      	adds	r3, #4
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	015a      	lsls	r2, r3, #5
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	4413      	add	r3, r2
 8004eae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	799b      	ldrb	r3, [r3, #6]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d17b      	bne.n	8004fb6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d015      	beq.n	8004ef4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	4a61      	ldr	r2, [pc, #388]	@ (8005050 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	f240 80b9 	bls.w	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	f000 80b3 	beq.w	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	015a      	lsls	r2, r3, #5
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eea:	461a      	mov	r2, r3
 8004eec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ef0:	6093      	str	r3, [r2, #8]
 8004ef2:	e0a7      	b.n	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d009      	beq.n	8004f12 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	015a      	lsls	r2, r3, #5
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	4413      	add	r3, r2
 8004f06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	2320      	movs	r3, #32
 8004f0e:	6093      	str	r3, [r2, #8]
 8004f10:	e098      	b.n	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f040 8093 	bne.w	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	4a4b      	ldr	r2, [pc, #300]	@ (8005050 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d90f      	bls.n	8004f46 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00a      	beq.n	8004f46 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	015a      	lsls	r2, r3, #5
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	4413      	add	r3, r2
 8004f38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f42:	6093      	str	r3, [r2, #8]
 8004f44:	e07e      	b.n	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	4413      	add	r3, r2
 8004f58:	3304      	adds	r3, #4
 8004f5a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a1a      	ldr	r2, [r3, #32]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	0159      	lsls	r1, r3, #5
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	440b      	add	r3, r1
 8004f68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f72:	1ad2      	subs	r2, r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d114      	bne.n	8004fa8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d109      	bne.n	8004f9a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6818      	ldr	r0, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f90:	461a      	mov	r2, r3
 8004f92:	2101      	movs	r1, #1
 8004f94:	f003 fa74 	bl	8008480 <USB_EP0_OutStart>
 8004f98:	e006      	b.n	8004fa8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	68da      	ldr	r2, [r3, #12]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	441a      	add	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	4619      	mov	r1, r3
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f005 fd58 	bl	800aa64 <HAL_PCD_DataOutStageCallback>
 8004fb4:	e046      	b.n	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	4a26      	ldr	r2, [pc, #152]	@ (8005054 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d124      	bne.n	8005008 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00a      	beq.n	8004fde <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	015a      	lsls	r2, r3, #5
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fda:	6093      	str	r3, [r2, #8]
 8004fdc:	e032      	b.n	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f003 0320 	and.w	r3, r3, #32
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d008      	beq.n	8004ffa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	015a      	lsls	r2, r3, #5
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	4413      	add	r3, r2
 8004ff0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	2320      	movs	r3, #32
 8004ff8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	4619      	mov	r1, r3
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f005 fd2f 	bl	800aa64 <HAL_PCD_DataOutStageCallback>
 8005006:	e01d      	b.n	8005044 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d114      	bne.n	8005038 <PCD_EP_OutXfrComplete_int+0x1b0>
 800500e:	6879      	ldr	r1, [r7, #4]
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	4613      	mov	r3, r2
 8005014:	00db      	lsls	r3, r3, #3
 8005016:	4413      	add	r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	440b      	add	r3, r1
 800501c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d108      	bne.n	8005038 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6818      	ldr	r0, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005030:	461a      	mov	r2, r3
 8005032:	2100      	movs	r1, #0
 8005034:	f003 fa24 	bl	8008480 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	b2db      	uxtb	r3, r3
 800503c:	4619      	mov	r1, r3
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f005 fd10 	bl	800aa64 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3720      	adds	r7, #32
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	4f54300a 	.word	0x4f54300a
 8005054:	4f54310a 	.word	0x4f54310a

08005058 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	333c      	adds	r3, #60	@ 0x3c
 8005070:	3304      	adds	r3, #4
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	015a      	lsls	r2, r3, #5
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	4413      	add	r3, r2
 800507e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	4a15      	ldr	r2, [pc, #84]	@ (80050e0 <PCD_EP_OutSetupPacket_int+0x88>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d90e      	bls.n	80050ac <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005094:	2b00      	cmp	r3, #0
 8005096:	d009      	beq.n	80050ac <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	015a      	lsls	r2, r3, #5
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	4413      	add	r3, r2
 80050a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050a4:	461a      	mov	r2, r3
 80050a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050aa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f005 fcc7 	bl	800aa40 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	4a0a      	ldr	r2, [pc, #40]	@ (80050e0 <PCD_EP_OutSetupPacket_int+0x88>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d90c      	bls.n	80050d4 <PCD_EP_OutSetupPacket_int+0x7c>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	799b      	ldrb	r3, [r3, #6]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d108      	bne.n	80050d4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6818      	ldr	r0, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80050cc:	461a      	mov	r2, r3
 80050ce:	2101      	movs	r1, #1
 80050d0:	f003 f9d6 	bl	8008480 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3718      	adds	r7, #24
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	4f54300a 	.word	0x4f54300a

080050e4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	460b      	mov	r3, r1
 80050ee:	70fb      	strb	r3, [r7, #3]
 80050f0:	4613      	mov	r3, r2
 80050f2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80050fc:	78fb      	ldrb	r3, [r7, #3]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d107      	bne.n	8005112 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005102:	883b      	ldrh	r3, [r7, #0]
 8005104:	0419      	lsls	r1, r3, #16
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	430a      	orrs	r2, r1
 800510e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005110:	e028      	b.n	8005164 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005118:	0c1b      	lsrs	r3, r3, #16
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	4413      	add	r3, r2
 800511e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005120:	2300      	movs	r3, #0
 8005122:	73fb      	strb	r3, [r7, #15]
 8005124:	e00d      	b.n	8005142 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	7bfb      	ldrb	r3, [r7, #15]
 800512c:	3340      	adds	r3, #64	@ 0x40
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	4413      	add	r3, r2
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	0c1b      	lsrs	r3, r3, #16
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	4413      	add	r3, r2
 800513a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800513c:	7bfb      	ldrb	r3, [r7, #15]
 800513e:	3301      	adds	r3, #1
 8005140:	73fb      	strb	r3, [r7, #15]
 8005142:	7bfa      	ldrb	r2, [r7, #15]
 8005144:	78fb      	ldrb	r3, [r7, #3]
 8005146:	3b01      	subs	r3, #1
 8005148:	429a      	cmp	r2, r3
 800514a:	d3ec      	bcc.n	8005126 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800514c:	883b      	ldrh	r3, [r7, #0]
 800514e:	0418      	lsls	r0, r3, #16
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6819      	ldr	r1, [r3, #0]
 8005154:	78fb      	ldrb	r3, [r7, #3]
 8005156:	3b01      	subs	r3, #1
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	4302      	orrs	r2, r0
 800515c:	3340      	adds	r3, #64	@ 0x40
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	440b      	add	r3, r1
 8005162:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
 800517a:	460b      	mov	r3, r1
 800517c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	887a      	ldrh	r2, [r7, #2]
 8005184:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	460b      	mov	r3, r1
 800519e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d101      	bne.n	80051be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e267      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d075      	beq.n	80052b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80051ca:	4b88      	ldr	r3, [pc, #544]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	f003 030c 	and.w	r3, r3, #12
 80051d2:	2b04      	cmp	r3, #4
 80051d4:	d00c      	beq.n	80051f0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051d6:	4b85      	ldr	r3, [pc, #532]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80051de:	2b08      	cmp	r3, #8
 80051e0:	d112      	bne.n	8005208 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051e2:	4b82      	ldr	r3, [pc, #520]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051ee:	d10b      	bne.n	8005208 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051f0:	4b7e      	ldr	r3, [pc, #504]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d05b      	beq.n	80052b4 <HAL_RCC_OscConfig+0x108>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d157      	bne.n	80052b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e242      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005210:	d106      	bne.n	8005220 <HAL_RCC_OscConfig+0x74>
 8005212:	4b76      	ldr	r3, [pc, #472]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a75      	ldr	r2, [pc, #468]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005218:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800521c:	6013      	str	r3, [r2, #0]
 800521e:	e01d      	b.n	800525c <HAL_RCC_OscConfig+0xb0>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005228:	d10c      	bne.n	8005244 <HAL_RCC_OscConfig+0x98>
 800522a:	4b70      	ldr	r3, [pc, #448]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a6f      	ldr	r2, [pc, #444]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005230:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005234:	6013      	str	r3, [r2, #0]
 8005236:	4b6d      	ldr	r3, [pc, #436]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a6c      	ldr	r2, [pc, #432]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 800523c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	e00b      	b.n	800525c <HAL_RCC_OscConfig+0xb0>
 8005244:	4b69      	ldr	r3, [pc, #420]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a68      	ldr	r2, [pc, #416]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 800524a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800524e:	6013      	str	r3, [r2, #0]
 8005250:	4b66      	ldr	r3, [pc, #408]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a65      	ldr	r2, [pc, #404]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005256:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800525a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d013      	beq.n	800528c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005264:	f7fc fc74 	bl	8001b50 <HAL_GetTick>
 8005268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800526a:	e008      	b.n	800527e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800526c:	f7fc fc70 	bl	8001b50 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	2b64      	cmp	r3, #100	@ 0x64
 8005278:	d901      	bls.n	800527e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e207      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800527e:	4b5b      	ldr	r3, [pc, #364]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d0f0      	beq.n	800526c <HAL_RCC_OscConfig+0xc0>
 800528a:	e014      	b.n	80052b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800528c:	f7fc fc60 	bl	8001b50 <HAL_GetTick>
 8005290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005292:	e008      	b.n	80052a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005294:	f7fc fc5c 	bl	8001b50 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b64      	cmp	r3, #100	@ 0x64
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e1f3      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052a6:	4b51      	ldr	r3, [pc, #324]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1f0      	bne.n	8005294 <HAL_RCC_OscConfig+0xe8>
 80052b2:	e000      	b.n	80052b6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d063      	beq.n	800538a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80052c2:	4b4a      	ldr	r3, [pc, #296]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f003 030c 	and.w	r3, r3, #12
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00b      	beq.n	80052e6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052ce:	4b47      	ldr	r3, [pc, #284]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80052d6:	2b08      	cmp	r3, #8
 80052d8:	d11c      	bne.n	8005314 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052da:	4b44      	ldr	r3, [pc, #272]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d116      	bne.n	8005314 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052e6:	4b41      	ldr	r3, [pc, #260]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d005      	beq.n	80052fe <HAL_RCC_OscConfig+0x152>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d001      	beq.n	80052fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e1c7      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052fe:	4b3b      	ldr	r3, [pc, #236]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	00db      	lsls	r3, r3, #3
 800530c:	4937      	ldr	r1, [pc, #220]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 800530e:	4313      	orrs	r3, r2
 8005310:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005312:	e03a      	b.n	800538a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d020      	beq.n	800535e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800531c:	4b34      	ldr	r3, [pc, #208]	@ (80053f0 <HAL_RCC_OscConfig+0x244>)
 800531e:	2201      	movs	r2, #1
 8005320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005322:	f7fc fc15 	bl	8001b50 <HAL_GetTick>
 8005326:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005328:	e008      	b.n	800533c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800532a:	f7fc fc11 	bl	8001b50 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	2b02      	cmp	r3, #2
 8005336:	d901      	bls.n	800533c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e1a8      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800533c:	4b2b      	ldr	r3, [pc, #172]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d0f0      	beq.n	800532a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005348:	4b28      	ldr	r3, [pc, #160]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	00db      	lsls	r3, r3, #3
 8005356:	4925      	ldr	r1, [pc, #148]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005358:	4313      	orrs	r3, r2
 800535a:	600b      	str	r3, [r1, #0]
 800535c:	e015      	b.n	800538a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800535e:	4b24      	ldr	r3, [pc, #144]	@ (80053f0 <HAL_RCC_OscConfig+0x244>)
 8005360:	2200      	movs	r2, #0
 8005362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005364:	f7fc fbf4 	bl	8001b50 <HAL_GetTick>
 8005368:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800536a:	e008      	b.n	800537e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800536c:	f7fc fbf0 	bl	8001b50 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	2b02      	cmp	r3, #2
 8005378:	d901      	bls.n	800537e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e187      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800537e:	4b1b      	ldr	r3, [pc, #108]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1f0      	bne.n	800536c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0308 	and.w	r3, r3, #8
 8005392:	2b00      	cmp	r3, #0
 8005394:	d036      	beq.n	8005404 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d016      	beq.n	80053cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800539e:	4b15      	ldr	r3, [pc, #84]	@ (80053f4 <HAL_RCC_OscConfig+0x248>)
 80053a0:	2201      	movs	r2, #1
 80053a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a4:	f7fc fbd4 	bl	8001b50 <HAL_GetTick>
 80053a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053aa:	e008      	b.n	80053be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053ac:	f7fc fbd0 	bl	8001b50 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e167      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053be:	4b0b      	ldr	r3, [pc, #44]	@ (80053ec <HAL_RCC_OscConfig+0x240>)
 80053c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0f0      	beq.n	80053ac <HAL_RCC_OscConfig+0x200>
 80053ca:	e01b      	b.n	8005404 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053cc:	4b09      	ldr	r3, [pc, #36]	@ (80053f4 <HAL_RCC_OscConfig+0x248>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053d2:	f7fc fbbd 	bl	8001b50 <HAL_GetTick>
 80053d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053d8:	e00e      	b.n	80053f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053da:	f7fc fbb9 	bl	8001b50 <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d907      	bls.n	80053f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e150      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
 80053ec:	40023800 	.word	0x40023800
 80053f0:	42470000 	.word	0x42470000
 80053f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053f8:	4b88      	ldr	r3, [pc, #544]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80053fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1ea      	bne.n	80053da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	2b00      	cmp	r3, #0
 800540e:	f000 8097 	beq.w	8005540 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005412:	2300      	movs	r3, #0
 8005414:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005416:	4b81      	ldr	r3, [pc, #516]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 8005418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10f      	bne.n	8005442 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005422:	2300      	movs	r3, #0
 8005424:	60bb      	str	r3, [r7, #8]
 8005426:	4b7d      	ldr	r3, [pc, #500]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 8005428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800542a:	4a7c      	ldr	r2, [pc, #496]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 800542c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005430:	6413      	str	r3, [r2, #64]	@ 0x40
 8005432:	4b7a      	ldr	r3, [pc, #488]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 8005434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800543a:	60bb      	str	r3, [r7, #8]
 800543c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800543e:	2301      	movs	r3, #1
 8005440:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005442:	4b77      	ldr	r3, [pc, #476]	@ (8005620 <HAL_RCC_OscConfig+0x474>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800544a:	2b00      	cmp	r3, #0
 800544c:	d118      	bne.n	8005480 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800544e:	4b74      	ldr	r3, [pc, #464]	@ (8005620 <HAL_RCC_OscConfig+0x474>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a73      	ldr	r2, [pc, #460]	@ (8005620 <HAL_RCC_OscConfig+0x474>)
 8005454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005458:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800545a:	f7fc fb79 	bl	8001b50 <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005460:	e008      	b.n	8005474 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005462:	f7fc fb75 	bl	8001b50 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d901      	bls.n	8005474 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e10c      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005474:	4b6a      	ldr	r3, [pc, #424]	@ (8005620 <HAL_RCC_OscConfig+0x474>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800547c:	2b00      	cmp	r3, #0
 800547e:	d0f0      	beq.n	8005462 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d106      	bne.n	8005496 <HAL_RCC_OscConfig+0x2ea>
 8005488:	4b64      	ldr	r3, [pc, #400]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 800548a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800548c:	4a63      	ldr	r2, [pc, #396]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 800548e:	f043 0301 	orr.w	r3, r3, #1
 8005492:	6713      	str	r3, [r2, #112]	@ 0x70
 8005494:	e01c      	b.n	80054d0 <HAL_RCC_OscConfig+0x324>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	2b05      	cmp	r3, #5
 800549c:	d10c      	bne.n	80054b8 <HAL_RCC_OscConfig+0x30c>
 800549e:	4b5f      	ldr	r3, [pc, #380]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054a2:	4a5e      	ldr	r2, [pc, #376]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054a4:	f043 0304 	orr.w	r3, r3, #4
 80054a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80054aa:	4b5c      	ldr	r3, [pc, #368]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ae:	4a5b      	ldr	r2, [pc, #364]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054b0:	f043 0301 	orr.w	r3, r3, #1
 80054b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80054b6:	e00b      	b.n	80054d0 <HAL_RCC_OscConfig+0x324>
 80054b8:	4b58      	ldr	r3, [pc, #352]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054bc:	4a57      	ldr	r2, [pc, #348]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054be:	f023 0301 	bic.w	r3, r3, #1
 80054c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80054c4:	4b55      	ldr	r3, [pc, #340]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054c8:	4a54      	ldr	r2, [pc, #336]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054ca:	f023 0304 	bic.w	r3, r3, #4
 80054ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d015      	beq.n	8005504 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054d8:	f7fc fb3a 	bl	8001b50 <HAL_GetTick>
 80054dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054de:	e00a      	b.n	80054f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054e0:	f7fc fb36 	bl	8001b50 <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d901      	bls.n	80054f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e0cb      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054f6:	4b49      	ldr	r3, [pc, #292]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80054f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d0ee      	beq.n	80054e0 <HAL_RCC_OscConfig+0x334>
 8005502:	e014      	b.n	800552e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005504:	f7fc fb24 	bl	8001b50 <HAL_GetTick>
 8005508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800550a:	e00a      	b.n	8005522 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800550c:	f7fc fb20 	bl	8001b50 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800551a:	4293      	cmp	r3, r2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e0b5      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005522:	4b3e      	ldr	r3, [pc, #248]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 8005524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1ee      	bne.n	800550c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800552e:	7dfb      	ldrb	r3, [r7, #23]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d105      	bne.n	8005540 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005534:	4b39      	ldr	r3, [pc, #228]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 8005536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005538:	4a38      	ldr	r2, [pc, #224]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 800553a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800553e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 80a1 	beq.w	800568c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800554a:	4b34      	ldr	r3, [pc, #208]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 030c 	and.w	r3, r3, #12
 8005552:	2b08      	cmp	r3, #8
 8005554:	d05c      	beq.n	8005610 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	2b02      	cmp	r3, #2
 800555c:	d141      	bne.n	80055e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800555e:	4b31      	ldr	r3, [pc, #196]	@ (8005624 <HAL_RCC_OscConfig+0x478>)
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005564:	f7fc faf4 	bl	8001b50 <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800556a:	e008      	b.n	800557e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800556c:	f7fc faf0 	bl	8001b50 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e087      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800557e:	4b27      	ldr	r3, [pc, #156]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1f0      	bne.n	800556c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	69da      	ldr	r2, [r3, #28]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a1b      	ldr	r3, [r3, #32]
 8005592:	431a      	orrs	r2, r3
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005598:	019b      	lsls	r3, r3, #6
 800559a:	431a      	orrs	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a0:	085b      	lsrs	r3, r3, #1
 80055a2:	3b01      	subs	r3, #1
 80055a4:	041b      	lsls	r3, r3, #16
 80055a6:	431a      	orrs	r2, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ac:	061b      	lsls	r3, r3, #24
 80055ae:	491b      	ldr	r1, [pc, #108]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80055b0:	4313      	orrs	r3, r2
 80055b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005624 <HAL_RCC_OscConfig+0x478>)
 80055b6:	2201      	movs	r2, #1
 80055b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ba:	f7fc fac9 	bl	8001b50 <HAL_GetTick>
 80055be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055c0:	e008      	b.n	80055d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055c2:	f7fc fac5 	bl	8001b50 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e05c      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055d4:	4b11      	ldr	r3, [pc, #68]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0f0      	beq.n	80055c2 <HAL_RCC_OscConfig+0x416>
 80055e0:	e054      	b.n	800568c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055e2:	4b10      	ldr	r3, [pc, #64]	@ (8005624 <HAL_RCC_OscConfig+0x478>)
 80055e4:	2200      	movs	r2, #0
 80055e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e8:	f7fc fab2 	bl	8001b50 <HAL_GetTick>
 80055ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055ee:	e008      	b.n	8005602 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055f0:	f7fc faae 	bl	8001b50 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d901      	bls.n	8005602 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e045      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005602:	4b06      	ldr	r3, [pc, #24]	@ (800561c <HAL_RCC_OscConfig+0x470>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1f0      	bne.n	80055f0 <HAL_RCC_OscConfig+0x444>
 800560e:	e03d      	b.n	800568c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d107      	bne.n	8005628 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e038      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
 800561c:	40023800 	.word	0x40023800
 8005620:	40007000 	.word	0x40007000
 8005624:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005628:	4b1b      	ldr	r3, [pc, #108]	@ (8005698 <HAL_RCC_OscConfig+0x4ec>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d028      	beq.n	8005688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005640:	429a      	cmp	r2, r3
 8005642:	d121      	bne.n	8005688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800564e:	429a      	cmp	r2, r3
 8005650:	d11a      	bne.n	8005688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005658:	4013      	ands	r3, r2
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800565e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005660:	4293      	cmp	r3, r2
 8005662:	d111      	bne.n	8005688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566e:	085b      	lsrs	r3, r3, #1
 8005670:	3b01      	subs	r3, #1
 8005672:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005674:	429a      	cmp	r2, r3
 8005676:	d107      	bne.n	8005688 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005682:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005684:	429a      	cmp	r2, r3
 8005686:	d001      	beq.n	800568c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e000      	b.n	800568e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40023800 	.word	0x40023800

0800569c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d101      	bne.n	80056b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e0cc      	b.n	800584a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80056b0:	4b68      	ldr	r3, [pc, #416]	@ (8005854 <HAL_RCC_ClockConfig+0x1b8>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0307 	and.w	r3, r3, #7
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d90c      	bls.n	80056d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056be:	4b65      	ldr	r3, [pc, #404]	@ (8005854 <HAL_RCC_ClockConfig+0x1b8>)
 80056c0:	683a      	ldr	r2, [r7, #0]
 80056c2:	b2d2      	uxtb	r2, r2
 80056c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056c6:	4b63      	ldr	r3, [pc, #396]	@ (8005854 <HAL_RCC_ClockConfig+0x1b8>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0307 	and.w	r3, r3, #7
 80056ce:	683a      	ldr	r2, [r7, #0]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d001      	beq.n	80056d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e0b8      	b.n	800584a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d020      	beq.n	8005726 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0304 	and.w	r3, r3, #4
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d005      	beq.n	80056fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056f0:	4b59      	ldr	r3, [pc, #356]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	4a58      	ldr	r2, [pc, #352]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 80056f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80056fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0308 	and.w	r3, r3, #8
 8005704:	2b00      	cmp	r3, #0
 8005706:	d005      	beq.n	8005714 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005708:	4b53      	ldr	r3, [pc, #332]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	4a52      	ldr	r2, [pc, #328]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 800570e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005712:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005714:	4b50      	ldr	r3, [pc, #320]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	494d      	ldr	r1, [pc, #308]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 8005722:	4313      	orrs	r3, r2
 8005724:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d044      	beq.n	80057bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	2b01      	cmp	r3, #1
 8005738:	d107      	bne.n	800574a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800573a:	4b47      	ldr	r3, [pc, #284]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d119      	bne.n	800577a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e07f      	b.n	800584a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	2b02      	cmp	r3, #2
 8005750:	d003      	beq.n	800575a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005756:	2b03      	cmp	r3, #3
 8005758:	d107      	bne.n	800576a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800575a:	4b3f      	ldr	r3, [pc, #252]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d109      	bne.n	800577a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e06f      	b.n	800584a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800576a:	4b3b      	ldr	r3, [pc, #236]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e067      	b.n	800584a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800577a:	4b37      	ldr	r3, [pc, #220]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f023 0203 	bic.w	r2, r3, #3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	4934      	ldr	r1, [pc, #208]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 8005788:	4313      	orrs	r3, r2
 800578a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800578c:	f7fc f9e0 	bl	8001b50 <HAL_GetTick>
 8005790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005792:	e00a      	b.n	80057aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005794:	f7fc f9dc 	bl	8001b50 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e04f      	b.n	800584a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f003 020c 	and.w	r2, r3, #12
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d1eb      	bne.n	8005794 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057bc:	4b25      	ldr	r3, [pc, #148]	@ (8005854 <HAL_RCC_ClockConfig+0x1b8>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0307 	and.w	r3, r3, #7
 80057c4:	683a      	ldr	r2, [r7, #0]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d20c      	bcs.n	80057e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ca:	4b22      	ldr	r3, [pc, #136]	@ (8005854 <HAL_RCC_ClockConfig+0x1b8>)
 80057cc:	683a      	ldr	r2, [r7, #0]
 80057ce:	b2d2      	uxtb	r2, r2
 80057d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d2:	4b20      	ldr	r3, [pc, #128]	@ (8005854 <HAL_RCC_ClockConfig+0x1b8>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0307 	and.w	r3, r3, #7
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d001      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e032      	b.n	800584a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0304 	and.w	r3, r3, #4
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d008      	beq.n	8005802 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057f0:	4b19      	ldr	r3, [pc, #100]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	4916      	ldr	r1, [pc, #88]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 80057fe:	4313      	orrs	r3, r2
 8005800:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0308 	and.w	r3, r3, #8
 800580a:	2b00      	cmp	r3, #0
 800580c:	d009      	beq.n	8005822 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800580e:	4b12      	ldr	r3, [pc, #72]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	00db      	lsls	r3, r3, #3
 800581c:	490e      	ldr	r1, [pc, #56]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 800581e:	4313      	orrs	r3, r2
 8005820:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005822:	f000 f821 	bl	8005868 <HAL_RCC_GetSysClockFreq>
 8005826:	4602      	mov	r2, r0
 8005828:	4b0b      	ldr	r3, [pc, #44]	@ (8005858 <HAL_RCC_ClockConfig+0x1bc>)
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	091b      	lsrs	r3, r3, #4
 800582e:	f003 030f 	and.w	r3, r3, #15
 8005832:	490a      	ldr	r1, [pc, #40]	@ (800585c <HAL_RCC_ClockConfig+0x1c0>)
 8005834:	5ccb      	ldrb	r3, [r1, r3]
 8005836:	fa22 f303 	lsr.w	r3, r2, r3
 800583a:	4a09      	ldr	r2, [pc, #36]	@ (8005860 <HAL_RCC_ClockConfig+0x1c4>)
 800583c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800583e:	4b09      	ldr	r3, [pc, #36]	@ (8005864 <HAL_RCC_ClockConfig+0x1c8>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4618      	mov	r0, r3
 8005844:	f7fc f940 	bl	8001ac8 <HAL_InitTick>

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	40023c00 	.word	0x40023c00
 8005858:	40023800 	.word	0x40023800
 800585c:	0800c66c 	.word	0x0800c66c
 8005860:	20000004 	.word	0x20000004
 8005864:	20000008 	.word	0x20000008

08005868 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800586c:	b090      	sub	sp, #64	@ 0x40
 800586e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005870:	2300      	movs	r3, #0
 8005872:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005874:	2300      	movs	r3, #0
 8005876:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800587c:	2300      	movs	r3, #0
 800587e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005880:	4b59      	ldr	r3, [pc, #356]	@ (80059e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f003 030c 	and.w	r3, r3, #12
 8005888:	2b08      	cmp	r3, #8
 800588a:	d00d      	beq.n	80058a8 <HAL_RCC_GetSysClockFreq+0x40>
 800588c:	2b08      	cmp	r3, #8
 800588e:	f200 80a1 	bhi.w	80059d4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005892:	2b00      	cmp	r3, #0
 8005894:	d002      	beq.n	800589c <HAL_RCC_GetSysClockFreq+0x34>
 8005896:	2b04      	cmp	r3, #4
 8005898:	d003      	beq.n	80058a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800589a:	e09b      	b.n	80059d4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800589c:	4b53      	ldr	r3, [pc, #332]	@ (80059ec <HAL_RCC_GetSysClockFreq+0x184>)
 800589e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80058a0:	e09b      	b.n	80059da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058a2:	4b53      	ldr	r3, [pc, #332]	@ (80059f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80058a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80058a6:	e098      	b.n	80059da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058a8:	4b4f      	ldr	r3, [pc, #316]	@ (80059e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058b0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058b2:	4b4d      	ldr	r3, [pc, #308]	@ (80059e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d028      	beq.n	8005910 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058be:	4b4a      	ldr	r3, [pc, #296]	@ (80059e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	099b      	lsrs	r3, r3, #6
 80058c4:	2200      	movs	r2, #0
 80058c6:	623b      	str	r3, [r7, #32]
 80058c8:	627a      	str	r2, [r7, #36]	@ 0x24
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80058d0:	2100      	movs	r1, #0
 80058d2:	4b47      	ldr	r3, [pc, #284]	@ (80059f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80058d4:	fb03 f201 	mul.w	r2, r3, r1
 80058d8:	2300      	movs	r3, #0
 80058da:	fb00 f303 	mul.w	r3, r0, r3
 80058de:	4413      	add	r3, r2
 80058e0:	4a43      	ldr	r2, [pc, #268]	@ (80059f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80058e2:	fba0 1202 	umull	r1, r2, r0, r2
 80058e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058e8:	460a      	mov	r2, r1
 80058ea:	62ba      	str	r2, [r7, #40]	@ 0x28
 80058ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058ee:	4413      	add	r3, r2
 80058f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f4:	2200      	movs	r2, #0
 80058f6:	61bb      	str	r3, [r7, #24]
 80058f8:	61fa      	str	r2, [r7, #28]
 80058fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005902:	f7fa fe89 	bl	8000618 <__aeabi_uldivmod>
 8005906:	4602      	mov	r2, r0
 8005908:	460b      	mov	r3, r1
 800590a:	4613      	mov	r3, r2
 800590c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800590e:	e053      	b.n	80059b8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005910:	4b35      	ldr	r3, [pc, #212]	@ (80059e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	099b      	lsrs	r3, r3, #6
 8005916:	2200      	movs	r2, #0
 8005918:	613b      	str	r3, [r7, #16]
 800591a:	617a      	str	r2, [r7, #20]
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005922:	f04f 0b00 	mov.w	fp, #0
 8005926:	4652      	mov	r2, sl
 8005928:	465b      	mov	r3, fp
 800592a:	f04f 0000 	mov.w	r0, #0
 800592e:	f04f 0100 	mov.w	r1, #0
 8005932:	0159      	lsls	r1, r3, #5
 8005934:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005938:	0150      	lsls	r0, r2, #5
 800593a:	4602      	mov	r2, r0
 800593c:	460b      	mov	r3, r1
 800593e:	ebb2 080a 	subs.w	r8, r2, sl
 8005942:	eb63 090b 	sbc.w	r9, r3, fp
 8005946:	f04f 0200 	mov.w	r2, #0
 800594a:	f04f 0300 	mov.w	r3, #0
 800594e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005952:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005956:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800595a:	ebb2 0408 	subs.w	r4, r2, r8
 800595e:	eb63 0509 	sbc.w	r5, r3, r9
 8005962:	f04f 0200 	mov.w	r2, #0
 8005966:	f04f 0300 	mov.w	r3, #0
 800596a:	00eb      	lsls	r3, r5, #3
 800596c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005970:	00e2      	lsls	r2, r4, #3
 8005972:	4614      	mov	r4, r2
 8005974:	461d      	mov	r5, r3
 8005976:	eb14 030a 	adds.w	r3, r4, sl
 800597a:	603b      	str	r3, [r7, #0]
 800597c:	eb45 030b 	adc.w	r3, r5, fp
 8005980:	607b      	str	r3, [r7, #4]
 8005982:	f04f 0200 	mov.w	r2, #0
 8005986:	f04f 0300 	mov.w	r3, #0
 800598a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800598e:	4629      	mov	r1, r5
 8005990:	028b      	lsls	r3, r1, #10
 8005992:	4621      	mov	r1, r4
 8005994:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005998:	4621      	mov	r1, r4
 800599a:	028a      	lsls	r2, r1, #10
 800599c:	4610      	mov	r0, r2
 800599e:	4619      	mov	r1, r3
 80059a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059a2:	2200      	movs	r2, #0
 80059a4:	60bb      	str	r3, [r7, #8]
 80059a6:	60fa      	str	r2, [r7, #12]
 80059a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059ac:	f7fa fe34 	bl	8000618 <__aeabi_uldivmod>
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	4613      	mov	r3, r2
 80059b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80059b8:	4b0b      	ldr	r3, [pc, #44]	@ (80059e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	0c1b      	lsrs	r3, r3, #16
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	3301      	adds	r3, #1
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80059c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80059ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80059d2:	e002      	b.n	80059da <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059d4:	4b05      	ldr	r3, [pc, #20]	@ (80059ec <HAL_RCC_GetSysClockFreq+0x184>)
 80059d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80059d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3740      	adds	r7, #64	@ 0x40
 80059e0:	46bd      	mov	sp, r7
 80059e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059e6:	bf00      	nop
 80059e8:	40023800 	.word	0x40023800
 80059ec:	00f42400 	.word	0x00f42400
 80059f0:	017d7840 	.word	0x017d7840

080059f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059f8:	4b03      	ldr	r3, [pc, #12]	@ (8005a08 <HAL_RCC_GetHCLKFreq+0x14>)
 80059fa:	681b      	ldr	r3, [r3, #0]
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	20000004 	.word	0x20000004

08005a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005a10:	f7ff fff0 	bl	80059f4 <HAL_RCC_GetHCLKFreq>
 8005a14:	4602      	mov	r2, r0
 8005a16:	4b05      	ldr	r3, [pc, #20]	@ (8005a2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	0a9b      	lsrs	r3, r3, #10
 8005a1c:	f003 0307 	and.w	r3, r3, #7
 8005a20:	4903      	ldr	r1, [pc, #12]	@ (8005a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a22:	5ccb      	ldrb	r3, [r1, r3]
 8005a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	40023800 	.word	0x40023800
 8005a30:	0800c67c 	.word	0x0800c67c

08005a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005a38:	f7ff ffdc 	bl	80059f4 <HAL_RCC_GetHCLKFreq>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	4b05      	ldr	r3, [pc, #20]	@ (8005a54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	0b5b      	lsrs	r3, r3, #13
 8005a44:	f003 0307 	and.w	r3, r3, #7
 8005a48:	4903      	ldr	r1, [pc, #12]	@ (8005a58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a4a:	5ccb      	ldrb	r3, [r1, r3]
 8005a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	40023800 	.word	0x40023800
 8005a58:	0800c67c 	.word	0x0800c67c

08005a5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e041      	b.n	8005af2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d106      	bne.n	8005a88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f7fb fe28 	bl	80016d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	3304      	adds	r3, #4
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4610      	mov	r0, r2
 8005a9c:	f000 f8f4 	bl	8005c88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3708      	adds	r7, #8
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b084      	sub	sp, #16
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
 8005b02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b04:	2300      	movs	r3, #0
 8005b06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d101      	bne.n	8005b16 <HAL_TIM_ConfigClockSource+0x1c>
 8005b12:	2302      	movs	r3, #2
 8005b14:	e0b4      	b.n	8005c80 <HAL_TIM_ConfigClockSource+0x186>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2202      	movs	r2, #2
 8005b22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005b34:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b3c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b4e:	d03e      	beq.n	8005bce <HAL_TIM_ConfigClockSource+0xd4>
 8005b50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b54:	f200 8087 	bhi.w	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
 8005b58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b5c:	f000 8086 	beq.w	8005c6c <HAL_TIM_ConfigClockSource+0x172>
 8005b60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b64:	d87f      	bhi.n	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
 8005b66:	2b70      	cmp	r3, #112	@ 0x70
 8005b68:	d01a      	beq.n	8005ba0 <HAL_TIM_ConfigClockSource+0xa6>
 8005b6a:	2b70      	cmp	r3, #112	@ 0x70
 8005b6c:	d87b      	bhi.n	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
 8005b6e:	2b60      	cmp	r3, #96	@ 0x60
 8005b70:	d050      	beq.n	8005c14 <HAL_TIM_ConfigClockSource+0x11a>
 8005b72:	2b60      	cmp	r3, #96	@ 0x60
 8005b74:	d877      	bhi.n	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
 8005b76:	2b50      	cmp	r3, #80	@ 0x50
 8005b78:	d03c      	beq.n	8005bf4 <HAL_TIM_ConfigClockSource+0xfa>
 8005b7a:	2b50      	cmp	r3, #80	@ 0x50
 8005b7c:	d873      	bhi.n	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
 8005b7e:	2b40      	cmp	r3, #64	@ 0x40
 8005b80:	d058      	beq.n	8005c34 <HAL_TIM_ConfigClockSource+0x13a>
 8005b82:	2b40      	cmp	r3, #64	@ 0x40
 8005b84:	d86f      	bhi.n	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
 8005b86:	2b30      	cmp	r3, #48	@ 0x30
 8005b88:	d064      	beq.n	8005c54 <HAL_TIM_ConfigClockSource+0x15a>
 8005b8a:	2b30      	cmp	r3, #48	@ 0x30
 8005b8c:	d86b      	bhi.n	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
 8005b8e:	2b20      	cmp	r3, #32
 8005b90:	d060      	beq.n	8005c54 <HAL_TIM_ConfigClockSource+0x15a>
 8005b92:	2b20      	cmp	r3, #32
 8005b94:	d867      	bhi.n	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d05c      	beq.n	8005c54 <HAL_TIM_ConfigClockSource+0x15a>
 8005b9a:	2b10      	cmp	r3, #16
 8005b9c:	d05a      	beq.n	8005c54 <HAL_TIM_ConfigClockSource+0x15a>
 8005b9e:	e062      	b.n	8005c66 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bb0:	f000 f98a 	bl	8005ec8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005bc2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	609a      	str	r2, [r3, #8]
      break;
 8005bcc:	e04f      	b.n	8005c6e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bde:	f000 f973 	bl	8005ec8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bf0:	609a      	str	r2, [r3, #8]
      break;
 8005bf2:	e03c      	b.n	8005c6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c00:	461a      	mov	r2, r3
 8005c02:	f000 f8e7 	bl	8005dd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2150      	movs	r1, #80	@ 0x50
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f000 f940 	bl	8005e92 <TIM_ITRx_SetConfig>
      break;
 8005c12:	e02c      	b.n	8005c6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c20:	461a      	mov	r2, r3
 8005c22:	f000 f906 	bl	8005e32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2160      	movs	r1, #96	@ 0x60
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f000 f930 	bl	8005e92 <TIM_ITRx_SetConfig>
      break;
 8005c32:	e01c      	b.n	8005c6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c40:	461a      	mov	r2, r3
 8005c42:	f000 f8c7 	bl	8005dd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2140      	movs	r1, #64	@ 0x40
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 f920 	bl	8005e92 <TIM_ITRx_SetConfig>
      break;
 8005c52:	e00c      	b.n	8005c6e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	4610      	mov	r0, r2
 8005c60:	f000 f917 	bl	8005e92 <TIM_ITRx_SetConfig>
      break;
 8005c64:	e003      	b.n	8005c6e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	73fb      	strb	r3, [r7, #15]
      break;
 8005c6a:	e000      	b.n	8005c6e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2201      	movs	r2, #1
 8005c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3710      	adds	r7, #16
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a43      	ldr	r2, [pc, #268]	@ (8005da8 <TIM_Base_SetConfig+0x120>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d013      	beq.n	8005cc8 <TIM_Base_SetConfig+0x40>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ca6:	d00f      	beq.n	8005cc8 <TIM_Base_SetConfig+0x40>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a40      	ldr	r2, [pc, #256]	@ (8005dac <TIM_Base_SetConfig+0x124>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d00b      	beq.n	8005cc8 <TIM_Base_SetConfig+0x40>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a3f      	ldr	r2, [pc, #252]	@ (8005db0 <TIM_Base_SetConfig+0x128>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d007      	beq.n	8005cc8 <TIM_Base_SetConfig+0x40>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a3e      	ldr	r2, [pc, #248]	@ (8005db4 <TIM_Base_SetConfig+0x12c>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d003      	beq.n	8005cc8 <TIM_Base_SetConfig+0x40>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a3d      	ldr	r2, [pc, #244]	@ (8005db8 <TIM_Base_SetConfig+0x130>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d108      	bne.n	8005cda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a32      	ldr	r2, [pc, #200]	@ (8005da8 <TIM_Base_SetConfig+0x120>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d02b      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ce8:	d027      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a2f      	ldr	r2, [pc, #188]	@ (8005dac <TIM_Base_SetConfig+0x124>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d023      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a2e      	ldr	r2, [pc, #184]	@ (8005db0 <TIM_Base_SetConfig+0x128>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d01f      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a2d      	ldr	r2, [pc, #180]	@ (8005db4 <TIM_Base_SetConfig+0x12c>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d01b      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a2c      	ldr	r2, [pc, #176]	@ (8005db8 <TIM_Base_SetConfig+0x130>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d017      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a2b      	ldr	r2, [pc, #172]	@ (8005dbc <TIM_Base_SetConfig+0x134>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d013      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a2a      	ldr	r2, [pc, #168]	@ (8005dc0 <TIM_Base_SetConfig+0x138>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d00f      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a29      	ldr	r2, [pc, #164]	@ (8005dc4 <TIM_Base_SetConfig+0x13c>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d00b      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a28      	ldr	r2, [pc, #160]	@ (8005dc8 <TIM_Base_SetConfig+0x140>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d007      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a27      	ldr	r2, [pc, #156]	@ (8005dcc <TIM_Base_SetConfig+0x144>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d003      	beq.n	8005d3a <TIM_Base_SetConfig+0xb2>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a26      	ldr	r2, [pc, #152]	@ (8005dd0 <TIM_Base_SetConfig+0x148>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d108      	bne.n	8005d4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	689a      	ldr	r2, [r3, #8]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a0e      	ldr	r2, [pc, #56]	@ (8005da8 <TIM_Base_SetConfig+0x120>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d003      	beq.n	8005d7a <TIM_Base_SetConfig+0xf2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a10      	ldr	r2, [pc, #64]	@ (8005db8 <TIM_Base_SetConfig+0x130>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d103      	bne.n	8005d82 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	691a      	ldr	r2, [r3, #16]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f043 0204 	orr.w	r2, r3, #4
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	601a      	str	r2, [r3, #0]
}
 8005d9a:	bf00      	nop
 8005d9c:	3714      	adds	r7, #20
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	40010000 	.word	0x40010000
 8005dac:	40000400 	.word	0x40000400
 8005db0:	40000800 	.word	0x40000800
 8005db4:	40000c00 	.word	0x40000c00
 8005db8:	40010400 	.word	0x40010400
 8005dbc:	40014000 	.word	0x40014000
 8005dc0:	40014400 	.word	0x40014400
 8005dc4:	40014800 	.word	0x40014800
 8005dc8:	40001800 	.word	0x40001800
 8005dcc:	40001c00 	.word	0x40001c00
 8005dd0:	40002000 	.word	0x40002000

08005dd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b087      	sub	sp, #28
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6a1b      	ldr	r3, [r3, #32]
 8005de4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	f023 0201 	bic.w	r2, r3, #1
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	699b      	ldr	r3, [r3, #24]
 8005df6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	011b      	lsls	r3, r3, #4
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	f023 030a 	bic.w	r3, r3, #10
 8005e10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	621a      	str	r2, [r3, #32]
}
 8005e26:	bf00      	nop
 8005e28:	371c      	adds	r7, #28
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e30:	4770      	bx	lr

08005e32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e32:	b480      	push	{r7}
 8005e34:	b087      	sub	sp, #28
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	60f8      	str	r0, [r7, #12]
 8005e3a:	60b9      	str	r1, [r7, #8]
 8005e3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
 8005e42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	f023 0210 	bic.w	r2, r3, #16
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	031b      	lsls	r3, r3, #12
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	011b      	lsls	r3, r3, #4
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	697a      	ldr	r2, [r7, #20]
 8005e84:	621a      	str	r2, [r3, #32]
}
 8005e86:	bf00      	nop
 8005e88:	371c      	adds	r7, #28
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr

08005e92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b085      	sub	sp, #20
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
 8005e9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ea8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	f043 0307 	orr.w	r3, r3, #7
 8005eb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	609a      	str	r2, [r3, #8]
}
 8005ebc:	bf00      	nop
 8005ebe:	3714      	adds	r7, #20
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b087      	sub	sp, #28
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]
 8005ed4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ee2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	021a      	lsls	r2, r3, #8
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	431a      	orrs	r2, r3
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	697a      	ldr	r2, [r7, #20]
 8005efa:	609a      	str	r2, [r3, #8]
}
 8005efc:	bf00      	nop
 8005efe:	371c      	adds	r7, #28
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d101      	bne.n	8005f20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	e05a      	b.n	8005fd6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a21      	ldr	r2, [pc, #132]	@ (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d022      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f6c:	d01d      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a1d      	ldr	r2, [pc, #116]	@ (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d018      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d013      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a1a      	ldr	r2, [pc, #104]	@ (8005ff0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d00e      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a18      	ldr	r2, [pc, #96]	@ (8005ff4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d009      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a17      	ldr	r2, [pc, #92]	@ (8005ff8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d004      	beq.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a15      	ldr	r2, [pc, #84]	@ (8005ffc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d10c      	bne.n	8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	68ba      	ldr	r2, [r7, #8]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3714      	adds	r7, #20
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	40010000 	.word	0x40010000
 8005fe8:	40000400 	.word	0x40000400
 8005fec:	40000800 	.word	0x40000800
 8005ff0:	40000c00 	.word	0x40000c00
 8005ff4:	40010400 	.word	0x40010400
 8005ff8:	40014000 	.word	0x40014000
 8005ffc:	40001800 	.word	0x40001800

08006000 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e042      	b.n	8006098 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b00      	cmp	r3, #0
 800601c:	d106      	bne.n	800602c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7fb fb76 	bl	8001718 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2224      	movs	r2, #36	@ 0x24
 8006030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68da      	ldr	r2, [r3, #12]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006042:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 fcef 	bl	8006a28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	691a      	ldr	r2, [r3, #16]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006058:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	695a      	ldr	r2, [r3, #20]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006068:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68da      	ldr	r2, [r3, #12]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006078:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2220      	movs	r2, #32
 8006084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2220      	movs	r2, #32
 800608c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	3708      	adds	r7, #8
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	4613      	mov	r3, r2
 80060ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b20      	cmp	r3, #32
 80060b8:	d112      	bne.n	80060e0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d002      	beq.n	80060c6 <HAL_UART_Receive_IT+0x26>
 80060c0:	88fb      	ldrh	r3, [r7, #6]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e00b      	b.n	80060e2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80060d0:	88fb      	ldrh	r3, [r7, #6]
 80060d2:	461a      	mov	r2, r3
 80060d4:	68b9      	ldr	r1, [r7, #8]
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f000 fad2 	bl	8006680 <UART_Start_Receive_IT>
 80060dc:	4603      	mov	r3, r0
 80060de:	e000      	b.n	80060e2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80060e0:	2302      	movs	r3, #2
  }
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3710      	adds	r7, #16
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
	...

080060ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b0ba      	sub	sp, #232	@ 0xe8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006112:	2300      	movs	r3, #0
 8006114:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006118:	2300      	movs	r3, #0
 800611a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800611e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006122:	f003 030f 	and.w	r3, r3, #15
 8006126:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800612a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10f      	bne.n	8006152 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006136:	f003 0320 	and.w	r3, r3, #32
 800613a:	2b00      	cmp	r3, #0
 800613c:	d009      	beq.n	8006152 <HAL_UART_IRQHandler+0x66>
 800613e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006142:	f003 0320 	and.w	r3, r3, #32
 8006146:	2b00      	cmp	r3, #0
 8006148:	d003      	beq.n	8006152 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 fbae 	bl	80068ac <UART_Receive_IT>
      return;
 8006150:	e273      	b.n	800663a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006152:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006156:	2b00      	cmp	r3, #0
 8006158:	f000 80de 	beq.w	8006318 <HAL_UART_IRQHandler+0x22c>
 800615c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b00      	cmp	r3, #0
 8006166:	d106      	bne.n	8006176 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800616c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 80d1 	beq.w	8006318 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00b      	beq.n	800619a <HAL_UART_IRQHandler+0xae>
 8006182:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800618a:	2b00      	cmp	r3, #0
 800618c:	d005      	beq.n	800619a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006192:	f043 0201 	orr.w	r2, r3, #1
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800619a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800619e:	f003 0304 	and.w	r3, r3, #4
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00b      	beq.n	80061be <HAL_UART_IRQHandler+0xd2>
 80061a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061aa:	f003 0301 	and.w	r3, r3, #1
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d005      	beq.n	80061be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061b6:	f043 0202 	orr.w	r2, r3, #2
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00b      	beq.n	80061e2 <HAL_UART_IRQHandler+0xf6>
 80061ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d005      	beq.n	80061e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061da:	f043 0204 	orr.w	r2, r3, #4
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80061e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061e6:	f003 0308 	and.w	r3, r3, #8
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d011      	beq.n	8006212 <HAL_UART_IRQHandler+0x126>
 80061ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061f2:	f003 0320 	and.w	r3, r3, #32
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d105      	bne.n	8006206 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80061fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d005      	beq.n	8006212 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800620a:	f043 0208 	orr.w	r2, r3, #8
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 820a 	beq.w	8006630 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800621c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006220:	f003 0320 	and.w	r3, r3, #32
 8006224:	2b00      	cmp	r3, #0
 8006226:	d008      	beq.n	800623a <HAL_UART_IRQHandler+0x14e>
 8006228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800622c:	f003 0320 	and.w	r3, r3, #32
 8006230:	2b00      	cmp	r3, #0
 8006232:	d002      	beq.n	800623a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 fb39 	bl	80068ac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006244:	2b40      	cmp	r3, #64	@ 0x40
 8006246:	bf0c      	ite	eq
 8006248:	2301      	moveq	r3, #1
 800624a:	2300      	movne	r3, #0
 800624c:	b2db      	uxtb	r3, r3
 800624e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006256:	f003 0308 	and.w	r3, r3, #8
 800625a:	2b00      	cmp	r3, #0
 800625c:	d103      	bne.n	8006266 <HAL_UART_IRQHandler+0x17a>
 800625e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006262:	2b00      	cmp	r3, #0
 8006264:	d04f      	beq.n	8006306 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f000 fa44 	bl	80066f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006276:	2b40      	cmp	r3, #64	@ 0x40
 8006278:	d141      	bne.n	80062fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	3314      	adds	r3, #20
 8006280:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006284:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006288:	e853 3f00 	ldrex	r3, [r3]
 800628c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006290:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006294:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006298:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3314      	adds	r3, #20
 80062a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80062a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80062aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80062b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80062b6:	e841 2300 	strex	r3, r2, [r1]
 80062ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80062be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1d9      	bne.n	800627a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d013      	beq.n	80062f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d2:	4a8a      	ldr	r2, [pc, #552]	@ (80064fc <HAL_UART_IRQHandler+0x410>)
 80062d4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062da:	4618      	mov	r0, r3
 80062dc:	f7fc f9e9 	bl	80026b2 <HAL_DMA_Abort_IT>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d016      	beq.n	8006314 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80062f0:	4610      	mov	r0, r2
 80062f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f4:	e00e      	b.n	8006314 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 f9ac 	bl	8006654 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062fc:	e00a      	b.n	8006314 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 f9a8 	bl	8006654 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006304:	e006      	b.n	8006314 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f9a4 	bl	8006654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006312:	e18d      	b.n	8006630 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006314:	bf00      	nop
    return;
 8006316:	e18b      	b.n	8006630 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800631c:	2b01      	cmp	r3, #1
 800631e:	f040 8167 	bne.w	80065f0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006326:	f003 0310 	and.w	r3, r3, #16
 800632a:	2b00      	cmp	r3, #0
 800632c:	f000 8160 	beq.w	80065f0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006334:	f003 0310 	and.w	r3, r3, #16
 8006338:	2b00      	cmp	r3, #0
 800633a:	f000 8159 	beq.w	80065f0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800633e:	2300      	movs	r3, #0
 8006340:	60bb      	str	r3, [r7, #8]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	60bb      	str	r3, [r7, #8]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	60bb      	str	r3, [r7, #8]
 8006352:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	695b      	ldr	r3, [r3, #20]
 800635a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800635e:	2b40      	cmp	r3, #64	@ 0x40
 8006360:	f040 80ce 	bne.w	8006500 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006370:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006374:	2b00      	cmp	r3, #0
 8006376:	f000 80a9 	beq.w	80064cc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800637e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006382:	429a      	cmp	r2, r3
 8006384:	f080 80a2 	bcs.w	80064cc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800638e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006394:	69db      	ldr	r3, [r3, #28]
 8006396:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800639a:	f000 8088 	beq.w	80064ae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	330c      	adds	r3, #12
 80063a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80063ac:	e853 3f00 	ldrex	r3, [r3]
 80063b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80063b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	330c      	adds	r3, #12
 80063c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80063ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80063ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80063d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80063da:	e841 2300 	strex	r3, r2, [r1]
 80063de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80063e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1d9      	bne.n	800639e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3314      	adds	r3, #20
 80063f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063f4:	e853 3f00 	ldrex	r3, [r3]
 80063f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80063fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063fc:	f023 0301 	bic.w	r3, r3, #1
 8006400:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	3314      	adds	r3, #20
 800640a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800640e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006412:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006414:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006416:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800641a:	e841 2300 	strex	r3, r2, [r1]
 800641e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006420:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1e1      	bne.n	80063ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3314      	adds	r3, #20
 800642c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006430:	e853 3f00 	ldrex	r3, [r3]
 8006434:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006436:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006438:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800643c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	3314      	adds	r3, #20
 8006446:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800644a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800644c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006450:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006452:	e841 2300 	strex	r3, r2, [r1]
 8006456:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1e3      	bne.n	8006426 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2220      	movs	r2, #32
 8006462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	330c      	adds	r3, #12
 8006472:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800647c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800647e:	f023 0310 	bic.w	r3, r3, #16
 8006482:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	330c      	adds	r3, #12
 800648c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006490:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006492:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006494:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006496:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006498:	e841 2300 	strex	r3, r2, [r1]
 800649c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800649e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1e3      	bne.n	800646c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fc f892 	bl	80025d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2202      	movs	r2, #2
 80064b2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064bc:	b29b      	uxth	r3, r3
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	4619      	mov	r1, r3
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 f8cf 	bl	8006668 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80064ca:	e0b3      	b.n	8006634 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064d4:	429a      	cmp	r2, r3
 80064d6:	f040 80ad 	bne.w	8006634 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064de:	69db      	ldr	r3, [r3, #28]
 80064e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064e4:	f040 80a6 	bne.w	8006634 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064f2:	4619      	mov	r1, r3
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 f8b7 	bl	8006668 <HAL_UARTEx_RxEventCallback>
      return;
 80064fa:	e09b      	b.n	8006634 <HAL_UART_IRQHandler+0x548>
 80064fc:	080067bb 	.word	0x080067bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006508:	b29b      	uxth	r3, r3
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006514:	b29b      	uxth	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 808e 	beq.w	8006638 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800651c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 8089 	beq.w	8006638 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	330c      	adds	r3, #12
 800652c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006530:	e853 3f00 	ldrex	r3, [r3]
 8006534:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006538:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800653c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	330c      	adds	r3, #12
 8006546:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800654a:	647a      	str	r2, [r7, #68]	@ 0x44
 800654c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006550:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006552:	e841 2300 	strex	r3, r2, [r1]
 8006556:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1e3      	bne.n	8006526 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	3314      	adds	r3, #20
 8006564:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006568:	e853 3f00 	ldrex	r3, [r3]
 800656c:	623b      	str	r3, [r7, #32]
   return(result);
 800656e:	6a3b      	ldr	r3, [r7, #32]
 8006570:	f023 0301 	bic.w	r3, r3, #1
 8006574:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	3314      	adds	r3, #20
 800657e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006582:	633a      	str	r2, [r7, #48]	@ 0x30
 8006584:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006586:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006588:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800658a:	e841 2300 	strex	r3, r2, [r1]
 800658e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1e3      	bne.n	800655e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2220      	movs	r2, #32
 800659a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	330c      	adds	r3, #12
 80065aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	e853 3f00 	ldrex	r3, [r3]
 80065b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f023 0310 	bic.w	r3, r3, #16
 80065ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	330c      	adds	r3, #12
 80065c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80065c8:	61fa      	str	r2, [r7, #28]
 80065ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065cc:	69b9      	ldr	r1, [r7, #24]
 80065ce:	69fa      	ldr	r2, [r7, #28]
 80065d0:	e841 2300 	strex	r3, r2, [r1]
 80065d4:	617b      	str	r3, [r7, #20]
   return(result);
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1e3      	bne.n	80065a4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2202      	movs	r2, #2
 80065e0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80065e6:	4619      	mov	r1, r3
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 f83d 	bl	8006668 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065ee:	e023      	b.n	8006638 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80065f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d009      	beq.n	8006610 <HAL_UART_IRQHandler+0x524>
 80065fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006604:	2b00      	cmp	r3, #0
 8006606:	d003      	beq.n	8006610 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 f8e7 	bl	80067dc <UART_Transmit_IT>
    return;
 800660e:	e014      	b.n	800663a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00e      	beq.n	800663a <HAL_UART_IRQHandler+0x54e>
 800661c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006624:	2b00      	cmp	r3, #0
 8006626:	d008      	beq.n	800663a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 f927 	bl	800687c <UART_EndTransmit_IT>
    return;
 800662e:	e004      	b.n	800663a <HAL_UART_IRQHandler+0x54e>
    return;
 8006630:	bf00      	nop
 8006632:	e002      	b.n	800663a <HAL_UART_IRQHandler+0x54e>
      return;
 8006634:	bf00      	nop
 8006636:	e000      	b.n	800663a <HAL_UART_IRQHandler+0x54e>
      return;
 8006638:	bf00      	nop
  }
}
 800663a:	37e8      	adds	r7, #232	@ 0xe8
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	460b      	mov	r3, r1
 8006672:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006680:	b480      	push	{r7}
 8006682:	b085      	sub	sp, #20
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	4613      	mov	r3, r2
 800668c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	68ba      	ldr	r2, [r7, #8]
 8006692:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	88fa      	ldrh	r2, [r7, #6]
 8006698:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	88fa      	ldrh	r2, [r7, #6]
 800669e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2222      	movs	r2, #34	@ 0x22
 80066aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d007      	beq.n	80066c6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68da      	ldr	r2, [r3, #12]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066c4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	695a      	ldr	r2, [r3, #20]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f042 0201 	orr.w	r2, r2, #1
 80066d4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68da      	ldr	r2, [r3, #12]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f042 0220 	orr.w	r2, r2, #32
 80066e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b095      	sub	sp, #84	@ 0x54
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	330c      	adds	r3, #12
 8006702:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006706:	e853 3f00 	ldrex	r3, [r3]
 800670a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800670c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800671c:	643a      	str	r2, [r7, #64]	@ 0x40
 800671e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006720:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006722:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006724:	e841 2300 	strex	r3, r2, [r1]
 8006728:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800672a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1e5      	bne.n	80066fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	3314      	adds	r3, #20
 8006736:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	e853 3f00 	ldrex	r3, [r3]
 800673e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	f023 0301 	bic.w	r3, r3, #1
 8006746:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	3314      	adds	r3, #20
 800674e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006750:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006752:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006754:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006756:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006758:	e841 2300 	strex	r3, r2, [r1]
 800675c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1e5      	bne.n	8006730 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006768:	2b01      	cmp	r3, #1
 800676a:	d119      	bne.n	80067a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	330c      	adds	r3, #12
 8006772:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	e853 3f00 	ldrex	r3, [r3]
 800677a:	60bb      	str	r3, [r7, #8]
   return(result);
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	f023 0310 	bic.w	r3, r3, #16
 8006782:	647b      	str	r3, [r7, #68]	@ 0x44
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	330c      	adds	r3, #12
 800678a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800678c:	61ba      	str	r2, [r7, #24]
 800678e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006790:	6979      	ldr	r1, [r7, #20]
 8006792:	69ba      	ldr	r2, [r7, #24]
 8006794:	e841 2300 	strex	r3, r2, [r1]
 8006798:	613b      	str	r3, [r7, #16]
   return(result);
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1e5      	bne.n	800676c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2220      	movs	r2, #32
 80067a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80067ae:	bf00      	nop
 80067b0:	3754      	adds	r7, #84	@ 0x54
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b084      	sub	sp, #16
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2200      	movs	r2, #0
 80067cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f7ff ff40 	bl	8006654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067d4:	bf00      	nop
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80067dc:	b480      	push	{r7}
 80067de:	b085      	sub	sp, #20
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b21      	cmp	r3, #33	@ 0x21
 80067ee:	d13e      	bne.n	800686e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067f8:	d114      	bne.n	8006824 <UART_Transmit_IT+0x48>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	691b      	ldr	r3, [r3, #16]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d110      	bne.n	8006824 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	881b      	ldrh	r3, [r3, #0]
 800680c:	461a      	mov	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006816:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	1c9a      	adds	r2, r3, #2
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	621a      	str	r2, [r3, #32]
 8006822:	e008      	b.n	8006836 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	1c59      	adds	r1, r3, #1
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6211      	str	r1, [r2, #32]
 800682e:	781a      	ldrb	r2, [r3, #0]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800683a:	b29b      	uxth	r3, r3
 800683c:	3b01      	subs	r3, #1
 800683e:	b29b      	uxth	r3, r3
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	4619      	mov	r1, r3
 8006844:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10f      	bne.n	800686a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68da      	ldr	r2, [r3, #12]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006858:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68da      	ldr	r2, [r3, #12]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006868:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800686a:	2300      	movs	r3, #0
 800686c:	e000      	b.n	8006870 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800686e:	2302      	movs	r3, #2
  }
}
 8006870:	4618      	mov	r0, r3
 8006872:	3714      	adds	r7, #20
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68da      	ldr	r2, [r3, #12]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006892:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2220      	movs	r2, #32
 8006898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff fecf 	bl	8006640 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3708      	adds	r7, #8
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08c      	sub	sp, #48	@ 0x30
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80068b4:	2300      	movs	r3, #0
 80068b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80068b8:	2300      	movs	r3, #0
 80068ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	2b22      	cmp	r3, #34	@ 0x22
 80068c6:	f040 80aa 	bne.w	8006a1e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068d2:	d115      	bne.n	8006900 <UART_Receive_IT+0x54>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d111      	bne.n	8006900 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f8:	1c9a      	adds	r2, r3, #2
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80068fe:	e024      	b.n	800694a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006904:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800690e:	d007      	beq.n	8006920 <UART_Receive_IT+0x74>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d10a      	bne.n	800692e <UART_Receive_IT+0x82>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d106      	bne.n	800692e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	b2da      	uxtb	r2, r3
 8006928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800692a:	701a      	strb	r2, [r3, #0]
 800692c:	e008      	b.n	8006940 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	b2db      	uxtb	r3, r3
 8006936:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800693a:	b2da      	uxtb	r2, r3
 800693c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006944:	1c5a      	adds	r2, r3, #1
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800694e:	b29b      	uxth	r3, r3
 8006950:	3b01      	subs	r3, #1
 8006952:	b29b      	uxth	r3, r3
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	4619      	mov	r1, r3
 8006958:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800695a:	2b00      	cmp	r3, #0
 800695c:	d15d      	bne.n	8006a1a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68da      	ldr	r2, [r3, #12]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f022 0220 	bic.w	r2, r2, #32
 800696c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68da      	ldr	r2, [r3, #12]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800697c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	695a      	ldr	r2, [r3, #20]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f022 0201 	bic.w	r2, r2, #1
 800698c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2220      	movs	r2, #32
 8006992:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d135      	bne.n	8006a10 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	330c      	adds	r3, #12
 80069b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	e853 3f00 	ldrex	r3, [r3]
 80069b8:	613b      	str	r3, [r7, #16]
   return(result);
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	f023 0310 	bic.w	r3, r3, #16
 80069c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	330c      	adds	r3, #12
 80069c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ca:	623a      	str	r2, [r7, #32]
 80069cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ce:	69f9      	ldr	r1, [r7, #28]
 80069d0:	6a3a      	ldr	r2, [r7, #32]
 80069d2:	e841 2300 	strex	r3, r2, [r1]
 80069d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1e5      	bne.n	80069aa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 0310 	and.w	r3, r3, #16
 80069e8:	2b10      	cmp	r3, #16
 80069ea:	d10a      	bne.n	8006a02 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069ec:	2300      	movs	r3, #0
 80069ee:	60fb      	str	r3, [r7, #12]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	60fb      	str	r3, [r7, #12]
 8006a00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a06:	4619      	mov	r1, r3
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f7ff fe2d 	bl	8006668 <HAL_UARTEx_RxEventCallback>
 8006a0e:	e002      	b.n	8006a16 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7fa fd61 	bl	80014d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006a16:	2300      	movs	r3, #0
 8006a18:	e002      	b.n	8006a20 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	e000      	b.n	8006a20 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006a1e:	2302      	movs	r3, #2
  }
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3730      	adds	r7, #48	@ 0x30
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a2c:	b0c0      	sub	sp, #256	@ 0x100
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a44:	68d9      	ldr	r1, [r3, #12]
 8006a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	ea40 0301 	orr.w	r3, r0, r1
 8006a50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a56:	689a      	ldr	r2, [r3, #8]
 8006a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a5c:	691b      	ldr	r3, [r3, #16]
 8006a5e:	431a      	orrs	r2, r3
 8006a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	431a      	orrs	r2, r3
 8006a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a6c:	69db      	ldr	r3, [r3, #28]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006a80:	f021 010c 	bic.w	r1, r1, #12
 8006a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006a8e:	430b      	orrs	r3, r1
 8006a90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa2:	6999      	ldr	r1, [r3, #24]
 8006aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	ea40 0301 	orr.w	r3, r0, r1
 8006aae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	4b8f      	ldr	r3, [pc, #572]	@ (8006cf4 <UART_SetConfig+0x2cc>)
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d005      	beq.n	8006ac8 <UART_SetConfig+0xa0>
 8006abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	4b8d      	ldr	r3, [pc, #564]	@ (8006cf8 <UART_SetConfig+0x2d0>)
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d104      	bne.n	8006ad2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ac8:	f7fe ffb4 	bl	8005a34 <HAL_RCC_GetPCLK2Freq>
 8006acc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006ad0:	e003      	b.n	8006ada <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ad2:	f7fe ff9b 	bl	8005a0c <HAL_RCC_GetPCLK1Freq>
 8006ad6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ade:	69db      	ldr	r3, [r3, #28]
 8006ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ae4:	f040 810c 	bne.w	8006d00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ae8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006aec:	2200      	movs	r2, #0
 8006aee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006af2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006af6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006afa:	4622      	mov	r2, r4
 8006afc:	462b      	mov	r3, r5
 8006afe:	1891      	adds	r1, r2, r2
 8006b00:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006b02:	415b      	adcs	r3, r3
 8006b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006b0a:	4621      	mov	r1, r4
 8006b0c:	eb12 0801 	adds.w	r8, r2, r1
 8006b10:	4629      	mov	r1, r5
 8006b12:	eb43 0901 	adc.w	r9, r3, r1
 8006b16:	f04f 0200 	mov.w	r2, #0
 8006b1a:	f04f 0300 	mov.w	r3, #0
 8006b1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b2a:	4690      	mov	r8, r2
 8006b2c:	4699      	mov	r9, r3
 8006b2e:	4623      	mov	r3, r4
 8006b30:	eb18 0303 	adds.w	r3, r8, r3
 8006b34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b38:	462b      	mov	r3, r5
 8006b3a:	eb49 0303 	adc.w	r3, r9, r3
 8006b3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006b4e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006b52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006b56:	460b      	mov	r3, r1
 8006b58:	18db      	adds	r3, r3, r3
 8006b5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	eb42 0303 	adc.w	r3, r2, r3
 8006b62:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006b68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006b6c:	f7f9 fd54 	bl	8000618 <__aeabi_uldivmod>
 8006b70:	4602      	mov	r2, r0
 8006b72:	460b      	mov	r3, r1
 8006b74:	4b61      	ldr	r3, [pc, #388]	@ (8006cfc <UART_SetConfig+0x2d4>)
 8006b76:	fba3 2302 	umull	r2, r3, r3, r2
 8006b7a:	095b      	lsrs	r3, r3, #5
 8006b7c:	011c      	lsls	r4, r3, #4
 8006b7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b82:	2200      	movs	r2, #0
 8006b84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b88:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006b8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006b90:	4642      	mov	r2, r8
 8006b92:	464b      	mov	r3, r9
 8006b94:	1891      	adds	r1, r2, r2
 8006b96:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006b98:	415b      	adcs	r3, r3
 8006b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006ba0:	4641      	mov	r1, r8
 8006ba2:	eb12 0a01 	adds.w	sl, r2, r1
 8006ba6:	4649      	mov	r1, r9
 8006ba8:	eb43 0b01 	adc.w	fp, r3, r1
 8006bac:	f04f 0200 	mov.w	r2, #0
 8006bb0:	f04f 0300 	mov.w	r3, #0
 8006bb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006bb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006bbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006bc0:	4692      	mov	sl, r2
 8006bc2:	469b      	mov	fp, r3
 8006bc4:	4643      	mov	r3, r8
 8006bc6:	eb1a 0303 	adds.w	r3, sl, r3
 8006bca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bce:	464b      	mov	r3, r9
 8006bd0:	eb4b 0303 	adc.w	r3, fp, r3
 8006bd4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006be4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006be8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006bec:	460b      	mov	r3, r1
 8006bee:	18db      	adds	r3, r3, r3
 8006bf0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	eb42 0303 	adc.w	r3, r2, r3
 8006bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bfa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006bfe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006c02:	f7f9 fd09 	bl	8000618 <__aeabi_uldivmod>
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	4611      	mov	r1, r2
 8006c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8006cfc <UART_SetConfig+0x2d4>)
 8006c0e:	fba3 2301 	umull	r2, r3, r3, r1
 8006c12:	095b      	lsrs	r3, r3, #5
 8006c14:	2264      	movs	r2, #100	@ 0x64
 8006c16:	fb02 f303 	mul.w	r3, r2, r3
 8006c1a:	1acb      	subs	r3, r1, r3
 8006c1c:	00db      	lsls	r3, r3, #3
 8006c1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006c22:	4b36      	ldr	r3, [pc, #216]	@ (8006cfc <UART_SetConfig+0x2d4>)
 8006c24:	fba3 2302 	umull	r2, r3, r3, r2
 8006c28:	095b      	lsrs	r3, r3, #5
 8006c2a:	005b      	lsls	r3, r3, #1
 8006c2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006c30:	441c      	add	r4, r3
 8006c32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c36:	2200      	movs	r2, #0
 8006c38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006c40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006c44:	4642      	mov	r2, r8
 8006c46:	464b      	mov	r3, r9
 8006c48:	1891      	adds	r1, r2, r2
 8006c4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006c4c:	415b      	adcs	r3, r3
 8006c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c54:	4641      	mov	r1, r8
 8006c56:	1851      	adds	r1, r2, r1
 8006c58:	6339      	str	r1, [r7, #48]	@ 0x30
 8006c5a:	4649      	mov	r1, r9
 8006c5c:	414b      	adcs	r3, r1
 8006c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c60:	f04f 0200 	mov.w	r2, #0
 8006c64:	f04f 0300 	mov.w	r3, #0
 8006c68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006c6c:	4659      	mov	r1, fp
 8006c6e:	00cb      	lsls	r3, r1, #3
 8006c70:	4651      	mov	r1, sl
 8006c72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c76:	4651      	mov	r1, sl
 8006c78:	00ca      	lsls	r2, r1, #3
 8006c7a:	4610      	mov	r0, r2
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	4603      	mov	r3, r0
 8006c80:	4642      	mov	r2, r8
 8006c82:	189b      	adds	r3, r3, r2
 8006c84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c88:	464b      	mov	r3, r9
 8006c8a:	460a      	mov	r2, r1
 8006c8c:	eb42 0303 	adc.w	r3, r2, r3
 8006c90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ca0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006ca4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ca8:	460b      	mov	r3, r1
 8006caa:	18db      	adds	r3, r3, r3
 8006cac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cae:	4613      	mov	r3, r2
 8006cb0:	eb42 0303 	adc.w	r3, r2, r3
 8006cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006cba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006cbe:	f7f9 fcab 	bl	8000618 <__aeabi_uldivmod>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8006cfc <UART_SetConfig+0x2d4>)
 8006cc8:	fba3 1302 	umull	r1, r3, r3, r2
 8006ccc:	095b      	lsrs	r3, r3, #5
 8006cce:	2164      	movs	r1, #100	@ 0x64
 8006cd0:	fb01 f303 	mul.w	r3, r1, r3
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	00db      	lsls	r3, r3, #3
 8006cd8:	3332      	adds	r3, #50	@ 0x32
 8006cda:	4a08      	ldr	r2, [pc, #32]	@ (8006cfc <UART_SetConfig+0x2d4>)
 8006cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce0:	095b      	lsrs	r3, r3, #5
 8006ce2:	f003 0207 	and.w	r2, r3, #7
 8006ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4422      	add	r2, r4
 8006cee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006cf0:	e106      	b.n	8006f00 <UART_SetConfig+0x4d8>
 8006cf2:	bf00      	nop
 8006cf4:	40011000 	.word	0x40011000
 8006cf8:	40011400 	.word	0x40011400
 8006cfc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d04:	2200      	movs	r2, #0
 8006d06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006d0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006d12:	4642      	mov	r2, r8
 8006d14:	464b      	mov	r3, r9
 8006d16:	1891      	adds	r1, r2, r2
 8006d18:	6239      	str	r1, [r7, #32]
 8006d1a:	415b      	adcs	r3, r3
 8006d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d22:	4641      	mov	r1, r8
 8006d24:	1854      	adds	r4, r2, r1
 8006d26:	4649      	mov	r1, r9
 8006d28:	eb43 0501 	adc.w	r5, r3, r1
 8006d2c:	f04f 0200 	mov.w	r2, #0
 8006d30:	f04f 0300 	mov.w	r3, #0
 8006d34:	00eb      	lsls	r3, r5, #3
 8006d36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d3a:	00e2      	lsls	r2, r4, #3
 8006d3c:	4614      	mov	r4, r2
 8006d3e:	461d      	mov	r5, r3
 8006d40:	4643      	mov	r3, r8
 8006d42:	18e3      	adds	r3, r4, r3
 8006d44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d48:	464b      	mov	r3, r9
 8006d4a:	eb45 0303 	adc.w	r3, r5, r3
 8006d4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006d62:	f04f 0200 	mov.w	r2, #0
 8006d66:	f04f 0300 	mov.w	r3, #0
 8006d6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006d6e:	4629      	mov	r1, r5
 8006d70:	008b      	lsls	r3, r1, #2
 8006d72:	4621      	mov	r1, r4
 8006d74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d78:	4621      	mov	r1, r4
 8006d7a:	008a      	lsls	r2, r1, #2
 8006d7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006d80:	f7f9 fc4a 	bl	8000618 <__aeabi_uldivmod>
 8006d84:	4602      	mov	r2, r0
 8006d86:	460b      	mov	r3, r1
 8006d88:	4b60      	ldr	r3, [pc, #384]	@ (8006f0c <UART_SetConfig+0x4e4>)
 8006d8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006d8e:	095b      	lsrs	r3, r3, #5
 8006d90:	011c      	lsls	r4, r3, #4
 8006d92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d96:	2200      	movs	r2, #0
 8006d98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006d9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006da0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006da4:	4642      	mov	r2, r8
 8006da6:	464b      	mov	r3, r9
 8006da8:	1891      	adds	r1, r2, r2
 8006daa:	61b9      	str	r1, [r7, #24]
 8006dac:	415b      	adcs	r3, r3
 8006dae:	61fb      	str	r3, [r7, #28]
 8006db0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006db4:	4641      	mov	r1, r8
 8006db6:	1851      	adds	r1, r2, r1
 8006db8:	6139      	str	r1, [r7, #16]
 8006dba:	4649      	mov	r1, r9
 8006dbc:	414b      	adcs	r3, r1
 8006dbe:	617b      	str	r3, [r7, #20]
 8006dc0:	f04f 0200 	mov.w	r2, #0
 8006dc4:	f04f 0300 	mov.w	r3, #0
 8006dc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006dcc:	4659      	mov	r1, fp
 8006dce:	00cb      	lsls	r3, r1, #3
 8006dd0:	4651      	mov	r1, sl
 8006dd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dd6:	4651      	mov	r1, sl
 8006dd8:	00ca      	lsls	r2, r1, #3
 8006dda:	4610      	mov	r0, r2
 8006ddc:	4619      	mov	r1, r3
 8006dde:	4603      	mov	r3, r0
 8006de0:	4642      	mov	r2, r8
 8006de2:	189b      	adds	r3, r3, r2
 8006de4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006de8:	464b      	mov	r3, r9
 8006dea:	460a      	mov	r2, r1
 8006dec:	eb42 0303 	adc.w	r3, r2, r3
 8006df0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006dfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006e00:	f04f 0200 	mov.w	r2, #0
 8006e04:	f04f 0300 	mov.w	r3, #0
 8006e08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006e0c:	4649      	mov	r1, r9
 8006e0e:	008b      	lsls	r3, r1, #2
 8006e10:	4641      	mov	r1, r8
 8006e12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e16:	4641      	mov	r1, r8
 8006e18:	008a      	lsls	r2, r1, #2
 8006e1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006e1e:	f7f9 fbfb 	bl	8000618 <__aeabi_uldivmod>
 8006e22:	4602      	mov	r2, r0
 8006e24:	460b      	mov	r3, r1
 8006e26:	4611      	mov	r1, r2
 8006e28:	4b38      	ldr	r3, [pc, #224]	@ (8006f0c <UART_SetConfig+0x4e4>)
 8006e2a:	fba3 2301 	umull	r2, r3, r3, r1
 8006e2e:	095b      	lsrs	r3, r3, #5
 8006e30:	2264      	movs	r2, #100	@ 0x64
 8006e32:	fb02 f303 	mul.w	r3, r2, r3
 8006e36:	1acb      	subs	r3, r1, r3
 8006e38:	011b      	lsls	r3, r3, #4
 8006e3a:	3332      	adds	r3, #50	@ 0x32
 8006e3c:	4a33      	ldr	r2, [pc, #204]	@ (8006f0c <UART_SetConfig+0x4e4>)
 8006e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e42:	095b      	lsrs	r3, r3, #5
 8006e44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e48:	441c      	add	r4, r3
 8006e4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e4e:	2200      	movs	r2, #0
 8006e50:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e52:	677a      	str	r2, [r7, #116]	@ 0x74
 8006e54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006e58:	4642      	mov	r2, r8
 8006e5a:	464b      	mov	r3, r9
 8006e5c:	1891      	adds	r1, r2, r2
 8006e5e:	60b9      	str	r1, [r7, #8]
 8006e60:	415b      	adcs	r3, r3
 8006e62:	60fb      	str	r3, [r7, #12]
 8006e64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e68:	4641      	mov	r1, r8
 8006e6a:	1851      	adds	r1, r2, r1
 8006e6c:	6039      	str	r1, [r7, #0]
 8006e6e:	4649      	mov	r1, r9
 8006e70:	414b      	adcs	r3, r1
 8006e72:	607b      	str	r3, [r7, #4]
 8006e74:	f04f 0200 	mov.w	r2, #0
 8006e78:	f04f 0300 	mov.w	r3, #0
 8006e7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006e80:	4659      	mov	r1, fp
 8006e82:	00cb      	lsls	r3, r1, #3
 8006e84:	4651      	mov	r1, sl
 8006e86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e8a:	4651      	mov	r1, sl
 8006e8c:	00ca      	lsls	r2, r1, #3
 8006e8e:	4610      	mov	r0, r2
 8006e90:	4619      	mov	r1, r3
 8006e92:	4603      	mov	r3, r0
 8006e94:	4642      	mov	r2, r8
 8006e96:	189b      	adds	r3, r3, r2
 8006e98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e9a:	464b      	mov	r3, r9
 8006e9c:	460a      	mov	r2, r1
 8006e9e:	eb42 0303 	adc.w	r3, r2, r3
 8006ea2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	663b      	str	r3, [r7, #96]	@ 0x60
 8006eae:	667a      	str	r2, [r7, #100]	@ 0x64
 8006eb0:	f04f 0200 	mov.w	r2, #0
 8006eb4:	f04f 0300 	mov.w	r3, #0
 8006eb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ebc:	4649      	mov	r1, r9
 8006ebe:	008b      	lsls	r3, r1, #2
 8006ec0:	4641      	mov	r1, r8
 8006ec2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ec6:	4641      	mov	r1, r8
 8006ec8:	008a      	lsls	r2, r1, #2
 8006eca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006ece:	f7f9 fba3 	bl	8000618 <__aeabi_uldivmod>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8006f0c <UART_SetConfig+0x4e4>)
 8006ed8:	fba3 1302 	umull	r1, r3, r3, r2
 8006edc:	095b      	lsrs	r3, r3, #5
 8006ede:	2164      	movs	r1, #100	@ 0x64
 8006ee0:	fb01 f303 	mul.w	r3, r1, r3
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	3332      	adds	r3, #50	@ 0x32
 8006eea:	4a08      	ldr	r2, [pc, #32]	@ (8006f0c <UART_SetConfig+0x4e4>)
 8006eec:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef0:	095b      	lsrs	r3, r3, #5
 8006ef2:	f003 020f 	and.w	r2, r3, #15
 8006ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4422      	add	r2, r4
 8006efe:	609a      	str	r2, [r3, #8]
}
 8006f00:	bf00      	nop
 8006f02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006f06:	46bd      	mov	sp, r7
 8006f08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f0c:	51eb851f 	.word	0x51eb851f

08006f10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f10:	b084      	sub	sp, #16
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
 8006f1a:	f107 001c 	add.w	r0, r7, #28
 8006f1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d123      	bne.n	8006f72 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006f3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006f52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d105      	bne.n	8006f66 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f001 fae8 	bl	800853c <USB_CoreReset>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	73fb      	strb	r3, [r7, #15]
 8006f70:	e01b      	b.n	8006faa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f001 fadc 	bl	800853c <USB_CoreReset>
 8006f84:	4603      	mov	r3, r0
 8006f86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006f88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d106      	bne.n	8006f9e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f9c:	e005      	b.n	8006faa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006faa:	7fbb      	ldrb	r3, [r7, #30]
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d10b      	bne.n	8006fc8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	f043 0206 	orr.w	r2, r3, #6
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f043 0220 	orr.w	r2, r3, #32
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fd4:	b004      	add	sp, #16
 8006fd6:	4770      	bx	lr

08006fd8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006fe6:	79fb      	ldrb	r3, [r7, #7]
 8006fe8:	2b02      	cmp	r3, #2
 8006fea:	d165      	bne.n	80070b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	4a41      	ldr	r2, [pc, #260]	@ (80070f4 <USB_SetTurnaroundTime+0x11c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d906      	bls.n	8007002 <USB_SetTurnaroundTime+0x2a>
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	4a40      	ldr	r2, [pc, #256]	@ (80070f8 <USB_SetTurnaroundTime+0x120>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d202      	bcs.n	8007002 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006ffc:	230f      	movs	r3, #15
 8006ffe:	617b      	str	r3, [r7, #20]
 8007000:	e062      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	4a3c      	ldr	r2, [pc, #240]	@ (80070f8 <USB_SetTurnaroundTime+0x120>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d306      	bcc.n	8007018 <USB_SetTurnaroundTime+0x40>
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	4a3b      	ldr	r2, [pc, #236]	@ (80070fc <USB_SetTurnaroundTime+0x124>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d202      	bcs.n	8007018 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007012:	230e      	movs	r3, #14
 8007014:	617b      	str	r3, [r7, #20]
 8007016:	e057      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	4a38      	ldr	r2, [pc, #224]	@ (80070fc <USB_SetTurnaroundTime+0x124>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d306      	bcc.n	800702e <USB_SetTurnaroundTime+0x56>
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	4a37      	ldr	r2, [pc, #220]	@ (8007100 <USB_SetTurnaroundTime+0x128>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d202      	bcs.n	800702e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007028:	230d      	movs	r3, #13
 800702a:	617b      	str	r3, [r7, #20]
 800702c:	e04c      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	4a33      	ldr	r2, [pc, #204]	@ (8007100 <USB_SetTurnaroundTime+0x128>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d306      	bcc.n	8007044 <USB_SetTurnaroundTime+0x6c>
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	4a32      	ldr	r2, [pc, #200]	@ (8007104 <USB_SetTurnaroundTime+0x12c>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d802      	bhi.n	8007044 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800703e:	230c      	movs	r3, #12
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	e041      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	4a2f      	ldr	r2, [pc, #188]	@ (8007104 <USB_SetTurnaroundTime+0x12c>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d906      	bls.n	800705a <USB_SetTurnaroundTime+0x82>
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	4a2e      	ldr	r2, [pc, #184]	@ (8007108 <USB_SetTurnaroundTime+0x130>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d802      	bhi.n	800705a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007054:	230b      	movs	r3, #11
 8007056:	617b      	str	r3, [r7, #20]
 8007058:	e036      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	4a2a      	ldr	r2, [pc, #168]	@ (8007108 <USB_SetTurnaroundTime+0x130>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d906      	bls.n	8007070 <USB_SetTurnaroundTime+0x98>
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	4a29      	ldr	r2, [pc, #164]	@ (800710c <USB_SetTurnaroundTime+0x134>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d802      	bhi.n	8007070 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800706a:	230a      	movs	r3, #10
 800706c:	617b      	str	r3, [r7, #20]
 800706e:	e02b      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	4a26      	ldr	r2, [pc, #152]	@ (800710c <USB_SetTurnaroundTime+0x134>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d906      	bls.n	8007086 <USB_SetTurnaroundTime+0xae>
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	4a25      	ldr	r2, [pc, #148]	@ (8007110 <USB_SetTurnaroundTime+0x138>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d202      	bcs.n	8007086 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007080:	2309      	movs	r3, #9
 8007082:	617b      	str	r3, [r7, #20]
 8007084:	e020      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	4a21      	ldr	r2, [pc, #132]	@ (8007110 <USB_SetTurnaroundTime+0x138>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d306      	bcc.n	800709c <USB_SetTurnaroundTime+0xc4>
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	4a20      	ldr	r2, [pc, #128]	@ (8007114 <USB_SetTurnaroundTime+0x13c>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d802      	bhi.n	800709c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007096:	2308      	movs	r3, #8
 8007098:	617b      	str	r3, [r7, #20]
 800709a:	e015      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	4a1d      	ldr	r2, [pc, #116]	@ (8007114 <USB_SetTurnaroundTime+0x13c>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d906      	bls.n	80070b2 <USB_SetTurnaroundTime+0xda>
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	4a1c      	ldr	r2, [pc, #112]	@ (8007118 <USB_SetTurnaroundTime+0x140>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d202      	bcs.n	80070b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80070ac:	2307      	movs	r3, #7
 80070ae:	617b      	str	r3, [r7, #20]
 80070b0:	e00a      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80070b2:	2306      	movs	r3, #6
 80070b4:	617b      	str	r3, [r7, #20]
 80070b6:	e007      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80070b8:	79fb      	ldrb	r3, [r7, #7]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d102      	bne.n	80070c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80070be:	2309      	movs	r3, #9
 80070c0:	617b      	str	r3, [r7, #20]
 80070c2:	e001      	b.n	80070c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80070c4:	2309      	movs	r3, #9
 80070c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	68da      	ldr	r2, [r3, #12]
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	029b      	lsls	r3, r3, #10
 80070dc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80070e0:	431a      	orrs	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	371c      	adds	r7, #28
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr
 80070f4:	00d8acbf 	.word	0x00d8acbf
 80070f8:	00e4e1c0 	.word	0x00e4e1c0
 80070fc:	00f42400 	.word	0x00f42400
 8007100:	01067380 	.word	0x01067380
 8007104:	011a499f 	.word	0x011a499f
 8007108:	01312cff 	.word	0x01312cff
 800710c:	014ca43f 	.word	0x014ca43f
 8007110:	016e3600 	.word	0x016e3600
 8007114:	01a6ab1f 	.word	0x01a6ab1f
 8007118:	01e84800 	.word	0x01e84800

0800711c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f043 0201 	orr.w	r2, r3, #1
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	370c      	adds	r7, #12
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800713e:	b480      	push	{r7}
 8007140:	b083      	sub	sp, #12
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	f023 0201 	bic.w	r2, r3, #1
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	460b      	mov	r3, r1
 800716a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800716c:	2300      	movs	r3, #0
 800716e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800717c:	78fb      	ldrb	r3, [r7, #3]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d115      	bne.n	80071ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800718e:	200a      	movs	r0, #10
 8007190:	f7fa fcea 	bl	8001b68 <HAL_Delay>
      ms += 10U;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	330a      	adds	r3, #10
 8007198:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f001 f93f 	bl	800841e <USB_GetMode>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d01e      	beq.n	80071e4 <USB_SetCurrentMode+0x84>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2bc7      	cmp	r3, #199	@ 0xc7
 80071aa:	d9f0      	bls.n	800718e <USB_SetCurrentMode+0x2e>
 80071ac:	e01a      	b.n	80071e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80071ae:	78fb      	ldrb	r3, [r7, #3]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d115      	bne.n	80071e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80071c0:	200a      	movs	r0, #10
 80071c2:	f7fa fcd1 	bl	8001b68 <HAL_Delay>
      ms += 10U;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	330a      	adds	r3, #10
 80071ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f001 f926 	bl	800841e <USB_GetMode>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d005      	beq.n	80071e4 <USB_SetCurrentMode+0x84>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2bc7      	cmp	r3, #199	@ 0xc7
 80071dc:	d9f0      	bls.n	80071c0 <USB_SetCurrentMode+0x60>
 80071de:	e001      	b.n	80071e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e005      	b.n	80071f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2bc8      	cmp	r3, #200	@ 0xc8
 80071e8:	d101      	bne.n	80071ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e000      	b.n	80071f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80071f8:	b084      	sub	sp, #16
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b086      	sub	sp, #24
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
 8007202:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007206:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800720a:	2300      	movs	r3, #0
 800720c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007212:	2300      	movs	r3, #0
 8007214:	613b      	str	r3, [r7, #16]
 8007216:	e009      	b.n	800722c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	3340      	adds	r3, #64	@ 0x40
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	4413      	add	r3, r2
 8007222:	2200      	movs	r2, #0
 8007224:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	3301      	adds	r3, #1
 800722a:	613b      	str	r3, [r7, #16]
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	2b0e      	cmp	r3, #14
 8007230:	d9f2      	bls.n	8007218 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007232:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007236:	2b00      	cmp	r3, #0
 8007238:	d11c      	bne.n	8007274 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007248:	f043 0302 	orr.w	r3, r3, #2
 800724c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007252:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800725e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800726a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	639a      	str	r2, [r3, #56]	@ 0x38
 8007272:	e00b      	b.n	800728c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007278:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007284:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007292:	461a      	mov	r2, r3
 8007294:	2300      	movs	r3, #0
 8007296:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007298:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800729c:	2b01      	cmp	r3, #1
 800729e:	d10d      	bne.n	80072bc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80072a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d104      	bne.n	80072b2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80072a8:	2100      	movs	r1, #0
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f968 	bl	8007580 <USB_SetDevSpeed>
 80072b0:	e008      	b.n	80072c4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80072b2:	2101      	movs	r1, #1
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 f963 	bl	8007580 <USB_SetDevSpeed>
 80072ba:	e003      	b.n	80072c4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80072bc:	2103      	movs	r1, #3
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 f95e 	bl	8007580 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80072c4:	2110      	movs	r1, #16
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 f8fa 	bl	80074c0 <USB_FlushTxFifo>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f924 	bl	8007524 <USB_FlushRxFifo>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d001      	beq.n	80072e6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072ec:	461a      	mov	r2, r3
 80072ee:	2300      	movs	r3, #0
 80072f0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072f8:	461a      	mov	r2, r3
 80072fa:	2300      	movs	r3, #0
 80072fc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007304:	461a      	mov	r2, r3
 8007306:	2300      	movs	r3, #0
 8007308:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800730a:	2300      	movs	r3, #0
 800730c:	613b      	str	r3, [r7, #16]
 800730e:	e043      	b.n	8007398 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	015a      	lsls	r2, r3, #5
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	4413      	add	r3, r2
 8007318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007322:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007326:	d118      	bne.n	800735a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d10a      	bne.n	8007344 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	015a      	lsls	r2, r3, #5
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	4413      	add	r3, r2
 8007336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800733a:	461a      	mov	r2, r3
 800733c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007340:	6013      	str	r3, [r2, #0]
 8007342:	e013      	b.n	800736c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	015a      	lsls	r2, r3, #5
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	4413      	add	r3, r2
 800734c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007350:	461a      	mov	r2, r3
 8007352:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007356:	6013      	str	r3, [r2, #0]
 8007358:	e008      	b.n	800736c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	015a      	lsls	r2, r3, #5
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	4413      	add	r3, r2
 8007362:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007366:	461a      	mov	r2, r3
 8007368:	2300      	movs	r3, #0
 800736a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	015a      	lsls	r2, r3, #5
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	4413      	add	r3, r2
 8007374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007378:	461a      	mov	r2, r3
 800737a:	2300      	movs	r3, #0
 800737c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	015a      	lsls	r2, r3, #5
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	4413      	add	r3, r2
 8007386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800738a:	461a      	mov	r2, r3
 800738c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007390:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	3301      	adds	r3, #1
 8007396:	613b      	str	r3, [r7, #16]
 8007398:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800739c:	461a      	mov	r2, r3
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d3b5      	bcc.n	8007310 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073a4:	2300      	movs	r3, #0
 80073a6:	613b      	str	r3, [r7, #16]
 80073a8:	e043      	b.n	8007432 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	015a      	lsls	r2, r3, #5
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	4413      	add	r3, r2
 80073b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073c0:	d118      	bne.n	80073f4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d10a      	bne.n	80073de <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	015a      	lsls	r2, r3, #5
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4413      	add	r3, r2
 80073d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073d4:	461a      	mov	r2, r3
 80073d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80073da:	6013      	str	r3, [r2, #0]
 80073dc:	e013      	b.n	8007406 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	015a      	lsls	r2, r3, #5
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	4413      	add	r3, r2
 80073e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073ea:	461a      	mov	r2, r3
 80073ec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80073f0:	6013      	str	r3, [r2, #0]
 80073f2:	e008      	b.n	8007406 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	015a      	lsls	r2, r3, #5
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	4413      	add	r3, r2
 80073fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007400:	461a      	mov	r2, r3
 8007402:	2300      	movs	r3, #0
 8007404:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	015a      	lsls	r2, r3, #5
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	4413      	add	r3, r2
 800740e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007412:	461a      	mov	r2, r3
 8007414:	2300      	movs	r3, #0
 8007416:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	015a      	lsls	r2, r3, #5
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4413      	add	r3, r2
 8007420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007424:	461a      	mov	r2, r3
 8007426:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800742a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	3301      	adds	r3, #1
 8007430:	613b      	str	r3, [r7, #16]
 8007432:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007436:	461a      	mov	r2, r3
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	4293      	cmp	r3, r2
 800743c:	d3b5      	bcc.n	80073aa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	68fa      	ldr	r2, [r7, #12]
 8007448:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800744c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007450:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800745e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007460:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007464:	2b00      	cmp	r3, #0
 8007466:	d105      	bne.n	8007474 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	699b      	ldr	r3, [r3, #24]
 800746c:	f043 0210 	orr.w	r2, r3, #16
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	699a      	ldr	r2, [r3, #24]
 8007478:	4b10      	ldr	r3, [pc, #64]	@ (80074bc <USB_DevInit+0x2c4>)
 800747a:	4313      	orrs	r3, r2
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007480:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007484:	2b00      	cmp	r3, #0
 8007486:	d005      	beq.n	8007494 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	699b      	ldr	r3, [r3, #24]
 800748c:	f043 0208 	orr.w	r2, r3, #8
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007494:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007498:	2b01      	cmp	r3, #1
 800749a:	d107      	bne.n	80074ac <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	699b      	ldr	r3, [r3, #24]
 80074a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074a4:	f043 0304 	orr.w	r3, r3, #4
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80074ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3718      	adds	r7, #24
 80074b2:	46bd      	mov	sp, r7
 80074b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80074b8:	b004      	add	sp, #16
 80074ba:	4770      	bx	lr
 80074bc:	803c3800 	.word	0x803c3800

080074c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b085      	sub	sp, #20
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	3301      	adds	r3, #1
 80074d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074da:	d901      	bls.n	80074e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e01b      	b.n	8007518 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	691b      	ldr	r3, [r3, #16]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	daf2      	bge.n	80074ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80074e8:	2300      	movs	r3, #0
 80074ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	019b      	lsls	r3, r3, #6
 80074f0:	f043 0220 	orr.w	r2, r3, #32
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	3301      	adds	r3, #1
 80074fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007504:	d901      	bls.n	800750a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e006      	b.n	8007518 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	f003 0320 	and.w	r3, r3, #32
 8007512:	2b20      	cmp	r3, #32
 8007514:	d0f0      	beq.n	80074f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3714      	adds	r7, #20
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007524:	b480      	push	{r7}
 8007526:	b085      	sub	sp, #20
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800752c:	2300      	movs	r3, #0
 800752e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	3301      	adds	r3, #1
 8007534:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800753c:	d901      	bls.n	8007542 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	e018      	b.n	8007574 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	2b00      	cmp	r3, #0
 8007548:	daf2      	bge.n	8007530 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800754a:	2300      	movs	r3, #0
 800754c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2210      	movs	r2, #16
 8007552:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	3301      	adds	r3, #1
 8007558:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007560:	d901      	bls.n	8007566 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007562:	2303      	movs	r3, #3
 8007564:	e006      	b.n	8007574 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	f003 0310 	and.w	r3, r3, #16
 800756e:	2b10      	cmp	r3, #16
 8007570:	d0f0      	beq.n	8007554 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007580:	b480      	push	{r7}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	460b      	mov	r3, r1
 800758a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	78fb      	ldrb	r3, [r7, #3]
 800759a:	68f9      	ldr	r1, [r7, #12]
 800759c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075a0:	4313      	orrs	r3, r2
 80075a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3714      	adds	r7, #20
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr

080075b2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80075b2:	b480      	push	{r7}
 80075b4:	b087      	sub	sp, #28
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f003 0306 	and.w	r3, r3, #6
 80075ca:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d102      	bne.n	80075d8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80075d2:	2300      	movs	r3, #0
 80075d4:	75fb      	strb	r3, [r7, #23]
 80075d6:	e00a      	b.n	80075ee <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2b02      	cmp	r3, #2
 80075dc:	d002      	beq.n	80075e4 <USB_GetDevSpeed+0x32>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2b06      	cmp	r3, #6
 80075e2:	d102      	bne.n	80075ea <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80075e4:	2302      	movs	r3, #2
 80075e6:	75fb      	strb	r3, [r7, #23]
 80075e8:	e001      	b.n	80075ee <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80075ea:	230f      	movs	r3, #15
 80075ec:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80075ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	371c      	adds	r7, #28
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	785b      	ldrb	r3, [r3, #1]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d13a      	bne.n	800768e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800761e:	69da      	ldr	r2, [r3, #28]
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	f003 030f 	and.w	r3, r3, #15
 8007628:	2101      	movs	r1, #1
 800762a:	fa01 f303 	lsl.w	r3, r1, r3
 800762e:	b29b      	uxth	r3, r3
 8007630:	68f9      	ldr	r1, [r7, #12]
 8007632:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007636:	4313      	orrs	r3, r2
 8007638:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	015a      	lsls	r2, r3, #5
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	4413      	add	r3, r2
 8007642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800764c:	2b00      	cmp	r3, #0
 800764e:	d155      	bne.n	80076fc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	015a      	lsls	r2, r3, #5
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	4413      	add	r3, r2
 8007658:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800765c:	681a      	ldr	r2, [r3, #0]
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	791b      	ldrb	r3, [r3, #4]
 800766a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800766c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	059b      	lsls	r3, r3, #22
 8007672:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007674:	4313      	orrs	r3, r2
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	0151      	lsls	r1, r2, #5
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	440a      	add	r2, r1
 800767e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007686:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800768a:	6013      	str	r3, [r2, #0]
 800768c:	e036      	b.n	80076fc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007694:	69da      	ldr	r2, [r3, #28]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	f003 030f 	and.w	r3, r3, #15
 800769e:	2101      	movs	r1, #1
 80076a0:	fa01 f303 	lsl.w	r3, r1, r3
 80076a4:	041b      	lsls	r3, r3, #16
 80076a6:	68f9      	ldr	r1, [r7, #12]
 80076a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076ac:	4313      	orrs	r3, r2
 80076ae:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	015a      	lsls	r2, r3, #5
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	4413      	add	r3, r2
 80076b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d11a      	bne.n	80076fc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	015a      	lsls	r2, r3, #5
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	4413      	add	r3, r2
 80076ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	791b      	ldrb	r3, [r3, #4]
 80076e0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80076e2:	430b      	orrs	r3, r1
 80076e4:	4313      	orrs	r3, r2
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	0151      	lsls	r1, r2, #5
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	440a      	add	r2, r1
 80076ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076fa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80076fc:	2300      	movs	r3, #0
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3714      	adds	r7, #20
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr
	...

0800770c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	781b      	ldrb	r3, [r3, #0]
 800771e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	785b      	ldrb	r3, [r3, #1]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d161      	bne.n	80077ec <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	015a      	lsls	r2, r3, #5
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	4413      	add	r3, r2
 8007730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800773a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800773e:	d11f      	bne.n	8007780 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	015a      	lsls	r2, r3, #5
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	4413      	add	r3, r2
 8007748:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	68ba      	ldr	r2, [r7, #8]
 8007750:	0151      	lsls	r1, r2, #5
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	440a      	add	r2, r1
 8007756:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800775a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800775e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	015a      	lsls	r2, r3, #5
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	4413      	add	r3, r2
 8007768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	0151      	lsls	r1, r2, #5
 8007772:	68fa      	ldr	r2, [r7, #12]
 8007774:	440a      	add	r2, r1
 8007776:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800777a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800777e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007786:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	f003 030f 	and.w	r3, r3, #15
 8007790:	2101      	movs	r1, #1
 8007792:	fa01 f303 	lsl.w	r3, r1, r3
 8007796:	b29b      	uxth	r3, r3
 8007798:	43db      	mvns	r3, r3
 800779a:	68f9      	ldr	r1, [r7, #12]
 800779c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077a0:	4013      	ands	r3, r2
 80077a2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077aa:	69da      	ldr	r2, [r3, #28]
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	f003 030f 	and.w	r3, r3, #15
 80077b4:	2101      	movs	r1, #1
 80077b6:	fa01 f303 	lsl.w	r3, r1, r3
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	43db      	mvns	r3, r3
 80077be:	68f9      	ldr	r1, [r7, #12]
 80077c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077c4:	4013      	ands	r3, r2
 80077c6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	015a      	lsls	r2, r3, #5
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	4413      	add	r3, r2
 80077d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	0159      	lsls	r1, r3, #5
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	440b      	add	r3, r1
 80077de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077e2:	4619      	mov	r1, r3
 80077e4:	4b35      	ldr	r3, [pc, #212]	@ (80078bc <USB_DeactivateEndpoint+0x1b0>)
 80077e6:	4013      	ands	r3, r2
 80077e8:	600b      	str	r3, [r1, #0]
 80077ea:	e060      	b.n	80078ae <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	015a      	lsls	r2, r3, #5
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	4413      	add	r3, r2
 80077f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80077fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007802:	d11f      	bne.n	8007844 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	015a      	lsls	r2, r3, #5
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	4413      	add	r3, r2
 800780c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68ba      	ldr	r2, [r7, #8]
 8007814:	0151      	lsls	r1, r2, #5
 8007816:	68fa      	ldr	r2, [r7, #12]
 8007818:	440a      	add	r2, r1
 800781a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800781e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007822:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	015a      	lsls	r2, r3, #5
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	4413      	add	r3, r2
 800782c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	0151      	lsls	r1, r2, #5
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	440a      	add	r2, r1
 800783a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800783e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007842:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800784a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	f003 030f 	and.w	r3, r3, #15
 8007854:	2101      	movs	r1, #1
 8007856:	fa01 f303 	lsl.w	r3, r1, r3
 800785a:	041b      	lsls	r3, r3, #16
 800785c:	43db      	mvns	r3, r3
 800785e:	68f9      	ldr	r1, [r7, #12]
 8007860:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007864:	4013      	ands	r3, r2
 8007866:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800786e:	69da      	ldr	r2, [r3, #28]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	f003 030f 	and.w	r3, r3, #15
 8007878:	2101      	movs	r1, #1
 800787a:	fa01 f303 	lsl.w	r3, r1, r3
 800787e:	041b      	lsls	r3, r3, #16
 8007880:	43db      	mvns	r3, r3
 8007882:	68f9      	ldr	r1, [r7, #12]
 8007884:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007888:	4013      	ands	r3, r2
 800788a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	015a      	lsls	r2, r3, #5
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	4413      	add	r3, r2
 8007894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	0159      	lsls	r1, r3, #5
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	440b      	add	r3, r1
 80078a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078a6:	4619      	mov	r1, r3
 80078a8:	4b05      	ldr	r3, [pc, #20]	@ (80078c0 <USB_DeactivateEndpoint+0x1b4>)
 80078aa:	4013      	ands	r3, r2
 80078ac:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3714      	adds	r7, #20
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	ec337800 	.word	0xec337800
 80078c0:	eff37800 	.word	0xeff37800

080078c4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b08a      	sub	sp, #40	@ 0x28
 80078c8:	af02      	add	r7, sp, #8
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	4613      	mov	r3, r2
 80078d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	785b      	ldrb	r3, [r3, #1]
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	f040 817f 	bne.w	8007be4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d132      	bne.n	8007954 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	015a      	lsls	r2, r3, #5
 80078f2:	69fb      	ldr	r3, [r7, #28]
 80078f4:	4413      	add	r3, r2
 80078f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	69ba      	ldr	r2, [r7, #24]
 80078fe:	0151      	lsls	r1, r2, #5
 8007900:	69fa      	ldr	r2, [r7, #28]
 8007902:	440a      	add	r2, r1
 8007904:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007908:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800790c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007910:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	015a      	lsls	r2, r3, #5
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	4413      	add	r3, r2
 800791a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	69ba      	ldr	r2, [r7, #24]
 8007922:	0151      	lsls	r1, r2, #5
 8007924:	69fa      	ldr	r2, [r7, #28]
 8007926:	440a      	add	r2, r1
 8007928:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800792c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007930:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	015a      	lsls	r2, r3, #5
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	4413      	add	r3, r2
 800793a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800793e:	691b      	ldr	r3, [r3, #16]
 8007940:	69ba      	ldr	r2, [r7, #24]
 8007942:	0151      	lsls	r1, r2, #5
 8007944:	69fa      	ldr	r2, [r7, #28]
 8007946:	440a      	add	r2, r1
 8007948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800794c:	0cdb      	lsrs	r3, r3, #19
 800794e:	04db      	lsls	r3, r3, #19
 8007950:	6113      	str	r3, [r2, #16]
 8007952:	e097      	b.n	8007a84 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	015a      	lsls	r2, r3, #5
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	4413      	add	r3, r2
 800795c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	69ba      	ldr	r2, [r7, #24]
 8007964:	0151      	lsls	r1, r2, #5
 8007966:	69fa      	ldr	r2, [r7, #28]
 8007968:	440a      	add	r2, r1
 800796a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800796e:	0cdb      	lsrs	r3, r3, #19
 8007970:	04db      	lsls	r3, r3, #19
 8007972:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	015a      	lsls	r2, r3, #5
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	4413      	add	r3, r2
 800797c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	69ba      	ldr	r2, [r7, #24]
 8007984:	0151      	lsls	r1, r2, #5
 8007986:	69fa      	ldr	r2, [r7, #28]
 8007988:	440a      	add	r2, r1
 800798a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800798e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007992:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007996:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d11a      	bne.n	80079d4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	691a      	ldr	r2, [r3, #16]
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d903      	bls.n	80079b2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	689a      	ldr	r2, [r3, #8]
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	015a      	lsls	r2, r3, #5
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	4413      	add	r3, r2
 80079ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	0151      	lsls	r1, r2, #5
 80079c4:	69fa      	ldr	r2, [r7, #28]
 80079c6:	440a      	add	r2, r1
 80079c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079d0:	6113      	str	r3, [r2, #16]
 80079d2:	e044      	b.n	8007a5e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	691a      	ldr	r2, [r3, #16]
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	4413      	add	r3, r2
 80079de:	1e5a      	subs	r2, r3, #1
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80079e8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	015a      	lsls	r2, r3, #5
 80079ee:	69fb      	ldr	r3, [r7, #28]
 80079f0:	4413      	add	r3, r2
 80079f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079f6:	691a      	ldr	r2, [r3, #16]
 80079f8:	8afb      	ldrh	r3, [r7, #22]
 80079fa:	04d9      	lsls	r1, r3, #19
 80079fc:	4ba4      	ldr	r3, [pc, #656]	@ (8007c90 <USB_EPStartXfer+0x3cc>)
 80079fe:	400b      	ands	r3, r1
 8007a00:	69b9      	ldr	r1, [r7, #24]
 8007a02:	0148      	lsls	r0, r1, #5
 8007a04:	69f9      	ldr	r1, [r7, #28]
 8007a06:	4401      	add	r1, r0
 8007a08:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	791b      	ldrb	r3, [r3, #4]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d122      	bne.n	8007a5e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	015a      	lsls	r2, r3, #5
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	4413      	add	r3, r2
 8007a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	69ba      	ldr	r2, [r7, #24]
 8007a28:	0151      	lsls	r1, r2, #5
 8007a2a:	69fa      	ldr	r2, [r7, #28]
 8007a2c:	440a      	add	r2, r1
 8007a2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a32:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007a36:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a44:	691a      	ldr	r2, [r3, #16]
 8007a46:	8afb      	ldrh	r3, [r7, #22]
 8007a48:	075b      	lsls	r3, r3, #29
 8007a4a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007a4e:	69b9      	ldr	r1, [r7, #24]
 8007a50:	0148      	lsls	r0, r1, #5
 8007a52:	69f9      	ldr	r1, [r7, #28]
 8007a54:	4401      	add	r1, r0
 8007a56:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	015a      	lsls	r2, r3, #5
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	4413      	add	r3, r2
 8007a66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a6a:	691a      	ldr	r2, [r3, #16]
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	691b      	ldr	r3, [r3, #16]
 8007a70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a74:	69b9      	ldr	r1, [r7, #24]
 8007a76:	0148      	lsls	r0, r1, #5
 8007a78:	69f9      	ldr	r1, [r7, #28]
 8007a7a:	4401      	add	r1, r0
 8007a7c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a80:	4313      	orrs	r3, r2
 8007a82:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007a84:	79fb      	ldrb	r3, [r7, #7]
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d14b      	bne.n	8007b22 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d009      	beq.n	8007aa6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	015a      	lsls	r2, r3, #5
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	69db      	ldr	r3, [r3, #28]
 8007aa4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	791b      	ldrb	r3, [r3, #4]
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	d128      	bne.n	8007b00 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d110      	bne.n	8007ae0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	015a      	lsls	r2, r3, #5
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	4413      	add	r3, r2
 8007ac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	69ba      	ldr	r2, [r7, #24]
 8007ace:	0151      	lsls	r1, r2, #5
 8007ad0:	69fa      	ldr	r2, [r7, #28]
 8007ad2:	440a      	add	r2, r1
 8007ad4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ad8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007adc:	6013      	str	r3, [r2, #0]
 8007ade:	e00f      	b.n	8007b00 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	015a      	lsls	r2, r3, #5
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	4413      	add	r3, r2
 8007ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	69ba      	ldr	r2, [r7, #24]
 8007af0:	0151      	lsls	r1, r2, #5
 8007af2:	69fa      	ldr	r2, [r7, #28]
 8007af4:	440a      	add	r2, r1
 8007af6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007afa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007afe:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	015a      	lsls	r2, r3, #5
 8007b04:	69fb      	ldr	r3, [r7, #28]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	69ba      	ldr	r2, [r7, #24]
 8007b10:	0151      	lsls	r1, r2, #5
 8007b12:	69fa      	ldr	r2, [r7, #28]
 8007b14:	440a      	add	r2, r1
 8007b16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b1a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b1e:	6013      	str	r3, [r2, #0]
 8007b20:	e166      	b.n	8007df0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	69ba      	ldr	r2, [r7, #24]
 8007b32:	0151      	lsls	r1, r2, #5
 8007b34:	69fa      	ldr	r2, [r7, #28]
 8007b36:	440a      	add	r2, r1
 8007b38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b3c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b40:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	791b      	ldrb	r3, [r3, #4]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d015      	beq.n	8007b76 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	691b      	ldr	r3, [r3, #16]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f000 814e 	beq.w	8007df0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	f003 030f 	and.w	r3, r3, #15
 8007b64:	2101      	movs	r1, #1
 8007b66:	fa01 f303 	lsl.w	r3, r1, r3
 8007b6a:	69f9      	ldr	r1, [r7, #28]
 8007b6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b70:	4313      	orrs	r3, r2
 8007b72:	634b      	str	r3, [r1, #52]	@ 0x34
 8007b74:	e13c      	b.n	8007df0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d110      	bne.n	8007ba8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	015a      	lsls	r2, r3, #5
 8007b8a:	69fb      	ldr	r3, [r7, #28]
 8007b8c:	4413      	add	r3, r2
 8007b8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	69ba      	ldr	r2, [r7, #24]
 8007b96:	0151      	lsls	r1, r2, #5
 8007b98:	69fa      	ldr	r2, [r7, #28]
 8007b9a:	440a      	add	r2, r1
 8007b9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ba0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ba4:	6013      	str	r3, [r2, #0]
 8007ba6:	e00f      	b.n	8007bc8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	015a      	lsls	r2, r3, #5
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	4413      	add	r3, r2
 8007bb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	69ba      	ldr	r2, [r7, #24]
 8007bb8:	0151      	lsls	r1, r2, #5
 8007bba:	69fa      	ldr	r2, [r7, #28]
 8007bbc:	440a      	add	r2, r1
 8007bbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bc6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	68d9      	ldr	r1, [r3, #12]
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	781a      	ldrb	r2, [r3, #0]
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	b298      	uxth	r0, r3
 8007bd6:	79fb      	ldrb	r3, [r7, #7]
 8007bd8:	9300      	str	r3, [sp, #0]
 8007bda:	4603      	mov	r3, r0
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f000 f9b9 	bl	8007f54 <USB_WritePacket>
 8007be2:	e105      	b.n	8007df0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	015a      	lsls	r2, r3, #5
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	4413      	add	r3, r2
 8007bec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	69ba      	ldr	r2, [r7, #24]
 8007bf4:	0151      	lsls	r1, r2, #5
 8007bf6:	69fa      	ldr	r2, [r7, #28]
 8007bf8:	440a      	add	r2, r1
 8007bfa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bfe:	0cdb      	lsrs	r3, r3, #19
 8007c00:	04db      	lsls	r3, r3, #19
 8007c02:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	015a      	lsls	r2, r3, #5
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c10:	691b      	ldr	r3, [r3, #16]
 8007c12:	69ba      	ldr	r2, [r7, #24]
 8007c14:	0151      	lsls	r1, r2, #5
 8007c16:	69fa      	ldr	r2, [r7, #28]
 8007c18:	440a      	add	r2, r1
 8007c1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c1e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007c22:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007c26:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d132      	bne.n	8007c94 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d003      	beq.n	8007c3e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	689a      	ldr	r2, [r3, #8]
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	689a      	ldr	r2, [r3, #8]
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	015a      	lsls	r2, r3, #5
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c52:	691a      	ldr	r2, [r3, #16]
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	6a1b      	ldr	r3, [r3, #32]
 8007c58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c5c:	69b9      	ldr	r1, [r7, #24]
 8007c5e:	0148      	lsls	r0, r1, #5
 8007c60:	69f9      	ldr	r1, [r7, #28]
 8007c62:	4401      	add	r1, r0
 8007c64:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	015a      	lsls	r2, r3, #5
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	4413      	add	r3, r2
 8007c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	69ba      	ldr	r2, [r7, #24]
 8007c7c:	0151      	lsls	r1, r2, #5
 8007c7e:	69fa      	ldr	r2, [r7, #28]
 8007c80:	440a      	add	r2, r1
 8007c82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c8a:	6113      	str	r3, [r2, #16]
 8007c8c:	e062      	b.n	8007d54 <USB_EPStartXfer+0x490>
 8007c8e:	bf00      	nop
 8007c90:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	691b      	ldr	r3, [r3, #16]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d123      	bne.n	8007ce4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	015a      	lsls	r2, r3, #5
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ca8:	691a      	ldr	r2, [r3, #16]
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cb2:	69b9      	ldr	r1, [r7, #24]
 8007cb4:	0148      	lsls	r0, r1, #5
 8007cb6:	69f9      	ldr	r1, [r7, #28]
 8007cb8:	4401      	add	r1, r0
 8007cba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	015a      	lsls	r2, r3, #5
 8007cc6:	69fb      	ldr	r3, [r7, #28]
 8007cc8:	4413      	add	r3, r2
 8007cca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	69ba      	ldr	r2, [r7, #24]
 8007cd2:	0151      	lsls	r1, r2, #5
 8007cd4:	69fa      	ldr	r2, [r7, #28]
 8007cd6:	440a      	add	r2, r1
 8007cd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cdc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ce0:	6113      	str	r3, [r2, #16]
 8007ce2:	e037      	b.n	8007d54 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	691a      	ldr	r2, [r3, #16]
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	4413      	add	r3, r2
 8007cee:	1e5a      	subs	r2, r3, #1
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cf8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	8afa      	ldrh	r2, [r7, #22]
 8007d00:	fb03 f202 	mul.w	r2, r3, r2
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007d08:	69bb      	ldr	r3, [r7, #24]
 8007d0a:	015a      	lsls	r2, r3, #5
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	4413      	add	r3, r2
 8007d10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d14:	691a      	ldr	r2, [r3, #16]
 8007d16:	8afb      	ldrh	r3, [r7, #22]
 8007d18:	04d9      	lsls	r1, r3, #19
 8007d1a:	4b38      	ldr	r3, [pc, #224]	@ (8007dfc <USB_EPStartXfer+0x538>)
 8007d1c:	400b      	ands	r3, r1
 8007d1e:	69b9      	ldr	r1, [r7, #24]
 8007d20:	0148      	lsls	r0, r1, #5
 8007d22:	69f9      	ldr	r1, [r7, #28]
 8007d24:	4401      	add	r1, r0
 8007d26:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	015a      	lsls	r2, r3, #5
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	4413      	add	r3, r2
 8007d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d3a:	691a      	ldr	r2, [r3, #16]
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	6a1b      	ldr	r3, [r3, #32]
 8007d40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d44:	69b9      	ldr	r1, [r7, #24]
 8007d46:	0148      	lsls	r0, r1, #5
 8007d48:	69f9      	ldr	r1, [r7, #28]
 8007d4a:	4401      	add	r1, r0
 8007d4c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d50:	4313      	orrs	r3, r2
 8007d52:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007d54:	79fb      	ldrb	r3, [r7, #7]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d10d      	bne.n	8007d76 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d009      	beq.n	8007d76 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	68d9      	ldr	r1, [r3, #12]
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	015a      	lsls	r2, r3, #5
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d72:	460a      	mov	r2, r1
 8007d74:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	791b      	ldrb	r3, [r3, #4]
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d128      	bne.n	8007dd0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d110      	bne.n	8007db0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007d8e:	69bb      	ldr	r3, [r7, #24]
 8007d90:	015a      	lsls	r2, r3, #5
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	4413      	add	r3, r2
 8007d96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	69ba      	ldr	r2, [r7, #24]
 8007d9e:	0151      	lsls	r1, r2, #5
 8007da0:	69fa      	ldr	r2, [r7, #28]
 8007da2:	440a      	add	r2, r1
 8007da4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007da8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007dac:	6013      	str	r3, [r2, #0]
 8007dae:	e00f      	b.n	8007dd0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	015a      	lsls	r2, r3, #5
 8007db4:	69fb      	ldr	r3, [r7, #28]
 8007db6:	4413      	add	r3, r2
 8007db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	69ba      	ldr	r2, [r7, #24]
 8007dc0:	0151      	lsls	r1, r2, #5
 8007dc2:	69fa      	ldr	r2, [r7, #28]
 8007dc4:	440a      	add	r2, r1
 8007dc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dce:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	69ba      	ldr	r2, [r7, #24]
 8007de0:	0151      	lsls	r1, r2, #5
 8007de2:	69fa      	ldr	r2, [r7, #28]
 8007de4:	440a      	add	r2, r1
 8007de6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007dee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3720      	adds	r7, #32
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	1ff80000 	.word	0x1ff80000

08007e00 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b087      	sub	sp, #28
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	785b      	ldrb	r3, [r3, #1]
 8007e1a:	2b01      	cmp	r3, #1
 8007e1c:	d14a      	bne.n	8007eb4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	015a      	lsls	r2, r3, #5
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	4413      	add	r3, r2
 8007e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e36:	f040 8086 	bne.w	8007f46 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	015a      	lsls	r2, r3, #5
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	4413      	add	r3, r2
 8007e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	683a      	ldr	r2, [r7, #0]
 8007e4c:	7812      	ldrb	r2, [r2, #0]
 8007e4e:	0151      	lsls	r1, r2, #5
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	440a      	add	r2, r1
 8007e54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e58:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e5c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	015a      	lsls	r2, r3, #5
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	4413      	add	r3, r2
 8007e68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	683a      	ldr	r2, [r7, #0]
 8007e70:	7812      	ldrb	r2, [r2, #0]
 8007e72:	0151      	lsls	r1, r2, #5
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	440a      	add	r2, r1
 8007e78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e7c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e80:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	3301      	adds	r3, #1
 8007e86:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d902      	bls.n	8007e98 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	75fb      	strb	r3, [r7, #23]
          break;
 8007e96:	e056      	b.n	8007f46 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	015a      	lsls	r2, r3, #5
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007eac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007eb0:	d0e7      	beq.n	8007e82 <USB_EPStopXfer+0x82>
 8007eb2:	e048      	b.n	8007f46 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	015a      	lsls	r2, r3, #5
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	4413      	add	r3, r2
 8007ebe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ec8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ecc:	d13b      	bne.n	8007f46 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	015a      	lsls	r2, r3, #5
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	683a      	ldr	r2, [r7, #0]
 8007ee0:	7812      	ldrb	r2, [r2, #0]
 8007ee2:	0151      	lsls	r1, r2, #5
 8007ee4:	693a      	ldr	r2, [r7, #16]
 8007ee6:	440a      	add	r2, r1
 8007ee8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007eec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007ef0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	781b      	ldrb	r3, [r3, #0]
 8007ef6:	015a      	lsls	r2, r3, #5
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	4413      	add	r3, r2
 8007efc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	683a      	ldr	r2, [r7, #0]
 8007f04:	7812      	ldrb	r2, [r2, #0]
 8007f06:	0151      	lsls	r1, r2, #5
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	440a      	add	r2, r1
 8007f0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f14:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	3301      	adds	r3, #1
 8007f1a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d902      	bls.n	8007f2c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007f26:	2301      	movs	r3, #1
 8007f28:	75fb      	strb	r3, [r7, #23]
          break;
 8007f2a:	e00c      	b.n	8007f46 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	015a      	lsls	r2, r3, #5
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	4413      	add	r3, r2
 8007f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f44:	d0e7      	beq.n	8007f16 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	371c      	adds	r7, #28
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b089      	sub	sp, #36	@ 0x24
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	4611      	mov	r1, r2
 8007f60:	461a      	mov	r2, r3
 8007f62:	460b      	mov	r3, r1
 8007f64:	71fb      	strb	r3, [r7, #7]
 8007f66:	4613      	mov	r3, r2
 8007f68:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007f72:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d123      	bne.n	8007fc2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007f7a:	88bb      	ldrh	r3, [r7, #4]
 8007f7c:	3303      	adds	r3, #3
 8007f7e:	089b      	lsrs	r3, r3, #2
 8007f80:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007f82:	2300      	movs	r3, #0
 8007f84:	61bb      	str	r3, [r7, #24]
 8007f86:	e018      	b.n	8007fba <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007f88:	79fb      	ldrb	r3, [r7, #7]
 8007f8a:	031a      	lsls	r2, r3, #12
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	4413      	add	r3, r2
 8007f90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f94:	461a      	mov	r2, r3
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007f9c:	69fb      	ldr	r3, [r7, #28]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fa2:	69fb      	ldr	r3, [r7, #28]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	3301      	adds	r3, #1
 8007fac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007fb4:	69bb      	ldr	r3, [r7, #24]
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	61bb      	str	r3, [r7, #24]
 8007fba:	69ba      	ldr	r2, [r7, #24]
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d3e2      	bcc.n	8007f88 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3724      	adds	r7, #36	@ 0x24
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b08b      	sub	sp, #44	@ 0x2c
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	4613      	mov	r3, r2
 8007fdc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007fe6:	88fb      	ldrh	r3, [r7, #6]
 8007fe8:	089b      	lsrs	r3, r3, #2
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007fee:	88fb      	ldrh	r3, [r7, #6]
 8007ff0:	f003 0303 	and.w	r3, r3, #3
 8007ff4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	623b      	str	r3, [r7, #32]
 8007ffa:	e014      	b.n	8008026 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ffc:	69bb      	ldr	r3, [r7, #24]
 8007ffe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008006:	601a      	str	r2, [r3, #0]
    pDest++;
 8008008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800a:	3301      	adds	r3, #1
 800800c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800800e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008010:	3301      	adds	r3, #1
 8008012:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008016:	3301      	adds	r3, #1
 8008018:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801c:	3301      	adds	r3, #1
 800801e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008020:	6a3b      	ldr	r3, [r7, #32]
 8008022:	3301      	adds	r3, #1
 8008024:	623b      	str	r3, [r7, #32]
 8008026:	6a3a      	ldr	r2, [r7, #32]
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	429a      	cmp	r2, r3
 800802c:	d3e6      	bcc.n	8007ffc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800802e:	8bfb      	ldrh	r3, [r7, #30]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d01e      	beq.n	8008072 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008034:	2300      	movs	r3, #0
 8008036:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800803e:	461a      	mov	r2, r3
 8008040:	f107 0310 	add.w	r3, r7, #16
 8008044:	6812      	ldr	r2, [r2, #0]
 8008046:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008048:	693a      	ldr	r2, [r7, #16]
 800804a:	6a3b      	ldr	r3, [r7, #32]
 800804c:	b2db      	uxtb	r3, r3
 800804e:	00db      	lsls	r3, r3, #3
 8008050:	fa22 f303 	lsr.w	r3, r2, r3
 8008054:	b2da      	uxtb	r2, r3
 8008056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008058:	701a      	strb	r2, [r3, #0]
      i++;
 800805a:	6a3b      	ldr	r3, [r7, #32]
 800805c:	3301      	adds	r3, #1
 800805e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008062:	3301      	adds	r3, #1
 8008064:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008066:	8bfb      	ldrh	r3, [r7, #30]
 8008068:	3b01      	subs	r3, #1
 800806a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800806c:	8bfb      	ldrh	r3, [r7, #30]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d1ea      	bne.n	8008048 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008074:	4618      	mov	r0, r3
 8008076:	372c      	adds	r7, #44	@ 0x2c
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	785b      	ldrb	r3, [r3, #1]
 8008098:	2b01      	cmp	r3, #1
 800809a:	d12c      	bne.n	80080f6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	db12      	blt.n	80080d4 <USB_EPSetStall+0x54>
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00f      	beq.n	80080d4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	015a      	lsls	r2, r3, #5
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	4413      	add	r3, r2
 80080bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68ba      	ldr	r2, [r7, #8]
 80080c4:	0151      	lsls	r1, r2, #5
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	440a      	add	r2, r1
 80080ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080ce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80080d2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	015a      	lsls	r2, r3, #5
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	4413      	add	r3, r2
 80080dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68ba      	ldr	r2, [r7, #8]
 80080e4:	0151      	lsls	r1, r2, #5
 80080e6:	68fa      	ldr	r2, [r7, #12]
 80080e8:	440a      	add	r2, r1
 80080ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80080f2:	6013      	str	r3, [r2, #0]
 80080f4:	e02b      	b.n	800814e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	015a      	lsls	r2, r3, #5
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	4413      	add	r3, r2
 80080fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2b00      	cmp	r3, #0
 8008106:	db12      	blt.n	800812e <USB_EPSetStall+0xae>
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00f      	beq.n	800812e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	015a      	lsls	r2, r3, #5
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	4413      	add	r3, r2
 8008116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	0151      	lsls	r1, r2, #5
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	440a      	add	r2, r1
 8008124:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008128:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800812c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	015a      	lsls	r2, r3, #5
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	4413      	add	r3, r2
 8008136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68ba      	ldr	r2, [r7, #8]
 800813e:	0151      	lsls	r1, r2, #5
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	440a      	add	r2, r1
 8008144:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008148:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800814c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	3714      	adds	r7, #20
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800815c:	b480      	push	{r7}
 800815e:	b085      	sub	sp, #20
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	785b      	ldrb	r3, [r3, #1]
 8008174:	2b01      	cmp	r3, #1
 8008176:	d128      	bne.n	80081ca <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	015a      	lsls	r2, r3, #5
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	4413      	add	r3, r2
 8008180:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	0151      	lsls	r1, r2, #5
 800818a:	68fa      	ldr	r2, [r7, #12]
 800818c:	440a      	add	r2, r1
 800818e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008192:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008196:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	791b      	ldrb	r3, [r3, #4]
 800819c:	2b03      	cmp	r3, #3
 800819e:	d003      	beq.n	80081a8 <USB_EPClearStall+0x4c>
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	791b      	ldrb	r3, [r3, #4]
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d138      	bne.n	800821a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	015a      	lsls	r2, r3, #5
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4413      	add	r3, r2
 80081b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	0151      	lsls	r1, r2, #5
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	440a      	add	r2, r1
 80081be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081c6:	6013      	str	r3, [r2, #0]
 80081c8:	e027      	b.n	800821a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	015a      	lsls	r2, r3, #5
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	4413      	add	r3, r2
 80081d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	68ba      	ldr	r2, [r7, #8]
 80081da:	0151      	lsls	r1, r2, #5
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	440a      	add	r2, r1
 80081e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081e4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80081e8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	791b      	ldrb	r3, [r3, #4]
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	d003      	beq.n	80081fa <USB_EPClearStall+0x9e>
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	791b      	ldrb	r3, [r3, #4]
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d10f      	bne.n	800821a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	015a      	lsls	r2, r3, #5
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	4413      	add	r3, r2
 8008202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	68ba      	ldr	r2, [r7, #8]
 800820a:	0151      	lsls	r1, r2, #5
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	440a      	add	r2, r1
 8008210:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008218:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3714      	adds	r7, #20
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	460b      	mov	r3, r1
 8008232:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008246:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800824a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	78fb      	ldrb	r3, [r7, #3]
 8008256:	011b      	lsls	r3, r3, #4
 8008258:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800825c:	68f9      	ldr	r1, [r7, #12]
 800825e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008262:	4313      	orrs	r3, r2
 8008264:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008266:	2300      	movs	r3, #0
}
 8008268:	4618      	mov	r0, r3
 800826a:	3714      	adds	r7, #20
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008274:	b480      	push	{r7}
 8008276:	b085      	sub	sp, #20
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	68fa      	ldr	r2, [r7, #12]
 800828a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800828e:	f023 0303 	bic.w	r3, r3, #3
 8008292:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082a2:	f023 0302 	bic.w	r3, r3, #2
 80082a6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082a8:	2300      	movs	r3, #0
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr

080082b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b085      	sub	sp, #20
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082d0:	f023 0303 	bic.w	r3, r3, #3
 80082d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082e4:	f043 0302 	orr.w	r3, r3, #2
 80082e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082ea:	2300      	movs	r3, #0
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3714      	adds	r7, #20
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	695b      	ldr	r3, [r3, #20]
 8008304:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	699b      	ldr	r3, [r3, #24]
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	4013      	ands	r3, r2
 800830e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008310:	68fb      	ldr	r3, [r7, #12]
}
 8008312:	4618      	mov	r0, r3
 8008314:	3714      	adds	r7, #20
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr

0800831e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800831e:	b480      	push	{r7}
 8008320:	b085      	sub	sp, #20
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008330:	699b      	ldr	r3, [r3, #24]
 8008332:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800833a:	69db      	ldr	r3, [r3, #28]
 800833c:	68ba      	ldr	r2, [r7, #8]
 800833e:	4013      	ands	r3, r2
 8008340:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	0c1b      	lsrs	r3, r3, #16
}
 8008346:	4618      	mov	r0, r3
 8008348:	3714      	adds	r7, #20
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr

08008352 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008352:	b480      	push	{r7}
 8008354:	b085      	sub	sp, #20
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008364:	699b      	ldr	r3, [r3, #24]
 8008366:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800836e:	69db      	ldr	r3, [r3, #28]
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	4013      	ands	r3, r2
 8008374:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	b29b      	uxth	r3, r3
}
 800837a:	4618      	mov	r0, r3
 800837c:	3714      	adds	r7, #20
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr

08008386 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008386:	b480      	push	{r7}
 8008388:	b085      	sub	sp, #20
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
 800838e:	460b      	mov	r3, r1
 8008390:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008396:	78fb      	ldrb	r3, [r7, #3]
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	4413      	add	r3, r2
 800839e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083ac:	695b      	ldr	r3, [r3, #20]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	4013      	ands	r3, r2
 80083b2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80083b4:	68bb      	ldr	r3, [r7, #8]
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3714      	adds	r7, #20
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr

080083c2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80083c2:	b480      	push	{r7}
 80083c4:	b087      	sub	sp, #28
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
 80083ca:	460b      	mov	r3, r1
 80083cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083d8:	691b      	ldr	r3, [r3, #16]
 80083da:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083e4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80083e6:	78fb      	ldrb	r3, [r7, #3]
 80083e8:	f003 030f 	and.w	r3, r3, #15
 80083ec:	68fa      	ldr	r2, [r7, #12]
 80083ee:	fa22 f303 	lsr.w	r3, r2, r3
 80083f2:	01db      	lsls	r3, r3, #7
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	693a      	ldr	r2, [r7, #16]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80083fc:	78fb      	ldrb	r3, [r7, #3]
 80083fe:	015a      	lsls	r2, r3, #5
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	4413      	add	r3, r2
 8008404:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	693a      	ldr	r2, [r7, #16]
 800840c:	4013      	ands	r3, r2
 800840e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008410:	68bb      	ldr	r3, [r7, #8]
}
 8008412:	4618      	mov	r0, r3
 8008414:	371c      	adds	r7, #28
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr

0800841e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800841e:	b480      	push	{r7}
 8008420:	b083      	sub	sp, #12
 8008422:	af00      	add	r7, sp, #0
 8008424:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	695b      	ldr	r3, [r3, #20]
 800842a:	f003 0301 	and.w	r3, r3, #1
}
 800842e:	4618      	mov	r0, r3
 8008430:	370c      	adds	r7, #12
 8008432:	46bd      	mov	sp, r7
 8008434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008438:	4770      	bx	lr

0800843a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800843a:	b480      	push	{r7}
 800843c:	b085      	sub	sp, #20
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008454:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008458:	f023 0307 	bic.w	r3, r3, #7
 800845c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800846c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008470:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3714      	adds	r7, #20
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008480:	b480      	push	{r7}
 8008482:	b087      	sub	sp, #28
 8008484:	af00      	add	r7, sp, #0
 8008486:	60f8      	str	r0, [r7, #12]
 8008488:	460b      	mov	r3, r1
 800848a:	607a      	str	r2, [r7, #4]
 800848c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	333c      	adds	r3, #60	@ 0x3c
 8008496:	3304      	adds	r3, #4
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	4a26      	ldr	r2, [pc, #152]	@ (8008538 <USB_EP0_OutStart+0xb8>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d90a      	bls.n	80084ba <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084b4:	d101      	bne.n	80084ba <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80084b6:	2300      	movs	r3, #0
 80084b8:	e037      	b.n	800852a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084c0:	461a      	mov	r2, r3
 80084c2:	2300      	movs	r3, #0
 80084c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084cc:	691b      	ldr	r3, [r3, #16]
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	697a      	ldr	r2, [r7, #20]
 80084e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084e8:	f043 0318 	orr.w	r3, r3, #24
 80084ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	697a      	ldr	r2, [r7, #20]
 80084f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084fc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008500:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008502:	7afb      	ldrb	r3, [r7, #11]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d10f      	bne.n	8008528 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800850e:	461a      	mov	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	697a      	ldr	r2, [r7, #20]
 800851e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008522:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008526:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008528:	2300      	movs	r3, #0
}
 800852a:	4618      	mov	r0, r3
 800852c:	371c      	adds	r7, #28
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
 8008536:	bf00      	nop
 8008538:	4f54300a 	.word	0x4f54300a

0800853c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800853c:	b480      	push	{r7}
 800853e:	b085      	sub	sp, #20
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008544:	2300      	movs	r3, #0
 8008546:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	3301      	adds	r3, #1
 800854c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008554:	d901      	bls.n	800855a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008556:	2303      	movs	r3, #3
 8008558:	e022      	b.n	80085a0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	2b00      	cmp	r3, #0
 8008560:	daf2      	bge.n	8008548 <USB_CoreReset+0xc>

  count = 10U;
 8008562:	230a      	movs	r3, #10
 8008564:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008566:	e002      	b.n	800856e <USB_CoreReset+0x32>
  {
    count--;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	3b01      	subs	r3, #1
 800856c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d1f9      	bne.n	8008568 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	691b      	ldr	r3, [r3, #16]
 8008578:	f043 0201 	orr.w	r2, r3, #1
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	3301      	adds	r3, #1
 8008584:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800858c:	d901      	bls.n	8008592 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800858e:	2303      	movs	r3, #3
 8008590:	e006      	b.n	80085a0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	f003 0301 	and.w	r3, r3, #1
 800859a:	2b01      	cmp	r3, #1
 800859c:	d0f0      	beq.n	8008580 <USB_CoreReset+0x44>

  return HAL_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3714      	adds	r7, #20
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	460b      	mov	r3, r1
 80085b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80085b8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80085bc:	f002 fcbc 	bl	800af38 <USBD_static_malloc>
 80085c0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d109      	bne.n	80085dc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	32b0      	adds	r2, #176	@ 0xb0
 80085d2:	2100      	movs	r1, #0
 80085d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80085d8:	2302      	movs	r3, #2
 80085da:	e0d4      	b.n	8008786 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80085dc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80085e0:	2100      	movs	r1, #0
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f002 fe93 	bl	800b30e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	32b0      	adds	r2, #176	@ 0xb0
 80085f2:	68f9      	ldr	r1, [r7, #12]
 80085f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	32b0      	adds	r2, #176	@ 0xb0
 8008602:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	7c1b      	ldrb	r3, [r3, #16]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d138      	bne.n	8008686 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008614:	4b5e      	ldr	r3, [pc, #376]	@ (8008790 <USBD_CDC_Init+0x1e4>)
 8008616:	7819      	ldrb	r1, [r3, #0]
 8008618:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800861c:	2202      	movs	r2, #2
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f002 fb67 	bl	800acf2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008624:	4b5a      	ldr	r3, [pc, #360]	@ (8008790 <USBD_CDC_Init+0x1e4>)
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	f003 020f 	and.w	r2, r3, #15
 800862c:	6879      	ldr	r1, [r7, #4]
 800862e:	4613      	mov	r3, r2
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	4413      	add	r3, r2
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	440b      	add	r3, r1
 8008638:	3323      	adds	r3, #35	@ 0x23
 800863a:	2201      	movs	r2, #1
 800863c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800863e:	4b55      	ldr	r3, [pc, #340]	@ (8008794 <USBD_CDC_Init+0x1e8>)
 8008640:	7819      	ldrb	r1, [r3, #0]
 8008642:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008646:	2202      	movs	r2, #2
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f002 fb52 	bl	800acf2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800864e:	4b51      	ldr	r3, [pc, #324]	@ (8008794 <USBD_CDC_Init+0x1e8>)
 8008650:	781b      	ldrb	r3, [r3, #0]
 8008652:	f003 020f 	and.w	r2, r3, #15
 8008656:	6879      	ldr	r1, [r7, #4]
 8008658:	4613      	mov	r3, r2
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	4413      	add	r3, r2
 800865e:	009b      	lsls	r3, r3, #2
 8008660:	440b      	add	r3, r1
 8008662:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008666:	2201      	movs	r2, #1
 8008668:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800866a:	4b4b      	ldr	r3, [pc, #300]	@ (8008798 <USBD_CDC_Init+0x1ec>)
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	f003 020f 	and.w	r2, r3, #15
 8008672:	6879      	ldr	r1, [r7, #4]
 8008674:	4613      	mov	r3, r2
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	4413      	add	r3, r2
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	440b      	add	r3, r1
 800867e:	331c      	adds	r3, #28
 8008680:	2210      	movs	r2, #16
 8008682:	601a      	str	r2, [r3, #0]
 8008684:	e035      	b.n	80086f2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008686:	4b42      	ldr	r3, [pc, #264]	@ (8008790 <USBD_CDC_Init+0x1e4>)
 8008688:	7819      	ldrb	r1, [r3, #0]
 800868a:	2340      	movs	r3, #64	@ 0x40
 800868c:	2202      	movs	r2, #2
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f002 fb2f 	bl	800acf2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008694:	4b3e      	ldr	r3, [pc, #248]	@ (8008790 <USBD_CDC_Init+0x1e4>)
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	f003 020f 	and.w	r2, r3, #15
 800869c:	6879      	ldr	r1, [r7, #4]
 800869e:	4613      	mov	r3, r2
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	4413      	add	r3, r2
 80086a4:	009b      	lsls	r3, r3, #2
 80086a6:	440b      	add	r3, r1
 80086a8:	3323      	adds	r3, #35	@ 0x23
 80086aa:	2201      	movs	r2, #1
 80086ac:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80086ae:	4b39      	ldr	r3, [pc, #228]	@ (8008794 <USBD_CDC_Init+0x1e8>)
 80086b0:	7819      	ldrb	r1, [r3, #0]
 80086b2:	2340      	movs	r3, #64	@ 0x40
 80086b4:	2202      	movs	r2, #2
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f002 fb1b 	bl	800acf2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80086bc:	4b35      	ldr	r3, [pc, #212]	@ (8008794 <USBD_CDC_Init+0x1e8>)
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	f003 020f 	and.w	r2, r3, #15
 80086c4:	6879      	ldr	r1, [r7, #4]
 80086c6:	4613      	mov	r3, r2
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	4413      	add	r3, r2
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	440b      	add	r3, r1
 80086d0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80086d4:	2201      	movs	r2, #1
 80086d6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80086d8:	4b2f      	ldr	r3, [pc, #188]	@ (8008798 <USBD_CDC_Init+0x1ec>)
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	f003 020f 	and.w	r2, r3, #15
 80086e0:	6879      	ldr	r1, [r7, #4]
 80086e2:	4613      	mov	r3, r2
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	4413      	add	r3, r2
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	440b      	add	r3, r1
 80086ec:	331c      	adds	r3, #28
 80086ee:	2210      	movs	r2, #16
 80086f0:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80086f2:	4b29      	ldr	r3, [pc, #164]	@ (8008798 <USBD_CDC_Init+0x1ec>)
 80086f4:	7819      	ldrb	r1, [r3, #0]
 80086f6:	2308      	movs	r3, #8
 80086f8:	2203      	movs	r2, #3
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f002 faf9 	bl	800acf2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008700:	4b25      	ldr	r3, [pc, #148]	@ (8008798 <USBD_CDC_Init+0x1ec>)
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	f003 020f 	and.w	r2, r3, #15
 8008708:	6879      	ldr	r1, [r7, #4]
 800870a:	4613      	mov	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	4413      	add	r3, r2
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	440b      	add	r3, r1
 8008714:	3323      	adds	r3, #35	@ 0x23
 8008716:	2201      	movs	r2, #1
 8008718:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008728:	687a      	ldr	r2, [r7, #4]
 800872a:	33b0      	adds	r3, #176	@ 0xb0
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	4413      	add	r3, r2
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2200      	movs	r2, #0
 8008742:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800874c:	2b00      	cmp	r3, #0
 800874e:	d101      	bne.n	8008754 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008750:	2302      	movs	r3, #2
 8008752:	e018      	b.n	8008786 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	7c1b      	ldrb	r3, [r3, #16]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d10a      	bne.n	8008772 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800875c:	4b0d      	ldr	r3, [pc, #52]	@ (8008794 <USBD_CDC_Init+0x1e8>)
 800875e:	7819      	ldrb	r1, [r3, #0]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008766:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f002 fbb0 	bl	800aed0 <USBD_LL_PrepareReceive>
 8008770:	e008      	b.n	8008784 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008772:	4b08      	ldr	r3, [pc, #32]	@ (8008794 <USBD_CDC_Init+0x1e8>)
 8008774:	7819      	ldrb	r1, [r3, #0]
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800877c:	2340      	movs	r3, #64	@ 0x40
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f002 fba6 	bl	800aed0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008784:	2300      	movs	r3, #0
}
 8008786:	4618      	mov	r0, r3
 8008788:	3710      	adds	r7, #16
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop
 8008790:	20000097 	.word	0x20000097
 8008794:	20000098 	.word	0x20000098
 8008798:	20000099 	.word	0x20000099

0800879c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	460b      	mov	r3, r1
 80087a6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80087a8:	4b3a      	ldr	r3, [pc, #232]	@ (8008894 <USBD_CDC_DeInit+0xf8>)
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	4619      	mov	r1, r3
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f002 fac5 	bl	800ad3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80087b4:	4b37      	ldr	r3, [pc, #220]	@ (8008894 <USBD_CDC_DeInit+0xf8>)
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	f003 020f 	and.w	r2, r3, #15
 80087bc:	6879      	ldr	r1, [r7, #4]
 80087be:	4613      	mov	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	4413      	add	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	440b      	add	r3, r1
 80087c8:	3323      	adds	r3, #35	@ 0x23
 80087ca:	2200      	movs	r2, #0
 80087cc:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80087ce:	4b32      	ldr	r3, [pc, #200]	@ (8008898 <USBD_CDC_DeInit+0xfc>)
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	4619      	mov	r1, r3
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f002 fab2 	bl	800ad3e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80087da:	4b2f      	ldr	r3, [pc, #188]	@ (8008898 <USBD_CDC_DeInit+0xfc>)
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	f003 020f 	and.w	r2, r3, #15
 80087e2:	6879      	ldr	r1, [r7, #4]
 80087e4:	4613      	mov	r3, r2
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	4413      	add	r3, r2
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	440b      	add	r3, r1
 80087ee:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80087f2:	2200      	movs	r2, #0
 80087f4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80087f6:	4b29      	ldr	r3, [pc, #164]	@ (800889c <USBD_CDC_DeInit+0x100>)
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	4619      	mov	r1, r3
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f002 fa9e 	bl	800ad3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008802:	4b26      	ldr	r3, [pc, #152]	@ (800889c <USBD_CDC_DeInit+0x100>)
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	f003 020f 	and.w	r2, r3, #15
 800880a:	6879      	ldr	r1, [r7, #4]
 800880c:	4613      	mov	r3, r2
 800880e:	009b      	lsls	r3, r3, #2
 8008810:	4413      	add	r3, r2
 8008812:	009b      	lsls	r3, r3, #2
 8008814:	440b      	add	r3, r1
 8008816:	3323      	adds	r3, #35	@ 0x23
 8008818:	2200      	movs	r2, #0
 800881a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800881c:	4b1f      	ldr	r3, [pc, #124]	@ (800889c <USBD_CDC_DeInit+0x100>)
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	f003 020f 	and.w	r2, r3, #15
 8008824:	6879      	ldr	r1, [r7, #4]
 8008826:	4613      	mov	r3, r2
 8008828:	009b      	lsls	r3, r3, #2
 800882a:	4413      	add	r3, r2
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	440b      	add	r3, r1
 8008830:	331c      	adds	r3, #28
 8008832:	2200      	movs	r2, #0
 8008834:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	32b0      	adds	r2, #176	@ 0xb0
 8008840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d01f      	beq.n	8008888 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	33b0      	adds	r3, #176	@ 0xb0
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	4413      	add	r3, r2
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	32b0      	adds	r2, #176	@ 0xb0
 8008866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800886a:	4618      	mov	r0, r3
 800886c:	f002 fb72 	bl	800af54 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	32b0      	adds	r2, #176	@ 0xb0
 800887a:	2100      	movs	r1, #0
 800887c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	20000097 	.word	0x20000097
 8008898:	20000098 	.word	0x20000098
 800889c:	20000099 	.word	0x20000099

080088a0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b086      	sub	sp, #24
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	32b0      	adds	r2, #176	@ 0xb0
 80088b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088b8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80088ba:	2300      	movs	r3, #0
 80088bc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80088be:	2300      	movs	r3, #0
 80088c0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80088c2:	2300      	movs	r3, #0
 80088c4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d101      	bne.n	80088d0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80088cc:	2303      	movs	r3, #3
 80088ce:	e0bf      	b.n	8008a50 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d050      	beq.n	800897e <USBD_CDC_Setup+0xde>
 80088dc:	2b20      	cmp	r3, #32
 80088de:	f040 80af 	bne.w	8008a40 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	88db      	ldrh	r3, [r3, #6]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d03a      	beq.n	8008960 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	b25b      	sxtb	r3, r3
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	da1b      	bge.n	800892c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	33b0      	adds	r3, #176	@ 0xb0
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	4413      	add	r3, r2
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	683a      	ldr	r2, [r7, #0]
 8008908:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800890a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800890c:	683a      	ldr	r2, [r7, #0]
 800890e:	88d2      	ldrh	r2, [r2, #6]
 8008910:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	88db      	ldrh	r3, [r3, #6]
 8008916:	2b07      	cmp	r3, #7
 8008918:	bf28      	it	cs
 800891a:	2307      	movcs	r3, #7
 800891c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	89fa      	ldrh	r2, [r7, #14]
 8008922:	4619      	mov	r1, r3
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f001 fda9 	bl	800a47c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800892a:	e090      	b.n	8008a4e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	785a      	ldrb	r2, [r3, #1]
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	88db      	ldrh	r3, [r3, #6]
 800893a:	2b3f      	cmp	r3, #63	@ 0x3f
 800893c:	d803      	bhi.n	8008946 <USBD_CDC_Setup+0xa6>
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	88db      	ldrh	r3, [r3, #6]
 8008942:	b2da      	uxtb	r2, r3
 8008944:	e000      	b.n	8008948 <USBD_CDC_Setup+0xa8>
 8008946:	2240      	movs	r2, #64	@ 0x40
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800894e:	6939      	ldr	r1, [r7, #16]
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008956:	461a      	mov	r2, r3
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f001 fdbe 	bl	800a4da <USBD_CtlPrepareRx>
      break;
 800895e:	e076      	b.n	8008a4e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	33b0      	adds	r3, #176	@ 0xb0
 800896a:	009b      	lsls	r3, r3, #2
 800896c:	4413      	add	r3, r2
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	683a      	ldr	r2, [r7, #0]
 8008974:	7850      	ldrb	r0, [r2, #1]
 8008976:	2200      	movs	r2, #0
 8008978:	6839      	ldr	r1, [r7, #0]
 800897a:	4798      	blx	r3
      break;
 800897c:	e067      	b.n	8008a4e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	785b      	ldrb	r3, [r3, #1]
 8008982:	2b0b      	cmp	r3, #11
 8008984:	d851      	bhi.n	8008a2a <USBD_CDC_Setup+0x18a>
 8008986:	a201      	add	r2, pc, #4	@ (adr r2, 800898c <USBD_CDC_Setup+0xec>)
 8008988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898c:	080089bd 	.word	0x080089bd
 8008990:	08008a39 	.word	0x08008a39
 8008994:	08008a2b 	.word	0x08008a2b
 8008998:	08008a2b 	.word	0x08008a2b
 800899c:	08008a2b 	.word	0x08008a2b
 80089a0:	08008a2b 	.word	0x08008a2b
 80089a4:	08008a2b 	.word	0x08008a2b
 80089a8:	08008a2b 	.word	0x08008a2b
 80089ac:	08008a2b 	.word	0x08008a2b
 80089b0:	08008a2b 	.word	0x08008a2b
 80089b4:	080089e7 	.word	0x080089e7
 80089b8:	08008a11 	.word	0x08008a11
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	2b03      	cmp	r3, #3
 80089c6:	d107      	bne.n	80089d8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80089c8:	f107 030a 	add.w	r3, r7, #10
 80089cc:	2202      	movs	r2, #2
 80089ce:	4619      	mov	r1, r3
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f001 fd53 	bl	800a47c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80089d6:	e032      	b.n	8008a3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80089d8:	6839      	ldr	r1, [r7, #0]
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f001 fcd1 	bl	800a382 <USBD_CtlError>
            ret = USBD_FAIL;
 80089e0:	2303      	movs	r3, #3
 80089e2:	75fb      	strb	r3, [r7, #23]
          break;
 80089e4:	e02b      	b.n	8008a3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	2b03      	cmp	r3, #3
 80089f0:	d107      	bne.n	8008a02 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80089f2:	f107 030d 	add.w	r3, r7, #13
 80089f6:	2201      	movs	r2, #1
 80089f8:	4619      	mov	r1, r3
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f001 fd3e 	bl	800a47c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a00:	e01d      	b.n	8008a3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008a02:	6839      	ldr	r1, [r7, #0]
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f001 fcbc 	bl	800a382 <USBD_CtlError>
            ret = USBD_FAIL;
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	75fb      	strb	r3, [r7, #23]
          break;
 8008a0e:	e016      	b.n	8008a3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	2b03      	cmp	r3, #3
 8008a1a:	d00f      	beq.n	8008a3c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008a1c:	6839      	ldr	r1, [r7, #0]
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f001 fcaf 	bl	800a382 <USBD_CtlError>
            ret = USBD_FAIL;
 8008a24:	2303      	movs	r3, #3
 8008a26:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008a28:	e008      	b.n	8008a3c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008a2a:	6839      	ldr	r1, [r7, #0]
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f001 fca8 	bl	800a382 <USBD_CtlError>
          ret = USBD_FAIL;
 8008a32:	2303      	movs	r3, #3
 8008a34:	75fb      	strb	r3, [r7, #23]
          break;
 8008a36:	e002      	b.n	8008a3e <USBD_CDC_Setup+0x19e>
          break;
 8008a38:	bf00      	nop
 8008a3a:	e008      	b.n	8008a4e <USBD_CDC_Setup+0x1ae>
          break;
 8008a3c:	bf00      	nop
      }
      break;
 8008a3e:	e006      	b.n	8008a4e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008a40:	6839      	ldr	r1, [r7, #0]
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f001 fc9d 	bl	800a382 <USBD_CtlError>
      ret = USBD_FAIL;
 8008a48:	2303      	movs	r3, #3
 8008a4a:	75fb      	strb	r3, [r7, #23]
      break;
 8008a4c:	bf00      	nop
  }

  return (uint8_t)ret;
 8008a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3718      	adds	r7, #24
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	460b      	mov	r3, r1
 8008a62:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008a6a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	32b0      	adds	r2, #176	@ 0xb0
 8008a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d101      	bne.n	8008a82 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008a7e:	2303      	movs	r3, #3
 8008a80:	e065      	b.n	8008b4e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	32b0      	adds	r2, #176	@ 0xb0
 8008a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a90:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008a92:	78fb      	ldrb	r3, [r7, #3]
 8008a94:	f003 020f 	and.w	r2, r3, #15
 8008a98:	6879      	ldr	r1, [r7, #4]
 8008a9a:	4613      	mov	r3, r2
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	4413      	add	r3, r2
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	440b      	add	r3, r1
 8008aa4:	3314      	adds	r3, #20
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d02f      	beq.n	8008b0c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008aac:	78fb      	ldrb	r3, [r7, #3]
 8008aae:	f003 020f 	and.w	r2, r3, #15
 8008ab2:	6879      	ldr	r1, [r7, #4]
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	4413      	add	r3, r2
 8008aba:	009b      	lsls	r3, r3, #2
 8008abc:	440b      	add	r3, r1
 8008abe:	3314      	adds	r3, #20
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	78fb      	ldrb	r3, [r7, #3]
 8008ac4:	f003 010f 	and.w	r1, r3, #15
 8008ac8:	68f8      	ldr	r0, [r7, #12]
 8008aca:	460b      	mov	r3, r1
 8008acc:	00db      	lsls	r3, r3, #3
 8008ace:	440b      	add	r3, r1
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	4403      	add	r3, r0
 8008ad4:	331c      	adds	r3, #28
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	fbb2 f1f3 	udiv	r1, r2, r3
 8008adc:	fb01 f303 	mul.w	r3, r1, r3
 8008ae0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d112      	bne.n	8008b0c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008ae6:	78fb      	ldrb	r3, [r7, #3]
 8008ae8:	f003 020f 	and.w	r2, r3, #15
 8008aec:	6879      	ldr	r1, [r7, #4]
 8008aee:	4613      	mov	r3, r2
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	4413      	add	r3, r2
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	440b      	add	r3, r1
 8008af8:	3314      	adds	r3, #20
 8008afa:	2200      	movs	r2, #0
 8008afc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008afe:	78f9      	ldrb	r1, [r7, #3]
 8008b00:	2300      	movs	r3, #0
 8008b02:	2200      	movs	r2, #0
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f002 f9c2 	bl	800ae8e <USBD_LL_Transmit>
 8008b0a:	e01f      	b.n	8008b4c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b1a:	687a      	ldr	r2, [r7, #4]
 8008b1c:	33b0      	adds	r3, #176	@ 0xb0
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	4413      	add	r3, r2
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	691b      	ldr	r3, [r3, #16]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d010      	beq.n	8008b4c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b30:	687a      	ldr	r2, [r7, #4]
 8008b32:	33b0      	adds	r3, #176	@ 0xb0
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	4413      	add	r3, r2
 8008b38:	685b      	ldr	r3, [r3, #4]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	68ba      	ldr	r2, [r7, #8]
 8008b3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008b42:	68ba      	ldr	r2, [r7, #8]
 8008b44:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008b48:	78fa      	ldrb	r2, [r7, #3]
 8008b4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b084      	sub	sp, #16
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
 8008b5e:	460b      	mov	r3, r1
 8008b60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	32b0      	adds	r2, #176	@ 0xb0
 8008b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b70:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	32b0      	adds	r2, #176	@ 0xb0
 8008b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d101      	bne.n	8008b88 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008b84:	2303      	movs	r3, #3
 8008b86:	e01a      	b.n	8008bbe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008b88:	78fb      	ldrb	r3, [r7, #3]
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f002 f9c0 	bl	800af12 <USBD_LL_GetRxDataSize>
 8008b92:	4602      	mov	r2, r0
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	33b0      	adds	r3, #176	@ 0xb0
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	4413      	add	r3, r2
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008bb2:	68fa      	ldr	r2, [r7, #12]
 8008bb4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008bb8:	4611      	mov	r1, r2
 8008bba:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008bbc:	2300      	movs	r3, #0
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3710      	adds	r7, #16
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b084      	sub	sp, #16
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	32b0      	adds	r2, #176	@ 0xb0
 8008bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bdc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d101      	bne.n	8008be8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008be4:	2303      	movs	r3, #3
 8008be6:	e024      	b.n	8008c32 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	33b0      	adds	r3, #176	@ 0xb0
 8008bf2:	009b      	lsls	r3, r3, #2
 8008bf4:	4413      	add	r3, r2
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d019      	beq.n	8008c30 <USBD_CDC_EP0_RxReady+0x6a>
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008c02:	2bff      	cmp	r3, #255	@ 0xff
 8008c04:	d014      	beq.n	8008c30 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	33b0      	adds	r3, #176	@ 0xb0
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	4413      	add	r3, r2
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	68fa      	ldr	r2, [r7, #12]
 8008c1a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008c1e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008c20:	68fa      	ldr	r2, [r7, #12]
 8008c22:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008c26:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	22ff      	movs	r2, #255	@ 0xff
 8008c2c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
	...

08008c3c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b086      	sub	sp, #24
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008c44:	2182      	movs	r1, #130	@ 0x82
 8008c46:	4818      	ldr	r0, [pc, #96]	@ (8008ca8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008c48:	f000 fd62 	bl	8009710 <USBD_GetEpDesc>
 8008c4c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008c4e:	2101      	movs	r1, #1
 8008c50:	4815      	ldr	r0, [pc, #84]	@ (8008ca8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008c52:	f000 fd5d 	bl	8009710 <USBD_GetEpDesc>
 8008c56:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008c58:	2181      	movs	r1, #129	@ 0x81
 8008c5a:	4813      	ldr	r0, [pc, #76]	@ (8008ca8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008c5c:	f000 fd58 	bl	8009710 <USBD_GetEpDesc>
 8008c60:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d002      	beq.n	8008c6e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	2210      	movs	r2, #16
 8008c6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d006      	beq.n	8008c82 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	2200      	movs	r2, #0
 8008c78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c7c:	711a      	strb	r2, [r3, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d006      	beq.n	8008c96 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c90:	711a      	strb	r2, [r3, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2243      	movs	r2, #67	@ 0x43
 8008c9a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008c9c:	4b02      	ldr	r3, [pc, #8]	@ (8008ca8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3718      	adds	r7, #24
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}
 8008ca6:	bf00      	nop
 8008ca8:	20000054 	.word	0x20000054

08008cac <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b086      	sub	sp, #24
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008cb4:	2182      	movs	r1, #130	@ 0x82
 8008cb6:	4818      	ldr	r0, [pc, #96]	@ (8008d18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008cb8:	f000 fd2a 	bl	8009710 <USBD_GetEpDesc>
 8008cbc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008cbe:	2101      	movs	r1, #1
 8008cc0:	4815      	ldr	r0, [pc, #84]	@ (8008d18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008cc2:	f000 fd25 	bl	8009710 <USBD_GetEpDesc>
 8008cc6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008cc8:	2181      	movs	r1, #129	@ 0x81
 8008cca:	4813      	ldr	r0, [pc, #76]	@ (8008d18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008ccc:	f000 fd20 	bl	8009710 <USBD_GetEpDesc>
 8008cd0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d002      	beq.n	8008cde <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	2210      	movs	r2, #16
 8008cdc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d006      	beq.n	8008cf2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	711a      	strb	r2, [r3, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	f042 0202 	orr.w	r2, r2, #2
 8008cf0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d006      	beq.n	8008d06 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	711a      	strb	r2, [r3, #4]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	f042 0202 	orr.w	r2, r2, #2
 8008d04:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2243      	movs	r2, #67	@ 0x43
 8008d0a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008d0c:	4b02      	ldr	r3, [pc, #8]	@ (8008d18 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3718      	adds	r7, #24
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
 8008d16:	bf00      	nop
 8008d18:	20000054 	.word	0x20000054

08008d1c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b086      	sub	sp, #24
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d24:	2182      	movs	r1, #130	@ 0x82
 8008d26:	4818      	ldr	r0, [pc, #96]	@ (8008d88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008d28:	f000 fcf2 	bl	8009710 <USBD_GetEpDesc>
 8008d2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d2e:	2101      	movs	r1, #1
 8008d30:	4815      	ldr	r0, [pc, #84]	@ (8008d88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008d32:	f000 fced 	bl	8009710 <USBD_GetEpDesc>
 8008d36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d38:	2181      	movs	r1, #129	@ 0x81
 8008d3a:	4813      	ldr	r0, [pc, #76]	@ (8008d88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008d3c:	f000 fce8 	bl	8009710 <USBD_GetEpDesc>
 8008d40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d002      	beq.n	8008d4e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	2210      	movs	r2, #16
 8008d4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d006      	beq.n	8008d62 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d5c:	711a      	strb	r2, [r3, #4]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d006      	beq.n	8008d76 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d70:	711a      	strb	r2, [r3, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2243      	movs	r2, #67	@ 0x43
 8008d7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008d7c:	4b02      	ldr	r3, [pc, #8]	@ (8008d88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3718      	adds	r7, #24
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	20000054 	.word	0x20000054

08008d8c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	220a      	movs	r2, #10
 8008d98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008d9a:	4b03      	ldr	r3, [pc, #12]	@ (8008da8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	370c      	adds	r7, #12
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr
 8008da8:	20000010 	.word	0x20000010

08008dac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d101      	bne.n	8008dc0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008dbc:	2303      	movs	r3, #3
 8008dbe:	e009      	b.n	8008dd4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008dc6:	687a      	ldr	r2, [r7, #4]
 8008dc8:	33b0      	adds	r3, #176	@ 0xb0
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	4413      	add	r3, r2
 8008dce:	683a      	ldr	r2, [r7, #0]
 8008dd0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008dd2:	2300      	movs	r3, #0
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b087      	sub	sp, #28
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	32b0      	adds	r2, #176	@ 0xb0
 8008df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dfa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008e02:	2303      	movs	r3, #3
 8008e04:	e008      	b.n	8008e18 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	68ba      	ldr	r2, [r7, #8]
 8008e0a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008e16:	2300      	movs	r3, #0
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	371c      	adds	r7, #28
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	32b0      	adds	r2, #176	@ 0xb0
 8008e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d101      	bne.n	8008e48 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008e44:	2303      	movs	r3, #3
 8008e46:	e004      	b.n	8008e52 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	683a      	ldr	r2, [r7, #0]
 8008e4c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008e50:	2300      	movs	r3, #0
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3714      	adds	r7, #20
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr
	...

08008e60 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	32b0      	adds	r2, #176	@ 0xb0
 8008e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e76:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d101      	bne.n	8008e86 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008e82:	2303      	movs	r3, #3
 8008e84:	e025      	b.n	8008ed2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d11f      	bne.n	8008ed0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008e98:	4b10      	ldr	r3, [pc, #64]	@ (8008edc <USBD_CDC_TransmitPacket+0x7c>)
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	f003 020f 	and.w	r2, r3, #15
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	4613      	mov	r3, r2
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	4413      	add	r3, r2
 8008eae:	009b      	lsls	r3, r3, #2
 8008eb0:	4403      	add	r3, r0
 8008eb2:	3314      	adds	r3, #20
 8008eb4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008eb6:	4b09      	ldr	r3, [pc, #36]	@ (8008edc <USBD_CDC_TransmitPacket+0x7c>)
 8008eb8:	7819      	ldrb	r1, [r3, #0]
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f001 ffe1 	bl	800ae8e <USBD_LL_Transmit>

    ret = USBD_OK;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3710      	adds	r7, #16
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	20000097 	.word	0x20000097

08008ee0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	32b0      	adds	r2, #176	@ 0xb0
 8008ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ef6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	32b0      	adds	r2, #176	@ 0xb0
 8008f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d101      	bne.n	8008f0e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	e018      	b.n	8008f40 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	7c1b      	ldrb	r3, [r3, #16]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d10a      	bne.n	8008f2c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008f16:	4b0c      	ldr	r3, [pc, #48]	@ (8008f48 <USBD_CDC_ReceivePacket+0x68>)
 8008f18:	7819      	ldrb	r1, [r3, #0]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008f20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f001 ffd3 	bl	800aed0 <USBD_LL_PrepareReceive>
 8008f2a:	e008      	b.n	8008f3e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008f2c:	4b06      	ldr	r3, [pc, #24]	@ (8008f48 <USBD_CDC_ReceivePacket+0x68>)
 8008f2e:	7819      	ldrb	r1, [r3, #0]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008f36:	2340      	movs	r3, #64	@ 0x40
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f001 ffc9 	bl	800aed0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008f3e:	2300      	movs	r3, #0
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3710      	adds	r7, #16
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}
 8008f48:	20000098 	.word	0x20000098

08008f4c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b086      	sub	sp, #24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	4613      	mov	r3, r2
 8008f58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d101      	bne.n	8008f64 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008f60:	2303      	movs	r3, #3
 8008f62:	e01f      	b.n	8008fa4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2200      	movs	r2, #0
 8008f68:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d003      	beq.n	8008f8a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	68ba      	ldr	r2, [r7, #8]
 8008f86:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	79fa      	ldrb	r2, [r7, #7]
 8008f96:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008f98:	68f8      	ldr	r0, [r7, #12]
 8008f9a:	f001 fe43 	bl	800ac24 <USBD_LL_Init>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3718      	adds	r7, #24
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d101      	bne.n	8008fc4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	e025      	b.n	8009010 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	683a      	ldr	r2, [r7, #0]
 8008fc8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	32ae      	adds	r2, #174	@ 0xae
 8008fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00f      	beq.n	8009000 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	32ae      	adds	r2, #174	@ 0xae
 8008fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff0:	f107 020e 	add.w	r2, r7, #14
 8008ff4:	4610      	mov	r0, r2
 8008ff6:	4798      	blx	r3
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009006:	1c5a      	adds	r2, r3, #1
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3710      	adds	r7, #16
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f001 fe4b 	bl	800acbc <USBD_LL_Start>
 8009026:	4603      	mov	r3, r0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3708      	adds	r7, #8
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009030:	b480      	push	{r7}
 8009032:	b083      	sub	sp, #12
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009038:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800903a:	4618      	mov	r0, r3
 800903c:	370c      	adds	r7, #12
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr

08009046 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009046:	b580      	push	{r7, lr}
 8009048:	b084      	sub	sp, #16
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
 800904e:	460b      	mov	r3, r1
 8009050:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009052:	2300      	movs	r3, #0
 8009054:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800905c:	2b00      	cmp	r3, #0
 800905e:	d009      	beq.n	8009074 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	78fa      	ldrb	r2, [r7, #3]
 800906a:	4611      	mov	r1, r2
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	4798      	blx	r3
 8009070:	4603      	mov	r3, r0
 8009072:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009074:	7bfb      	ldrb	r3, [r7, #15]
}
 8009076:	4618      	mov	r0, r3
 8009078:	3710      	adds	r7, #16
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b084      	sub	sp, #16
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
 8009086:	460b      	mov	r3, r1
 8009088:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800908a:	2300      	movs	r3, #0
 800908c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	78fa      	ldrb	r2, [r7, #3]
 8009098:	4611      	mov	r1, r2
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	4798      	blx	r3
 800909e:	4603      	mov	r3, r0
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d001      	beq.n	80090a8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80090a4:	2303      	movs	r3, #3
 80090a6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80090a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3710      	adds	r7, #16
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}

080090b2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b084      	sub	sp, #16
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6078      	str	r0, [r7, #4]
 80090ba:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80090c2:	6839      	ldr	r1, [r7, #0]
 80090c4:	4618      	mov	r0, r3
 80090c6:	f001 f922 	bl	800a30e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2201      	movs	r2, #1
 80090ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80090d8:	461a      	mov	r2, r3
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80090e6:	f003 031f 	and.w	r3, r3, #31
 80090ea:	2b02      	cmp	r3, #2
 80090ec:	d01a      	beq.n	8009124 <USBD_LL_SetupStage+0x72>
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d822      	bhi.n	8009138 <USBD_LL_SetupStage+0x86>
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d002      	beq.n	80090fc <USBD_LL_SetupStage+0x4a>
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d00a      	beq.n	8009110 <USBD_LL_SetupStage+0x5e>
 80090fa:	e01d      	b.n	8009138 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009102:	4619      	mov	r1, r3
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 fb77 	bl	80097f8 <USBD_StdDevReq>
 800910a:	4603      	mov	r3, r0
 800910c:	73fb      	strb	r3, [r7, #15]
      break;
 800910e:	e020      	b.n	8009152 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009116:	4619      	mov	r1, r3
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fbdf 	bl	80098dc <USBD_StdItfReq>
 800911e:	4603      	mov	r3, r0
 8009120:	73fb      	strb	r3, [r7, #15]
      break;
 8009122:	e016      	b.n	8009152 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800912a:	4619      	mov	r1, r3
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 fc41 	bl	80099b4 <USBD_StdEPReq>
 8009132:	4603      	mov	r3, r0
 8009134:	73fb      	strb	r3, [r7, #15]
      break;
 8009136:	e00c      	b.n	8009152 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800913e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009142:	b2db      	uxtb	r3, r3
 8009144:	4619      	mov	r1, r3
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f001 fe18 	bl	800ad7c <USBD_LL_StallEP>
 800914c:	4603      	mov	r3, r0
 800914e:	73fb      	strb	r3, [r7, #15]
      break;
 8009150:	bf00      	nop
  }

  return ret;
 8009152:	7bfb      	ldrb	r3, [r7, #15]
}
 8009154:	4618      	mov	r0, r3
 8009156:	3710      	adds	r7, #16
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b086      	sub	sp, #24
 8009160:	af00      	add	r7, sp, #0
 8009162:	60f8      	str	r0, [r7, #12]
 8009164:	460b      	mov	r3, r1
 8009166:	607a      	str	r2, [r7, #4]
 8009168:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800916a:	2300      	movs	r3, #0
 800916c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800916e:	7afb      	ldrb	r3, [r7, #11]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d177      	bne.n	8009264 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800917a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009182:	2b03      	cmp	r3, #3
 8009184:	f040 80a1 	bne.w	80092ca <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	693a      	ldr	r2, [r7, #16]
 800918e:	8992      	ldrh	r2, [r2, #12]
 8009190:	4293      	cmp	r3, r2
 8009192:	d91c      	bls.n	80091ce <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	693a      	ldr	r2, [r7, #16]
 800919a:	8992      	ldrh	r2, [r2, #12]
 800919c:	1a9a      	subs	r2, r3, r2
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	693a      	ldr	r2, [r7, #16]
 80091a8:	8992      	ldrh	r2, [r2, #12]
 80091aa:	441a      	add	r2, r3
 80091ac:	693b      	ldr	r3, [r7, #16]
 80091ae:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	6919      	ldr	r1, [r3, #16]
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	899b      	ldrh	r3, [r3, #12]
 80091b8:	461a      	mov	r2, r3
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	4293      	cmp	r3, r2
 80091c0:	bf38      	it	cc
 80091c2:	4613      	movcc	r3, r2
 80091c4:	461a      	mov	r2, r3
 80091c6:	68f8      	ldr	r0, [r7, #12]
 80091c8:	f001 f9a8 	bl	800a51c <USBD_CtlContinueRx>
 80091cc:	e07d      	b.n	80092ca <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80091d4:	f003 031f 	and.w	r3, r3, #31
 80091d8:	2b02      	cmp	r3, #2
 80091da:	d014      	beq.n	8009206 <USBD_LL_DataOutStage+0xaa>
 80091dc:	2b02      	cmp	r3, #2
 80091de:	d81d      	bhi.n	800921c <USBD_LL_DataOutStage+0xc0>
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d002      	beq.n	80091ea <USBD_LL_DataOutStage+0x8e>
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d003      	beq.n	80091f0 <USBD_LL_DataOutStage+0x94>
 80091e8:	e018      	b.n	800921c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80091ea:	2300      	movs	r3, #0
 80091ec:	75bb      	strb	r3, [r7, #22]
            break;
 80091ee:	e018      	b.n	8009222 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	4619      	mov	r1, r3
 80091fa:	68f8      	ldr	r0, [r7, #12]
 80091fc:	f000 fa6e 	bl	80096dc <USBD_CoreFindIF>
 8009200:	4603      	mov	r3, r0
 8009202:	75bb      	strb	r3, [r7, #22]
            break;
 8009204:	e00d      	b.n	8009222 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800920c:	b2db      	uxtb	r3, r3
 800920e:	4619      	mov	r1, r3
 8009210:	68f8      	ldr	r0, [r7, #12]
 8009212:	f000 fa70 	bl	80096f6 <USBD_CoreFindEP>
 8009216:	4603      	mov	r3, r0
 8009218:	75bb      	strb	r3, [r7, #22]
            break;
 800921a:	e002      	b.n	8009222 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800921c:	2300      	movs	r3, #0
 800921e:	75bb      	strb	r3, [r7, #22]
            break;
 8009220:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009222:	7dbb      	ldrb	r3, [r7, #22]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d119      	bne.n	800925c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800922e:	b2db      	uxtb	r3, r3
 8009230:	2b03      	cmp	r3, #3
 8009232:	d113      	bne.n	800925c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009234:	7dba      	ldrb	r2, [r7, #22]
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	32ae      	adds	r2, #174	@ 0xae
 800923a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800923e:	691b      	ldr	r3, [r3, #16]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d00b      	beq.n	800925c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009244:	7dba      	ldrb	r2, [r7, #22]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800924c:	7dba      	ldrb	r2, [r7, #22]
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	32ae      	adds	r2, #174	@ 0xae
 8009252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009256:	691b      	ldr	r3, [r3, #16]
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800925c:	68f8      	ldr	r0, [r7, #12]
 800925e:	f001 f96e 	bl	800a53e <USBD_CtlSendStatus>
 8009262:	e032      	b.n	80092ca <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009264:	7afb      	ldrb	r3, [r7, #11]
 8009266:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800926a:	b2db      	uxtb	r3, r3
 800926c:	4619      	mov	r1, r3
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f000 fa41 	bl	80096f6 <USBD_CoreFindEP>
 8009274:	4603      	mov	r3, r0
 8009276:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009278:	7dbb      	ldrb	r3, [r7, #22]
 800927a:	2bff      	cmp	r3, #255	@ 0xff
 800927c:	d025      	beq.n	80092ca <USBD_LL_DataOutStage+0x16e>
 800927e:	7dbb      	ldrb	r3, [r7, #22]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d122      	bne.n	80092ca <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800928a:	b2db      	uxtb	r3, r3
 800928c:	2b03      	cmp	r3, #3
 800928e:	d117      	bne.n	80092c0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009290:	7dba      	ldrb	r2, [r7, #22]
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	32ae      	adds	r2, #174	@ 0xae
 8009296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800929a:	699b      	ldr	r3, [r3, #24]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d00f      	beq.n	80092c0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80092a0:	7dba      	ldrb	r2, [r7, #22]
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80092a8:	7dba      	ldrb	r2, [r7, #22]
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	32ae      	adds	r2, #174	@ 0xae
 80092ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092b2:	699b      	ldr	r3, [r3, #24]
 80092b4:	7afa      	ldrb	r2, [r7, #11]
 80092b6:	4611      	mov	r1, r2
 80092b8:	68f8      	ldr	r0, [r7, #12]
 80092ba:	4798      	blx	r3
 80092bc:	4603      	mov	r3, r0
 80092be:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80092c0:	7dfb      	ldrb	r3, [r7, #23]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d001      	beq.n	80092ca <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80092c6:	7dfb      	ldrb	r3, [r7, #23]
 80092c8:	e000      	b.n	80092cc <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80092ca:	2300      	movs	r3, #0
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	3718      	adds	r7, #24
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b086      	sub	sp, #24
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	460b      	mov	r3, r1
 80092de:	607a      	str	r2, [r7, #4]
 80092e0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80092e2:	7afb      	ldrb	r3, [r7, #11]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d178      	bne.n	80093da <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	3314      	adds	r3, #20
 80092ec:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d163      	bne.n	80093c0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	693a      	ldr	r2, [r7, #16]
 80092fe:	8992      	ldrh	r2, [r2, #12]
 8009300:	4293      	cmp	r3, r2
 8009302:	d91c      	bls.n	800933e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	693a      	ldr	r2, [r7, #16]
 800930a:	8992      	ldrh	r2, [r2, #12]
 800930c:	1a9a      	subs	r2, r3, r2
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	691b      	ldr	r3, [r3, #16]
 8009316:	693a      	ldr	r2, [r7, #16]
 8009318:	8992      	ldrh	r2, [r2, #12]
 800931a:	441a      	add	r2, r3
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	6919      	ldr	r1, [r3, #16]
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	461a      	mov	r2, r3
 800932a:	68f8      	ldr	r0, [r7, #12]
 800932c:	f001 f8c4 	bl	800a4b8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009330:	2300      	movs	r3, #0
 8009332:	2200      	movs	r2, #0
 8009334:	2100      	movs	r1, #0
 8009336:	68f8      	ldr	r0, [r7, #12]
 8009338:	f001 fdca 	bl	800aed0 <USBD_LL_PrepareReceive>
 800933c:	e040      	b.n	80093c0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	899b      	ldrh	r3, [r3, #12]
 8009342:	461a      	mov	r2, r3
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	429a      	cmp	r2, r3
 800934a:	d11c      	bne.n	8009386 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	693a      	ldr	r2, [r7, #16]
 8009352:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009354:	4293      	cmp	r3, r2
 8009356:	d316      	bcc.n	8009386 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009362:	429a      	cmp	r2, r3
 8009364:	d20f      	bcs.n	8009386 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009366:	2200      	movs	r2, #0
 8009368:	2100      	movs	r1, #0
 800936a:	68f8      	ldr	r0, [r7, #12]
 800936c:	f001 f8a4 	bl	800a4b8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009378:	2300      	movs	r3, #0
 800937a:	2200      	movs	r2, #0
 800937c:	2100      	movs	r1, #0
 800937e:	68f8      	ldr	r0, [r7, #12]
 8009380:	f001 fda6 	bl	800aed0 <USBD_LL_PrepareReceive>
 8009384:	e01c      	b.n	80093c0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800938c:	b2db      	uxtb	r3, r3
 800938e:	2b03      	cmp	r3, #3
 8009390:	d10f      	bne.n	80093b2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009398:	68db      	ldr	r3, [r3, #12]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d009      	beq.n	80093b2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2200      	movs	r2, #0
 80093a2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ac:	68db      	ldr	r3, [r3, #12]
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80093b2:	2180      	movs	r1, #128	@ 0x80
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f001 fce1 	bl	800ad7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f001 f8d2 	bl	800a564 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d03a      	beq.n	8009440 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	f7ff fe30 	bl	8009030 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2200      	movs	r2, #0
 80093d4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80093d8:	e032      	b.n	8009440 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80093da:	7afb      	ldrb	r3, [r7, #11]
 80093dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	4619      	mov	r1, r3
 80093e4:	68f8      	ldr	r0, [r7, #12]
 80093e6:	f000 f986 	bl	80096f6 <USBD_CoreFindEP>
 80093ea:	4603      	mov	r3, r0
 80093ec:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80093ee:	7dfb      	ldrb	r3, [r7, #23]
 80093f0:	2bff      	cmp	r3, #255	@ 0xff
 80093f2:	d025      	beq.n	8009440 <USBD_LL_DataInStage+0x16c>
 80093f4:	7dfb      	ldrb	r3, [r7, #23]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d122      	bne.n	8009440 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009400:	b2db      	uxtb	r3, r3
 8009402:	2b03      	cmp	r3, #3
 8009404:	d11c      	bne.n	8009440 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009406:	7dfa      	ldrb	r2, [r7, #23]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	32ae      	adds	r2, #174	@ 0xae
 800940c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d014      	beq.n	8009440 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8009416:	7dfa      	ldrb	r2, [r7, #23]
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800941e:	7dfa      	ldrb	r2, [r7, #23]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	32ae      	adds	r2, #174	@ 0xae
 8009424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009428:	695b      	ldr	r3, [r3, #20]
 800942a:	7afa      	ldrb	r2, [r7, #11]
 800942c:	4611      	mov	r1, r2
 800942e:	68f8      	ldr	r0, [r7, #12]
 8009430:	4798      	blx	r3
 8009432:	4603      	mov	r3, r0
 8009434:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009436:	7dbb      	ldrb	r3, [r7, #22]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d001      	beq.n	8009440 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800943c:	7dbb      	ldrb	r3, [r7, #22]
 800943e:	e000      	b.n	8009442 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009440:	2300      	movs	r3, #0
}
 8009442:	4618      	mov	r0, r3
 8009444:	3718      	adds	r7, #24
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}

0800944a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800944a:	b580      	push	{r7, lr}
 800944c:	b084      	sub	sp, #16
 800944e:	af00      	add	r7, sp, #0
 8009450:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009452:	2300      	movs	r3, #0
 8009454:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	2201      	movs	r2, #1
 800945a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2200      	movs	r2, #0
 8009478:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009482:	2b00      	cmp	r3, #0
 8009484:	d014      	beq.n	80094b0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800948c:	685b      	ldr	r3, [r3, #4]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00e      	beq.n	80094b0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	687a      	ldr	r2, [r7, #4]
 800949c:	6852      	ldr	r2, [r2, #4]
 800949e:	b2d2      	uxtb	r2, r2
 80094a0:	4611      	mov	r1, r2
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	4798      	blx	r3
 80094a6:	4603      	mov	r3, r0
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d001      	beq.n	80094b0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80094ac:	2303      	movs	r3, #3
 80094ae:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80094b0:	2340      	movs	r3, #64	@ 0x40
 80094b2:	2200      	movs	r2, #0
 80094b4:	2100      	movs	r1, #0
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f001 fc1b 	bl	800acf2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2201      	movs	r2, #1
 80094c0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2240      	movs	r2, #64	@ 0x40
 80094c8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80094cc:	2340      	movs	r3, #64	@ 0x40
 80094ce:	2200      	movs	r2, #0
 80094d0:	2180      	movs	r1, #128	@ 0x80
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f001 fc0d 	bl	800acf2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2240      	movs	r2, #64	@ 0x40
 80094e4:	841a      	strh	r2, [r3, #32]

  return ret;
 80094e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3710      	adds	r7, #16
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b083      	sub	sp, #12
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	460b      	mov	r3, r1
 80094fa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	78fa      	ldrb	r2, [r7, #3]
 8009500:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	370c      	adds	r7, #12
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr

08009510 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009510:	b480      	push	{r7}
 8009512:	b083      	sub	sp, #12
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800951e:	b2db      	uxtb	r3, r3
 8009520:	2b04      	cmp	r3, #4
 8009522:	d006      	beq.n	8009532 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800952a:	b2da      	uxtb	r2, r3
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2204      	movs	r2, #4
 8009536:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	370c      	adds	r7, #12
 8009540:	46bd      	mov	sp, r7
 8009542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009546:	4770      	bx	lr

08009548 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009556:	b2db      	uxtb	r3, r3
 8009558:	2b04      	cmp	r3, #4
 800955a:	d106      	bne.n	800956a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009562:	b2da      	uxtb	r2, r3
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800956a:	2300      	movs	r3, #0
}
 800956c:	4618      	mov	r0, r3
 800956e:	370c      	adds	r7, #12
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009586:	b2db      	uxtb	r3, r3
 8009588:	2b03      	cmp	r3, #3
 800958a:	d110      	bne.n	80095ae <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009592:	2b00      	cmp	r3, #0
 8009594:	d00b      	beq.n	80095ae <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800959c:	69db      	ldr	r3, [r3, #28]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d005      	beq.n	80095ae <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095a8:	69db      	ldr	r3, [r3, #28]
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80095ae:	2300      	movs	r3, #0
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3708      	adds	r7, #8
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b082      	sub	sp, #8
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	460b      	mov	r3, r1
 80095c2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	32ae      	adds	r2, #174	@ 0xae
 80095ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d101      	bne.n	80095da <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80095d6:	2303      	movs	r3, #3
 80095d8:	e01c      	b.n	8009614 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	2b03      	cmp	r3, #3
 80095e4:	d115      	bne.n	8009612 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	32ae      	adds	r2, #174	@ 0xae
 80095f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095f4:	6a1b      	ldr	r3, [r3, #32]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d00b      	beq.n	8009612 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	32ae      	adds	r2, #174	@ 0xae
 8009604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009608:	6a1b      	ldr	r3, [r3, #32]
 800960a:	78fa      	ldrb	r2, [r7, #3]
 800960c:	4611      	mov	r1, r2
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009612:	2300      	movs	r3, #0
}
 8009614:	4618      	mov	r0, r3
 8009616:	3708      	adds	r7, #8
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	460b      	mov	r3, r1
 8009626:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	32ae      	adds	r2, #174	@ 0xae
 8009632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d101      	bne.n	800963e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800963a:	2303      	movs	r3, #3
 800963c:	e01c      	b.n	8009678 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009644:	b2db      	uxtb	r3, r3
 8009646:	2b03      	cmp	r3, #3
 8009648:	d115      	bne.n	8009676 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	32ae      	adds	r2, #174	@ 0xae
 8009654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800965a:	2b00      	cmp	r3, #0
 800965c:	d00b      	beq.n	8009676 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	32ae      	adds	r2, #174	@ 0xae
 8009668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800966c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	4611      	mov	r1, r2
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009676:	2300      	movs	r3, #0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3708      	adds	r7, #8
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009680:	b480      	push	{r7}
 8009682:	b083      	sub	sp, #12
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009688:	2300      	movs	r3, #0
}
 800968a:	4618      	mov	r0, r3
 800968c:	370c      	adds	r7, #12
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr

08009696 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b084      	sub	sp, #16
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800969e:	2300      	movs	r3, #0
 80096a0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d00e      	beq.n	80096d2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	6852      	ldr	r2, [r2, #4]
 80096c0:	b2d2      	uxtb	r2, r2
 80096c2:	4611      	mov	r1, r2
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	4798      	blx	r3
 80096c8:	4603      	mov	r3, r0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d001      	beq.n	80096d2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80096ce:	2303      	movs	r3, #3
 80096d0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80096d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3710      	adds	r7, #16
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80096dc:	b480      	push	{r7}
 80096de:	b083      	sub	sp, #12
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	460b      	mov	r3, r1
 80096e6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80096e8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	370c      	adds	r7, #12
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr

080096f6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80096f6:	b480      	push	{r7}
 80096f8:	b083      	sub	sp, #12
 80096fa:	af00      	add	r7, sp, #0
 80096fc:	6078      	str	r0, [r7, #4]
 80096fe:	460b      	mov	r3, r1
 8009700:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009702:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009704:	4618      	mov	r0, r3
 8009706:	370c      	adds	r7, #12
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr

08009710 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b086      	sub	sp, #24
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	460b      	mov	r3, r1
 800971a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009724:	2300      	movs	r3, #0
 8009726:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	885b      	ldrh	r3, [r3, #2]
 800972c:	b29b      	uxth	r3, r3
 800972e:	68fa      	ldr	r2, [r7, #12]
 8009730:	7812      	ldrb	r2, [r2, #0]
 8009732:	4293      	cmp	r3, r2
 8009734:	d91f      	bls.n	8009776 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800973c:	e013      	b.n	8009766 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800973e:	f107 030a 	add.w	r3, r7, #10
 8009742:	4619      	mov	r1, r3
 8009744:	6978      	ldr	r0, [r7, #20]
 8009746:	f000 f81b 	bl	8009780 <USBD_GetNextDesc>
 800974a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	785b      	ldrb	r3, [r3, #1]
 8009750:	2b05      	cmp	r3, #5
 8009752:	d108      	bne.n	8009766 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	789b      	ldrb	r3, [r3, #2]
 800975c:	78fa      	ldrb	r2, [r7, #3]
 800975e:	429a      	cmp	r2, r3
 8009760:	d008      	beq.n	8009774 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009762:	2300      	movs	r3, #0
 8009764:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	885b      	ldrh	r3, [r3, #2]
 800976a:	b29a      	uxth	r2, r3
 800976c:	897b      	ldrh	r3, [r7, #10]
 800976e:	429a      	cmp	r2, r3
 8009770:	d8e5      	bhi.n	800973e <USBD_GetEpDesc+0x2e>
 8009772:	e000      	b.n	8009776 <USBD_GetEpDesc+0x66>
          break;
 8009774:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009776:	693b      	ldr	r3, [r7, #16]
}
 8009778:	4618      	mov	r0, r3
 800977a:	3718      	adds	r7, #24
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009780:	b480      	push	{r7}
 8009782:	b085      	sub	sp, #20
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	881b      	ldrh	r3, [r3, #0]
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	7812      	ldrb	r2, [r2, #0]
 8009796:	4413      	add	r3, r2
 8009798:	b29a      	uxth	r2, r3
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	781b      	ldrb	r3, [r3, #0]
 80097a2:	461a      	mov	r2, r3
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	4413      	add	r3, r2
 80097a8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80097aa:	68fb      	ldr	r3, [r7, #12]
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3714      	adds	r7, #20
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr

080097b8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b087      	sub	sp, #28
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	781b      	ldrb	r3, [r3, #0]
 80097c8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	3301      	adds	r3, #1
 80097ce:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80097d6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80097da:	021b      	lsls	r3, r3, #8
 80097dc:	b21a      	sxth	r2, r3
 80097de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80097e2:	4313      	orrs	r3, r2
 80097e4:	b21b      	sxth	r3, r3
 80097e6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80097e8:	89fb      	ldrh	r3, [r7, #14]
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	371c      	adds	r7, #28
 80097ee:	46bd      	mov	sp, r7
 80097f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f4:	4770      	bx	lr
	...

080097f8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009802:	2300      	movs	r3, #0
 8009804:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800980e:	2b40      	cmp	r3, #64	@ 0x40
 8009810:	d005      	beq.n	800981e <USBD_StdDevReq+0x26>
 8009812:	2b40      	cmp	r3, #64	@ 0x40
 8009814:	d857      	bhi.n	80098c6 <USBD_StdDevReq+0xce>
 8009816:	2b00      	cmp	r3, #0
 8009818:	d00f      	beq.n	800983a <USBD_StdDevReq+0x42>
 800981a:	2b20      	cmp	r3, #32
 800981c:	d153      	bne.n	80098c6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	32ae      	adds	r2, #174	@ 0xae
 8009828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	6839      	ldr	r1, [r7, #0]
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	4798      	blx	r3
 8009834:	4603      	mov	r3, r0
 8009836:	73fb      	strb	r3, [r7, #15]
      break;
 8009838:	e04a      	b.n	80098d0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	785b      	ldrb	r3, [r3, #1]
 800983e:	2b09      	cmp	r3, #9
 8009840:	d83b      	bhi.n	80098ba <USBD_StdDevReq+0xc2>
 8009842:	a201      	add	r2, pc, #4	@ (adr r2, 8009848 <USBD_StdDevReq+0x50>)
 8009844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009848:	0800989d 	.word	0x0800989d
 800984c:	080098b1 	.word	0x080098b1
 8009850:	080098bb 	.word	0x080098bb
 8009854:	080098a7 	.word	0x080098a7
 8009858:	080098bb 	.word	0x080098bb
 800985c:	0800987b 	.word	0x0800987b
 8009860:	08009871 	.word	0x08009871
 8009864:	080098bb 	.word	0x080098bb
 8009868:	08009893 	.word	0x08009893
 800986c:	08009885 	.word	0x08009885
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009870:	6839      	ldr	r1, [r7, #0]
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f000 fa3e 	bl	8009cf4 <USBD_GetDescriptor>
          break;
 8009878:	e024      	b.n	80098c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800987a:	6839      	ldr	r1, [r7, #0]
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 fba3 	bl	8009fc8 <USBD_SetAddress>
          break;
 8009882:	e01f      	b.n	80098c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009884:	6839      	ldr	r1, [r7, #0]
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f000 fbe2 	bl	800a050 <USBD_SetConfig>
 800988c:	4603      	mov	r3, r0
 800988e:	73fb      	strb	r3, [r7, #15]
          break;
 8009890:	e018      	b.n	80098c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009892:	6839      	ldr	r1, [r7, #0]
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 fc85 	bl	800a1a4 <USBD_GetConfig>
          break;
 800989a:	e013      	b.n	80098c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800989c:	6839      	ldr	r1, [r7, #0]
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 fcb6 	bl	800a210 <USBD_GetStatus>
          break;
 80098a4:	e00e      	b.n	80098c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80098a6:	6839      	ldr	r1, [r7, #0]
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f000 fce5 	bl	800a278 <USBD_SetFeature>
          break;
 80098ae:	e009      	b.n	80098c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80098b0:	6839      	ldr	r1, [r7, #0]
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 fd09 	bl	800a2ca <USBD_ClrFeature>
          break;
 80098b8:	e004      	b.n	80098c4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80098ba:	6839      	ldr	r1, [r7, #0]
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f000 fd60 	bl	800a382 <USBD_CtlError>
          break;
 80098c2:	bf00      	nop
      }
      break;
 80098c4:	e004      	b.n	80098d0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80098c6:	6839      	ldr	r1, [r7, #0]
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 fd5a 	bl	800a382 <USBD_CtlError>
      break;
 80098ce:	bf00      	nop
  }

  return ret;
 80098d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
 80098da:	bf00      	nop

080098dc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80098e6:	2300      	movs	r3, #0
 80098e8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	781b      	ldrb	r3, [r3, #0]
 80098ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80098f2:	2b40      	cmp	r3, #64	@ 0x40
 80098f4:	d005      	beq.n	8009902 <USBD_StdItfReq+0x26>
 80098f6:	2b40      	cmp	r3, #64	@ 0x40
 80098f8:	d852      	bhi.n	80099a0 <USBD_StdItfReq+0xc4>
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d001      	beq.n	8009902 <USBD_StdItfReq+0x26>
 80098fe:	2b20      	cmp	r3, #32
 8009900:	d14e      	bne.n	80099a0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009908:	b2db      	uxtb	r3, r3
 800990a:	3b01      	subs	r3, #1
 800990c:	2b02      	cmp	r3, #2
 800990e:	d840      	bhi.n	8009992 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	889b      	ldrh	r3, [r3, #4]
 8009914:	b2db      	uxtb	r3, r3
 8009916:	2b01      	cmp	r3, #1
 8009918:	d836      	bhi.n	8009988 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	889b      	ldrh	r3, [r3, #4]
 800991e:	b2db      	uxtb	r3, r3
 8009920:	4619      	mov	r1, r3
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f7ff feda 	bl	80096dc <USBD_CoreFindIF>
 8009928:	4603      	mov	r3, r0
 800992a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800992c:	7bbb      	ldrb	r3, [r7, #14]
 800992e:	2bff      	cmp	r3, #255	@ 0xff
 8009930:	d01d      	beq.n	800996e <USBD_StdItfReq+0x92>
 8009932:	7bbb      	ldrb	r3, [r7, #14]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d11a      	bne.n	800996e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009938:	7bba      	ldrb	r2, [r7, #14]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	32ae      	adds	r2, #174	@ 0xae
 800993e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00f      	beq.n	8009968 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009948:	7bba      	ldrb	r2, [r7, #14]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009950:	7bba      	ldrb	r2, [r7, #14]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	32ae      	adds	r2, #174	@ 0xae
 8009956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	6839      	ldr	r1, [r7, #0]
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	4798      	blx	r3
 8009962:	4603      	mov	r3, r0
 8009964:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009966:	e004      	b.n	8009972 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009968:	2303      	movs	r3, #3
 800996a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800996c:	e001      	b.n	8009972 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800996e:	2303      	movs	r3, #3
 8009970:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	88db      	ldrh	r3, [r3, #6]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d110      	bne.n	800999c <USBD_StdItfReq+0xc0>
 800997a:	7bfb      	ldrb	r3, [r7, #15]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d10d      	bne.n	800999c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 fddc 	bl	800a53e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009986:	e009      	b.n	800999c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009988:	6839      	ldr	r1, [r7, #0]
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f000 fcf9 	bl	800a382 <USBD_CtlError>
          break;
 8009990:	e004      	b.n	800999c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009992:	6839      	ldr	r1, [r7, #0]
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f000 fcf4 	bl	800a382 <USBD_CtlError>
          break;
 800999a:	e000      	b.n	800999e <USBD_StdItfReq+0xc2>
          break;
 800999c:	bf00      	nop
      }
      break;
 800999e:	e004      	b.n	80099aa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80099a0:	6839      	ldr	r1, [r7, #0]
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f000 fced 	bl	800a382 <USBD_CtlError>
      break;
 80099a8:	bf00      	nop
  }

  return ret;
 80099aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3710      	adds	r7, #16
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b084      	sub	sp, #16
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80099be:	2300      	movs	r3, #0
 80099c0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	889b      	ldrh	r3, [r3, #4]
 80099c6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80099d0:	2b40      	cmp	r3, #64	@ 0x40
 80099d2:	d007      	beq.n	80099e4 <USBD_StdEPReq+0x30>
 80099d4:	2b40      	cmp	r3, #64	@ 0x40
 80099d6:	f200 8181 	bhi.w	8009cdc <USBD_StdEPReq+0x328>
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d02a      	beq.n	8009a34 <USBD_StdEPReq+0x80>
 80099de:	2b20      	cmp	r3, #32
 80099e0:	f040 817c 	bne.w	8009cdc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80099e4:	7bbb      	ldrb	r3, [r7, #14]
 80099e6:	4619      	mov	r1, r3
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f7ff fe84 	bl	80096f6 <USBD_CoreFindEP>
 80099ee:	4603      	mov	r3, r0
 80099f0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099f2:	7b7b      	ldrb	r3, [r7, #13]
 80099f4:	2bff      	cmp	r3, #255	@ 0xff
 80099f6:	f000 8176 	beq.w	8009ce6 <USBD_StdEPReq+0x332>
 80099fa:	7b7b      	ldrb	r3, [r7, #13]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	f040 8172 	bne.w	8009ce6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009a02:	7b7a      	ldrb	r2, [r7, #13]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009a0a:	7b7a      	ldrb	r2, [r7, #13]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	32ae      	adds	r2, #174	@ 0xae
 8009a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a14:	689b      	ldr	r3, [r3, #8]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f000 8165 	beq.w	8009ce6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009a1c:	7b7a      	ldrb	r2, [r7, #13]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	32ae      	adds	r2, #174	@ 0xae
 8009a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	6839      	ldr	r1, [r7, #0]
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	4798      	blx	r3
 8009a2e:	4603      	mov	r3, r0
 8009a30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009a32:	e158      	b.n	8009ce6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	785b      	ldrb	r3, [r3, #1]
 8009a38:	2b03      	cmp	r3, #3
 8009a3a:	d008      	beq.n	8009a4e <USBD_StdEPReq+0x9a>
 8009a3c:	2b03      	cmp	r3, #3
 8009a3e:	f300 8147 	bgt.w	8009cd0 <USBD_StdEPReq+0x31c>
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f000 809b 	beq.w	8009b7e <USBD_StdEPReq+0x1ca>
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d03c      	beq.n	8009ac6 <USBD_StdEPReq+0x112>
 8009a4c:	e140      	b.n	8009cd0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d002      	beq.n	8009a60 <USBD_StdEPReq+0xac>
 8009a5a:	2b03      	cmp	r3, #3
 8009a5c:	d016      	beq.n	8009a8c <USBD_StdEPReq+0xd8>
 8009a5e:	e02c      	b.n	8009aba <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a60:	7bbb      	ldrb	r3, [r7, #14]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d00d      	beq.n	8009a82 <USBD_StdEPReq+0xce>
 8009a66:	7bbb      	ldrb	r3, [r7, #14]
 8009a68:	2b80      	cmp	r3, #128	@ 0x80
 8009a6a:	d00a      	beq.n	8009a82 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009a6c:	7bbb      	ldrb	r3, [r7, #14]
 8009a6e:	4619      	mov	r1, r3
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f001 f983 	bl	800ad7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009a76:	2180      	movs	r1, #128	@ 0x80
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f001 f97f 	bl	800ad7c <USBD_LL_StallEP>
 8009a7e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009a80:	e020      	b.n	8009ac4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009a82:	6839      	ldr	r1, [r7, #0]
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 fc7c 	bl	800a382 <USBD_CtlError>
              break;
 8009a8a:	e01b      	b.n	8009ac4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	885b      	ldrh	r3, [r3, #2]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d10e      	bne.n	8009ab2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009a94:	7bbb      	ldrb	r3, [r7, #14]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00b      	beq.n	8009ab2 <USBD_StdEPReq+0xfe>
 8009a9a:	7bbb      	ldrb	r3, [r7, #14]
 8009a9c:	2b80      	cmp	r3, #128	@ 0x80
 8009a9e:	d008      	beq.n	8009ab2 <USBD_StdEPReq+0xfe>
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	88db      	ldrh	r3, [r3, #6]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d104      	bne.n	8009ab2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009aa8:	7bbb      	ldrb	r3, [r7, #14]
 8009aaa:	4619      	mov	r1, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f001 f965 	bl	800ad7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 fd43 	bl	800a53e <USBD_CtlSendStatus>

              break;
 8009ab8:	e004      	b.n	8009ac4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009aba:	6839      	ldr	r1, [r7, #0]
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fc60 	bl	800a382 <USBD_CtlError>
              break;
 8009ac2:	bf00      	nop
          }
          break;
 8009ac4:	e109      	b.n	8009cda <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	2b02      	cmp	r3, #2
 8009ad0:	d002      	beq.n	8009ad8 <USBD_StdEPReq+0x124>
 8009ad2:	2b03      	cmp	r3, #3
 8009ad4:	d016      	beq.n	8009b04 <USBD_StdEPReq+0x150>
 8009ad6:	e04b      	b.n	8009b70 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ad8:	7bbb      	ldrb	r3, [r7, #14]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d00d      	beq.n	8009afa <USBD_StdEPReq+0x146>
 8009ade:	7bbb      	ldrb	r3, [r7, #14]
 8009ae0:	2b80      	cmp	r3, #128	@ 0x80
 8009ae2:	d00a      	beq.n	8009afa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009ae4:	7bbb      	ldrb	r3, [r7, #14]
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f001 f947 	bl	800ad7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009aee:	2180      	movs	r1, #128	@ 0x80
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f001 f943 	bl	800ad7c <USBD_LL_StallEP>
 8009af6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009af8:	e040      	b.n	8009b7c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009afa:	6839      	ldr	r1, [r7, #0]
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f000 fc40 	bl	800a382 <USBD_CtlError>
              break;
 8009b02:	e03b      	b.n	8009b7c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	885b      	ldrh	r3, [r3, #2]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d136      	bne.n	8009b7a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009b0c:	7bbb      	ldrb	r3, [r7, #14]
 8009b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d004      	beq.n	8009b20 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009b16:	7bbb      	ldrb	r3, [r7, #14]
 8009b18:	4619      	mov	r1, r3
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f001 f94d 	bl	800adba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 fd0c 	bl	800a53e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009b26:	7bbb      	ldrb	r3, [r7, #14]
 8009b28:	4619      	mov	r1, r3
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f7ff fde3 	bl	80096f6 <USBD_CoreFindEP>
 8009b30:	4603      	mov	r3, r0
 8009b32:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b34:	7b7b      	ldrb	r3, [r7, #13]
 8009b36:	2bff      	cmp	r3, #255	@ 0xff
 8009b38:	d01f      	beq.n	8009b7a <USBD_StdEPReq+0x1c6>
 8009b3a:	7b7b      	ldrb	r3, [r7, #13]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d11c      	bne.n	8009b7a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009b40:	7b7a      	ldrb	r2, [r7, #13]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009b48:	7b7a      	ldrb	r2, [r7, #13]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	32ae      	adds	r2, #174	@ 0xae
 8009b4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b52:	689b      	ldr	r3, [r3, #8]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d010      	beq.n	8009b7a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009b58:	7b7a      	ldrb	r2, [r7, #13]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	32ae      	adds	r2, #174	@ 0xae
 8009b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	6839      	ldr	r1, [r7, #0]
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	4798      	blx	r3
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009b6e:	e004      	b.n	8009b7a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009b70:	6839      	ldr	r1, [r7, #0]
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 fc05 	bl	800a382 <USBD_CtlError>
              break;
 8009b78:	e000      	b.n	8009b7c <USBD_StdEPReq+0x1c8>
              break;
 8009b7a:	bf00      	nop
          }
          break;
 8009b7c:	e0ad      	b.n	8009cda <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b84:	b2db      	uxtb	r3, r3
 8009b86:	2b02      	cmp	r3, #2
 8009b88:	d002      	beq.n	8009b90 <USBD_StdEPReq+0x1dc>
 8009b8a:	2b03      	cmp	r3, #3
 8009b8c:	d033      	beq.n	8009bf6 <USBD_StdEPReq+0x242>
 8009b8e:	e099      	b.n	8009cc4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b90:	7bbb      	ldrb	r3, [r7, #14]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d007      	beq.n	8009ba6 <USBD_StdEPReq+0x1f2>
 8009b96:	7bbb      	ldrb	r3, [r7, #14]
 8009b98:	2b80      	cmp	r3, #128	@ 0x80
 8009b9a:	d004      	beq.n	8009ba6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009b9c:	6839      	ldr	r1, [r7, #0]
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f000 fbef 	bl	800a382 <USBD_CtlError>
                break;
 8009ba4:	e093      	b.n	8009cce <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ba6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	da0b      	bge.n	8009bc6 <USBD_StdEPReq+0x212>
 8009bae:	7bbb      	ldrb	r3, [r7, #14]
 8009bb0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	4413      	add	r3, r2
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	3310      	adds	r3, #16
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	3304      	adds	r3, #4
 8009bc4:	e00b      	b.n	8009bde <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009bc6:	7bbb      	ldrb	r3, [r7, #14]
 8009bc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009bcc:	4613      	mov	r3, r2
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	4413      	add	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009bd8:	687a      	ldr	r2, [r7, #4]
 8009bda:	4413      	add	r3, r2
 8009bdc:	3304      	adds	r3, #4
 8009bde:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	2200      	movs	r2, #0
 8009be4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	330e      	adds	r3, #14
 8009bea:	2202      	movs	r2, #2
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 fc44 	bl	800a47c <USBD_CtlSendData>
              break;
 8009bf4:	e06b      	b.n	8009cce <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009bf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	da11      	bge.n	8009c22 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009bfe:	7bbb      	ldrb	r3, [r7, #14]
 8009c00:	f003 020f 	and.w	r2, r3, #15
 8009c04:	6879      	ldr	r1, [r7, #4]
 8009c06:	4613      	mov	r3, r2
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	4413      	add	r3, r2
 8009c0c:	009b      	lsls	r3, r3, #2
 8009c0e:	440b      	add	r3, r1
 8009c10:	3323      	adds	r3, #35	@ 0x23
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d117      	bne.n	8009c48 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009c18:	6839      	ldr	r1, [r7, #0]
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 fbb1 	bl	800a382 <USBD_CtlError>
                  break;
 8009c20:	e055      	b.n	8009cce <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009c22:	7bbb      	ldrb	r3, [r7, #14]
 8009c24:	f003 020f 	and.w	r2, r3, #15
 8009c28:	6879      	ldr	r1, [r7, #4]
 8009c2a:	4613      	mov	r3, r2
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	4413      	add	r3, r2
 8009c30:	009b      	lsls	r3, r3, #2
 8009c32:	440b      	add	r3, r1
 8009c34:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009c38:	781b      	ldrb	r3, [r3, #0]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d104      	bne.n	8009c48 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009c3e:	6839      	ldr	r1, [r7, #0]
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 fb9e 	bl	800a382 <USBD_CtlError>
                  break;
 8009c46:	e042      	b.n	8009cce <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	da0b      	bge.n	8009c68 <USBD_StdEPReq+0x2b4>
 8009c50:	7bbb      	ldrb	r3, [r7, #14]
 8009c52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009c56:	4613      	mov	r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	4413      	add	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	3310      	adds	r3, #16
 8009c60:	687a      	ldr	r2, [r7, #4]
 8009c62:	4413      	add	r3, r2
 8009c64:	3304      	adds	r3, #4
 8009c66:	e00b      	b.n	8009c80 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009c68:	7bbb      	ldrb	r3, [r7, #14]
 8009c6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c6e:	4613      	mov	r3, r2
 8009c70:	009b      	lsls	r3, r3, #2
 8009c72:	4413      	add	r3, r2
 8009c74:	009b      	lsls	r3, r3, #2
 8009c76:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009c7a:	687a      	ldr	r2, [r7, #4]
 8009c7c:	4413      	add	r3, r2
 8009c7e:	3304      	adds	r3, #4
 8009c80:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009c82:	7bbb      	ldrb	r3, [r7, #14]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d002      	beq.n	8009c8e <USBD_StdEPReq+0x2da>
 8009c88:	7bbb      	ldrb	r3, [r7, #14]
 8009c8a:	2b80      	cmp	r3, #128	@ 0x80
 8009c8c:	d103      	bne.n	8009c96 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	2200      	movs	r2, #0
 8009c92:	739a      	strb	r2, [r3, #14]
 8009c94:	e00e      	b.n	8009cb4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009c96:	7bbb      	ldrb	r3, [r7, #14]
 8009c98:	4619      	mov	r1, r3
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f001 f8ac 	bl	800adf8 <USBD_LL_IsStallEP>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d003      	beq.n	8009cae <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	2201      	movs	r2, #1
 8009caa:	739a      	strb	r2, [r3, #14]
 8009cac:	e002      	b.n	8009cb4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	330e      	adds	r3, #14
 8009cb8:	2202      	movs	r2, #2
 8009cba:	4619      	mov	r1, r3
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 fbdd 	bl	800a47c <USBD_CtlSendData>
              break;
 8009cc2:	e004      	b.n	8009cce <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009cc4:	6839      	ldr	r1, [r7, #0]
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 fb5b 	bl	800a382 <USBD_CtlError>
              break;
 8009ccc:	bf00      	nop
          }
          break;
 8009cce:	e004      	b.n	8009cda <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009cd0:	6839      	ldr	r1, [r7, #0]
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fb55 	bl	800a382 <USBD_CtlError>
          break;
 8009cd8:	bf00      	nop
      }
      break;
 8009cda:	e005      	b.n	8009ce8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009cdc:	6839      	ldr	r1, [r7, #0]
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fb4f 	bl	800a382 <USBD_CtlError>
      break;
 8009ce4:	e000      	b.n	8009ce8 <USBD_StdEPReq+0x334>
      break;
 8009ce6:	bf00      	nop
  }

  return ret;
 8009ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3710      	adds	r7, #16
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
	...

08009cf4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b084      	sub	sp, #16
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009d02:	2300      	movs	r3, #0
 8009d04:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009d06:	2300      	movs	r3, #0
 8009d08:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	885b      	ldrh	r3, [r3, #2]
 8009d0e:	0a1b      	lsrs	r3, r3, #8
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	3b01      	subs	r3, #1
 8009d14:	2b06      	cmp	r3, #6
 8009d16:	f200 8128 	bhi.w	8009f6a <USBD_GetDescriptor+0x276>
 8009d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d20 <USBD_GetDescriptor+0x2c>)
 8009d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d20:	08009d3d 	.word	0x08009d3d
 8009d24:	08009d55 	.word	0x08009d55
 8009d28:	08009d95 	.word	0x08009d95
 8009d2c:	08009f6b 	.word	0x08009f6b
 8009d30:	08009f6b 	.word	0x08009f6b
 8009d34:	08009f0b 	.word	0x08009f0b
 8009d38:	08009f37 	.word	0x08009f37
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	7c12      	ldrb	r2, [r2, #16]
 8009d48:	f107 0108 	add.w	r1, r7, #8
 8009d4c:	4610      	mov	r0, r2
 8009d4e:	4798      	blx	r3
 8009d50:	60f8      	str	r0, [r7, #12]
      break;
 8009d52:	e112      	b.n	8009f7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	7c1b      	ldrb	r3, [r3, #16]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d10d      	bne.n	8009d78 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d64:	f107 0208 	add.w	r2, r7, #8
 8009d68:	4610      	mov	r0, r2
 8009d6a:	4798      	blx	r3
 8009d6c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	3301      	adds	r3, #1
 8009d72:	2202      	movs	r2, #2
 8009d74:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009d76:	e100      	b.n	8009f7a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d80:	f107 0208 	add.w	r2, r7, #8
 8009d84:	4610      	mov	r0, r2
 8009d86:	4798      	blx	r3
 8009d88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	2202      	movs	r2, #2
 8009d90:	701a      	strb	r2, [r3, #0]
      break;
 8009d92:	e0f2      	b.n	8009f7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	885b      	ldrh	r3, [r3, #2]
 8009d98:	b2db      	uxtb	r3, r3
 8009d9a:	2b05      	cmp	r3, #5
 8009d9c:	f200 80ac 	bhi.w	8009ef8 <USBD_GetDescriptor+0x204>
 8009da0:	a201      	add	r2, pc, #4	@ (adr r2, 8009da8 <USBD_GetDescriptor+0xb4>)
 8009da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009da6:	bf00      	nop
 8009da8:	08009dc1 	.word	0x08009dc1
 8009dac:	08009df5 	.word	0x08009df5
 8009db0:	08009e29 	.word	0x08009e29
 8009db4:	08009e5d 	.word	0x08009e5d
 8009db8:	08009e91 	.word	0x08009e91
 8009dbc:	08009ec5 	.word	0x08009ec5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d00b      	beq.n	8009de4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	7c12      	ldrb	r2, [r2, #16]
 8009dd8:	f107 0108 	add.w	r1, r7, #8
 8009ddc:	4610      	mov	r0, r2
 8009dde:	4798      	blx	r3
 8009de0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009de2:	e091      	b.n	8009f08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009de4:	6839      	ldr	r1, [r7, #0]
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f000 facb 	bl	800a382 <USBD_CtlError>
            err++;
 8009dec:	7afb      	ldrb	r3, [r7, #11]
 8009dee:	3301      	adds	r3, #1
 8009df0:	72fb      	strb	r3, [r7, #11]
          break;
 8009df2:	e089      	b.n	8009f08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dfa:	689b      	ldr	r3, [r3, #8]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d00b      	beq.n	8009e18 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	7c12      	ldrb	r2, [r2, #16]
 8009e0c:	f107 0108 	add.w	r1, r7, #8
 8009e10:	4610      	mov	r0, r2
 8009e12:	4798      	blx	r3
 8009e14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e16:	e077      	b.n	8009f08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e18:	6839      	ldr	r1, [r7, #0]
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f000 fab1 	bl	800a382 <USBD_CtlError>
            err++;
 8009e20:	7afb      	ldrb	r3, [r7, #11]
 8009e22:	3301      	adds	r3, #1
 8009e24:	72fb      	strb	r3, [r7, #11]
          break;
 8009e26:	e06f      	b.n	8009f08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e2e:	68db      	ldr	r3, [r3, #12]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d00b      	beq.n	8009e4c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e3a:	68db      	ldr	r3, [r3, #12]
 8009e3c:	687a      	ldr	r2, [r7, #4]
 8009e3e:	7c12      	ldrb	r2, [r2, #16]
 8009e40:	f107 0108 	add.w	r1, r7, #8
 8009e44:	4610      	mov	r0, r2
 8009e46:	4798      	blx	r3
 8009e48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e4a:	e05d      	b.n	8009f08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e4c:	6839      	ldr	r1, [r7, #0]
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 fa97 	bl	800a382 <USBD_CtlError>
            err++;
 8009e54:	7afb      	ldrb	r3, [r7, #11]
 8009e56:	3301      	adds	r3, #1
 8009e58:	72fb      	strb	r3, [r7, #11]
          break;
 8009e5a:	e055      	b.n	8009f08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e62:	691b      	ldr	r3, [r3, #16]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d00b      	beq.n	8009e80 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e6e:	691b      	ldr	r3, [r3, #16]
 8009e70:	687a      	ldr	r2, [r7, #4]
 8009e72:	7c12      	ldrb	r2, [r2, #16]
 8009e74:	f107 0108 	add.w	r1, r7, #8
 8009e78:	4610      	mov	r0, r2
 8009e7a:	4798      	blx	r3
 8009e7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e7e:	e043      	b.n	8009f08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e80:	6839      	ldr	r1, [r7, #0]
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f000 fa7d 	bl	800a382 <USBD_CtlError>
            err++;
 8009e88:	7afb      	ldrb	r3, [r7, #11]
 8009e8a:	3301      	adds	r3, #1
 8009e8c:	72fb      	strb	r3, [r7, #11]
          break;
 8009e8e:	e03b      	b.n	8009f08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e96:	695b      	ldr	r3, [r3, #20]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d00b      	beq.n	8009eb4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ea2:	695b      	ldr	r3, [r3, #20]
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	7c12      	ldrb	r2, [r2, #16]
 8009ea8:	f107 0108 	add.w	r1, r7, #8
 8009eac:	4610      	mov	r0, r2
 8009eae:	4798      	blx	r3
 8009eb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009eb2:	e029      	b.n	8009f08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009eb4:	6839      	ldr	r1, [r7, #0]
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 fa63 	bl	800a382 <USBD_CtlError>
            err++;
 8009ebc:	7afb      	ldrb	r3, [r7, #11]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	72fb      	strb	r3, [r7, #11]
          break;
 8009ec2:	e021      	b.n	8009f08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eca:	699b      	ldr	r3, [r3, #24]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d00b      	beq.n	8009ee8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ed6:	699b      	ldr	r3, [r3, #24]
 8009ed8:	687a      	ldr	r2, [r7, #4]
 8009eda:	7c12      	ldrb	r2, [r2, #16]
 8009edc:	f107 0108 	add.w	r1, r7, #8
 8009ee0:	4610      	mov	r0, r2
 8009ee2:	4798      	blx	r3
 8009ee4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ee6:	e00f      	b.n	8009f08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ee8:	6839      	ldr	r1, [r7, #0]
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 fa49 	bl	800a382 <USBD_CtlError>
            err++;
 8009ef0:	7afb      	ldrb	r3, [r7, #11]
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ef6:	e007      	b.n	8009f08 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009ef8:	6839      	ldr	r1, [r7, #0]
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f000 fa41 	bl	800a382 <USBD_CtlError>
          err++;
 8009f00:	7afb      	ldrb	r3, [r7, #11]
 8009f02:	3301      	adds	r3, #1
 8009f04:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009f06:	bf00      	nop
      }
      break;
 8009f08:	e037      	b.n	8009f7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	7c1b      	ldrb	r3, [r3, #16]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d109      	bne.n	8009f26 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f1a:	f107 0208 	add.w	r2, r7, #8
 8009f1e:	4610      	mov	r0, r2
 8009f20:	4798      	blx	r3
 8009f22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f24:	e029      	b.n	8009f7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009f26:	6839      	ldr	r1, [r7, #0]
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 fa2a 	bl	800a382 <USBD_CtlError>
        err++;
 8009f2e:	7afb      	ldrb	r3, [r7, #11]
 8009f30:	3301      	adds	r3, #1
 8009f32:	72fb      	strb	r3, [r7, #11]
      break;
 8009f34:	e021      	b.n	8009f7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	7c1b      	ldrb	r3, [r3, #16]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d10d      	bne.n	8009f5a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f46:	f107 0208 	add.w	r2, r7, #8
 8009f4a:	4610      	mov	r0, r2
 8009f4c:	4798      	blx	r3
 8009f4e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	3301      	adds	r3, #1
 8009f54:	2207      	movs	r2, #7
 8009f56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f58:	e00f      	b.n	8009f7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009f5a:	6839      	ldr	r1, [r7, #0]
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f000 fa10 	bl	800a382 <USBD_CtlError>
        err++;
 8009f62:	7afb      	ldrb	r3, [r7, #11]
 8009f64:	3301      	adds	r3, #1
 8009f66:	72fb      	strb	r3, [r7, #11]
      break;
 8009f68:	e007      	b.n	8009f7a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009f6a:	6839      	ldr	r1, [r7, #0]
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 fa08 	bl	800a382 <USBD_CtlError>
      err++;
 8009f72:	7afb      	ldrb	r3, [r7, #11]
 8009f74:	3301      	adds	r3, #1
 8009f76:	72fb      	strb	r3, [r7, #11]
      break;
 8009f78:	bf00      	nop
  }

  if (err != 0U)
 8009f7a:	7afb      	ldrb	r3, [r7, #11]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d11e      	bne.n	8009fbe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	88db      	ldrh	r3, [r3, #6]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d016      	beq.n	8009fb6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009f88:	893b      	ldrh	r3, [r7, #8]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d00e      	beq.n	8009fac <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	88da      	ldrh	r2, [r3, #6]
 8009f92:	893b      	ldrh	r3, [r7, #8]
 8009f94:	4293      	cmp	r3, r2
 8009f96:	bf28      	it	cs
 8009f98:	4613      	movcs	r3, r2
 8009f9a:	b29b      	uxth	r3, r3
 8009f9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009f9e:	893b      	ldrh	r3, [r7, #8]
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	68f9      	ldr	r1, [r7, #12]
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 fa69 	bl	800a47c <USBD_CtlSendData>
 8009faa:	e009      	b.n	8009fc0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009fac:	6839      	ldr	r1, [r7, #0]
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 f9e7 	bl	800a382 <USBD_CtlError>
 8009fb4:	e004      	b.n	8009fc0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f000 fac1 	bl	800a53e <USBD_CtlSendStatus>
 8009fbc:	e000      	b.n	8009fc0 <USBD_GetDescriptor+0x2cc>
    return;
 8009fbe:	bf00      	nop
  }
}
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop

08009fc8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b084      	sub	sp, #16
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
 8009fd0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	889b      	ldrh	r3, [r3, #4]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d131      	bne.n	800a03e <USBD_SetAddress+0x76>
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	88db      	ldrh	r3, [r3, #6]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d12d      	bne.n	800a03e <USBD_SetAddress+0x76>
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	885b      	ldrh	r3, [r3, #2]
 8009fe6:	2b7f      	cmp	r3, #127	@ 0x7f
 8009fe8:	d829      	bhi.n	800a03e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	885b      	ldrh	r3, [r3, #2]
 8009fee:	b2db      	uxtb	r3, r3
 8009ff0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ff4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ffc:	b2db      	uxtb	r3, r3
 8009ffe:	2b03      	cmp	r3, #3
 800a000:	d104      	bne.n	800a00c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a002:	6839      	ldr	r1, [r7, #0]
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 f9bc 	bl	800a382 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a00a:	e01d      	b.n	800a048 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	7bfa      	ldrb	r2, [r7, #15]
 800a010:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a014:	7bfb      	ldrb	r3, [r7, #15]
 800a016:	4619      	mov	r1, r3
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 ff19 	bl	800ae50 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f000 fa8d 	bl	800a53e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a024:	7bfb      	ldrb	r3, [r7, #15]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d004      	beq.n	800a034 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2202      	movs	r2, #2
 800a02e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a032:	e009      	b.n	800a048 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2201      	movs	r2, #1
 800a038:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a03c:	e004      	b.n	800a048 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a03e:	6839      	ldr	r1, [r7, #0]
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f000 f99e 	bl	800a382 <USBD_CtlError>
  }
}
 800a046:	bf00      	nop
 800a048:	bf00      	nop
 800a04a:	3710      	adds	r7, #16
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b084      	sub	sp, #16
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a05a:	2300      	movs	r3, #0
 800a05c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	885b      	ldrh	r3, [r3, #2]
 800a062:	b2da      	uxtb	r2, r3
 800a064:	4b4e      	ldr	r3, [pc, #312]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a066:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a068:	4b4d      	ldr	r3, [pc, #308]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a06a:	781b      	ldrb	r3, [r3, #0]
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d905      	bls.n	800a07c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a070:	6839      	ldr	r1, [r7, #0]
 800a072:	6878      	ldr	r0, [r7, #4]
 800a074:	f000 f985 	bl	800a382 <USBD_CtlError>
    return USBD_FAIL;
 800a078:	2303      	movs	r3, #3
 800a07a:	e08c      	b.n	800a196 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a082:	b2db      	uxtb	r3, r3
 800a084:	2b02      	cmp	r3, #2
 800a086:	d002      	beq.n	800a08e <USBD_SetConfig+0x3e>
 800a088:	2b03      	cmp	r3, #3
 800a08a:	d029      	beq.n	800a0e0 <USBD_SetConfig+0x90>
 800a08c:	e075      	b.n	800a17a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a08e:	4b44      	ldr	r3, [pc, #272]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d020      	beq.n	800a0d8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a096:	4b42      	ldr	r3, [pc, #264]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	461a      	mov	r2, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a0a0:	4b3f      	ldr	r3, [pc, #252]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a0a2:	781b      	ldrb	r3, [r3, #0]
 800a0a4:	4619      	mov	r1, r3
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f7fe ffcd 	bl	8009046 <USBD_SetClassConfig>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a0b0:	7bfb      	ldrb	r3, [r7, #15]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d008      	beq.n	800a0c8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a0b6:	6839      	ldr	r1, [r7, #0]
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f000 f962 	bl	800a382 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2202      	movs	r2, #2
 800a0c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a0c6:	e065      	b.n	800a194 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 fa38 	bl	800a53e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2203      	movs	r2, #3
 800a0d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a0d6:	e05d      	b.n	800a194 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 fa30 	bl	800a53e <USBD_CtlSendStatus>
      break;
 800a0de:	e059      	b.n	800a194 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a0e0:	4b2f      	ldr	r3, [pc, #188]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a0e2:	781b      	ldrb	r3, [r3, #0]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d112      	bne.n	800a10e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2202      	movs	r2, #2
 800a0ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a0f0:	4b2b      	ldr	r3, [pc, #172]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a0f2:	781b      	ldrb	r3, [r3, #0]
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a0fa:	4b29      	ldr	r3, [pc, #164]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	4619      	mov	r1, r3
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f7fe ffbc 	bl	800907e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 fa19 	bl	800a53e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a10c:	e042      	b.n	800a194 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a10e:	4b24      	ldr	r3, [pc, #144]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a110:	781b      	ldrb	r3, [r3, #0]
 800a112:	461a      	mov	r2, r3
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	429a      	cmp	r2, r3
 800a11a:	d02a      	beq.n	800a172 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	b2db      	uxtb	r3, r3
 800a122:	4619      	mov	r1, r3
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f7fe ffaa 	bl	800907e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a12a:	4b1d      	ldr	r3, [pc, #116]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a12c:	781b      	ldrb	r3, [r3, #0]
 800a12e:	461a      	mov	r2, r3
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a134:	4b1a      	ldr	r3, [pc, #104]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a136:	781b      	ldrb	r3, [r3, #0]
 800a138:	4619      	mov	r1, r3
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f7fe ff83 	bl	8009046 <USBD_SetClassConfig>
 800a140:	4603      	mov	r3, r0
 800a142:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a144:	7bfb      	ldrb	r3, [r7, #15]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00f      	beq.n	800a16a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a14a:	6839      	ldr	r1, [r7, #0]
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 f918 	bl	800a382 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	685b      	ldr	r3, [r3, #4]
 800a156:	b2db      	uxtb	r3, r3
 800a158:	4619      	mov	r1, r3
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f7fe ff8f 	bl	800907e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2202      	movs	r2, #2
 800a164:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a168:	e014      	b.n	800a194 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 f9e7 	bl	800a53e <USBD_CtlSendStatus>
      break;
 800a170:	e010      	b.n	800a194 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f000 f9e3 	bl	800a53e <USBD_CtlSendStatus>
      break;
 800a178:	e00c      	b.n	800a194 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a17a:	6839      	ldr	r1, [r7, #0]
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f000 f900 	bl	800a382 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a182:	4b07      	ldr	r3, [pc, #28]	@ (800a1a0 <USBD_SetConfig+0x150>)
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	4619      	mov	r1, r3
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f7fe ff78 	bl	800907e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a18e:	2303      	movs	r3, #3
 800a190:	73fb      	strb	r3, [r7, #15]
      break;
 800a192:	bf00      	nop
  }

  return ret;
 800a194:	7bfb      	ldrb	r3, [r7, #15]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3710      	adds	r7, #16
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
 800a19e:	bf00      	nop
 800a1a0:	2000032c 	.word	0x2000032c

0800a1a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b082      	sub	sp, #8
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	88db      	ldrh	r3, [r3, #6]
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d004      	beq.n	800a1c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a1b6:	6839      	ldr	r1, [r7, #0]
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 f8e2 	bl	800a382 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a1be:	e023      	b.n	800a208 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	2b02      	cmp	r3, #2
 800a1ca:	dc02      	bgt.n	800a1d2 <USBD_GetConfig+0x2e>
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	dc03      	bgt.n	800a1d8 <USBD_GetConfig+0x34>
 800a1d0:	e015      	b.n	800a1fe <USBD_GetConfig+0x5a>
 800a1d2:	2b03      	cmp	r3, #3
 800a1d4:	d00b      	beq.n	800a1ee <USBD_GetConfig+0x4a>
 800a1d6:	e012      	b.n	800a1fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	3308      	adds	r3, #8
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 f948 	bl	800a47c <USBD_CtlSendData>
        break;
 800a1ec:	e00c      	b.n	800a208 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	3304      	adds	r3, #4
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f000 f940 	bl	800a47c <USBD_CtlSendData>
        break;
 800a1fc:	e004      	b.n	800a208 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a1fe:	6839      	ldr	r1, [r7, #0]
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f000 f8be 	bl	800a382 <USBD_CtlError>
        break;
 800a206:	bf00      	nop
}
 800a208:	bf00      	nop
 800a20a:	3708      	adds	r7, #8
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b082      	sub	sp, #8
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a220:	b2db      	uxtb	r3, r3
 800a222:	3b01      	subs	r3, #1
 800a224:	2b02      	cmp	r3, #2
 800a226:	d81e      	bhi.n	800a266 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	88db      	ldrh	r3, [r3, #6]
 800a22c:	2b02      	cmp	r3, #2
 800a22e:	d004      	beq.n	800a23a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a230:	6839      	ldr	r1, [r7, #0]
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f000 f8a5 	bl	800a382 <USBD_CtlError>
        break;
 800a238:	e01a      	b.n	800a270 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2201      	movs	r2, #1
 800a23e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a246:	2b00      	cmp	r3, #0
 800a248:	d005      	beq.n	800a256 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	68db      	ldr	r3, [r3, #12]
 800a24e:	f043 0202 	orr.w	r2, r3, #2
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	330c      	adds	r3, #12
 800a25a:	2202      	movs	r2, #2
 800a25c:	4619      	mov	r1, r3
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 f90c 	bl	800a47c <USBD_CtlSendData>
      break;
 800a264:	e004      	b.n	800a270 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a266:	6839      	ldr	r1, [r7, #0]
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 f88a 	bl	800a382 <USBD_CtlError>
      break;
 800a26e:	bf00      	nop
  }
}
 800a270:	bf00      	nop
 800a272:	3708      	adds	r7, #8
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
 800a280:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	885b      	ldrh	r3, [r3, #2]
 800a286:	2b01      	cmp	r3, #1
 800a288:	d107      	bne.n	800a29a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2201      	movs	r2, #1
 800a28e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f000 f953 	bl	800a53e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a298:	e013      	b.n	800a2c2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	885b      	ldrh	r3, [r3, #2]
 800a29e:	2b02      	cmp	r3, #2
 800a2a0:	d10b      	bne.n	800a2ba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	889b      	ldrh	r3, [r3, #4]
 800a2a6:	0a1b      	lsrs	r3, r3, #8
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	b2da      	uxtb	r2, r3
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f000 f943 	bl	800a53e <USBD_CtlSendStatus>
}
 800a2b8:	e003      	b.n	800a2c2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a2ba:	6839      	ldr	r1, [r7, #0]
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 f860 	bl	800a382 <USBD_CtlError>
}
 800a2c2:	bf00      	nop
 800a2c4:	3708      	adds	r7, #8
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}

0800a2ca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2ca:	b580      	push	{r7, lr}
 800a2cc:	b082      	sub	sp, #8
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
 800a2d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2da:	b2db      	uxtb	r3, r3
 800a2dc:	3b01      	subs	r3, #1
 800a2de:	2b02      	cmp	r3, #2
 800a2e0:	d80b      	bhi.n	800a2fa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	885b      	ldrh	r3, [r3, #2]
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d10c      	bne.n	800a304 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f000 f923 	bl	800a53e <USBD_CtlSendStatus>
      }
      break;
 800a2f8:	e004      	b.n	800a304 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a2fa:	6839      	ldr	r1, [r7, #0]
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 f840 	bl	800a382 <USBD_CtlError>
      break;
 800a302:	e000      	b.n	800a306 <USBD_ClrFeature+0x3c>
      break;
 800a304:	bf00      	nop
  }
}
 800a306:	bf00      	nop
 800a308:	3708      	adds	r7, #8
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}

0800a30e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a30e:	b580      	push	{r7, lr}
 800a310:	b084      	sub	sp, #16
 800a312:	af00      	add	r7, sp, #0
 800a314:	6078      	str	r0, [r7, #4]
 800a316:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	781a      	ldrb	r2, [r3, #0]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	3301      	adds	r3, #1
 800a328:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	781a      	ldrb	r2, [r3, #0]
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	3301      	adds	r3, #1
 800a336:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a338:	68f8      	ldr	r0, [r7, #12]
 800a33a:	f7ff fa3d 	bl	80097b8 <SWAPBYTE>
 800a33e:	4603      	mov	r3, r0
 800a340:	461a      	mov	r2, r3
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	3301      	adds	r3, #1
 800a34a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	3301      	adds	r3, #1
 800a350:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a352:	68f8      	ldr	r0, [r7, #12]
 800a354:	f7ff fa30 	bl	80097b8 <SWAPBYTE>
 800a358:	4603      	mov	r3, r0
 800a35a:	461a      	mov	r2, r3
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	3301      	adds	r3, #1
 800a364:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	3301      	adds	r3, #1
 800a36a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a36c:	68f8      	ldr	r0, [r7, #12]
 800a36e:	f7ff fa23 	bl	80097b8 <SWAPBYTE>
 800a372:	4603      	mov	r3, r0
 800a374:	461a      	mov	r2, r3
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	80da      	strh	r2, [r3, #6]
}
 800a37a:	bf00      	nop
 800a37c:	3710      	adds	r7, #16
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}

0800a382 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a382:	b580      	push	{r7, lr}
 800a384:	b082      	sub	sp, #8
 800a386:	af00      	add	r7, sp, #0
 800a388:	6078      	str	r0, [r7, #4]
 800a38a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a38c:	2180      	movs	r1, #128	@ 0x80
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 fcf4 	bl	800ad7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a394:	2100      	movs	r1, #0
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 fcf0 	bl	800ad7c <USBD_LL_StallEP>
}
 800a39c:	bf00      	nop
 800a39e:	3708      	adds	r7, #8
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b086      	sub	sp, #24
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	60f8      	str	r0, [r7, #12]
 800a3ac:	60b9      	str	r1, [r7, #8]
 800a3ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d042      	beq.n	800a440 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a3be:	6938      	ldr	r0, [r7, #16]
 800a3c0:	f000 f842 	bl	800a448 <USBD_GetLen>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	005b      	lsls	r3, r3, #1
 800a3ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3ce:	d808      	bhi.n	800a3e2 <USBD_GetString+0x3e>
 800a3d0:	6938      	ldr	r0, [r7, #16]
 800a3d2:	f000 f839 	bl	800a448 <USBD_GetLen>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	3301      	adds	r3, #1
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	005b      	lsls	r3, r3, #1
 800a3de:	b29a      	uxth	r2, r3
 800a3e0:	e001      	b.n	800a3e6 <USBD_GetString+0x42>
 800a3e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a3ea:	7dfb      	ldrb	r3, [r7, #23]
 800a3ec:	68ba      	ldr	r2, [r7, #8]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	7812      	ldrb	r2, [r2, #0]
 800a3f4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a3f6:	7dfb      	ldrb	r3, [r7, #23]
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a3fc:	7dfb      	ldrb	r3, [r7, #23]
 800a3fe:	68ba      	ldr	r2, [r7, #8]
 800a400:	4413      	add	r3, r2
 800a402:	2203      	movs	r2, #3
 800a404:	701a      	strb	r2, [r3, #0]
  idx++;
 800a406:	7dfb      	ldrb	r3, [r7, #23]
 800a408:	3301      	adds	r3, #1
 800a40a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a40c:	e013      	b.n	800a436 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a40e:	7dfb      	ldrb	r3, [r7, #23]
 800a410:	68ba      	ldr	r2, [r7, #8]
 800a412:	4413      	add	r3, r2
 800a414:	693a      	ldr	r2, [r7, #16]
 800a416:	7812      	ldrb	r2, [r2, #0]
 800a418:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	3301      	adds	r3, #1
 800a41e:	613b      	str	r3, [r7, #16]
    idx++;
 800a420:	7dfb      	ldrb	r3, [r7, #23]
 800a422:	3301      	adds	r3, #1
 800a424:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a426:	7dfb      	ldrb	r3, [r7, #23]
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	4413      	add	r3, r2
 800a42c:	2200      	movs	r2, #0
 800a42e:	701a      	strb	r2, [r3, #0]
    idx++;
 800a430:	7dfb      	ldrb	r3, [r7, #23]
 800a432:	3301      	adds	r3, #1
 800a434:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	781b      	ldrb	r3, [r3, #0]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1e7      	bne.n	800a40e <USBD_GetString+0x6a>
 800a43e:	e000      	b.n	800a442 <USBD_GetString+0x9e>
    return;
 800a440:	bf00      	nop
  }
}
 800a442:	3718      	adds	r7, #24
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a448:	b480      	push	{r7}
 800a44a:	b085      	sub	sp, #20
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a450:	2300      	movs	r3, #0
 800a452:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a458:	e005      	b.n	800a466 <USBD_GetLen+0x1e>
  {
    len++;
 800a45a:	7bfb      	ldrb	r3, [r7, #15]
 800a45c:	3301      	adds	r3, #1
 800a45e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	3301      	adds	r3, #1
 800a464:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	781b      	ldrb	r3, [r3, #0]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d1f5      	bne.n	800a45a <USBD_GetLen+0x12>
  }

  return len;
 800a46e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a470:	4618      	mov	r0, r3
 800a472:	3714      	adds	r7, #20
 800a474:	46bd      	mov	sp, r7
 800a476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47a:	4770      	bx	lr

0800a47c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b084      	sub	sp, #16
 800a480:	af00      	add	r7, sp, #0
 800a482:	60f8      	str	r0, [r7, #12]
 800a484:	60b9      	str	r1, [r7, #8]
 800a486:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2202      	movs	r2, #2
 800a48c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	68ba      	ldr	r2, [r7, #8]
 800a49a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	687a      	ldr	r2, [r7, #4]
 800a4a0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	68ba      	ldr	r2, [r7, #8]
 800a4a6:	2100      	movs	r1, #0
 800a4a8:	68f8      	ldr	r0, [r7, #12]
 800a4aa:	f000 fcf0 	bl	800ae8e <USBD_LL_Transmit>

  return USBD_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	68ba      	ldr	r2, [r7, #8]
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	f000 fcdf 	bl	800ae8e <USBD_LL_Transmit>

  return USBD_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}

0800a4da <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a4da:	b580      	push	{r7, lr}
 800a4dc:	b084      	sub	sp, #16
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	60f8      	str	r0, [r7, #12]
 800a4e2:	60b9      	str	r1, [r7, #8]
 800a4e4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	2203      	movs	r2, #3
 800a4ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	687a      	ldr	r2, [r7, #4]
 800a4f2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	68ba      	ldr	r2, [r7, #8]
 800a4fa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	68ba      	ldr	r2, [r7, #8]
 800a50a:	2100      	movs	r1, #0
 800a50c:	68f8      	ldr	r0, [r7, #12]
 800a50e:	f000 fcdf 	bl	800aed0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a512:	2300      	movs	r3, #0
}
 800a514:	4618      	mov	r0, r3
 800a516:	3710      	adds	r7, #16
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}

0800a51c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	60f8      	str	r0, [r7, #12]
 800a524:	60b9      	str	r1, [r7, #8]
 800a526:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	68ba      	ldr	r2, [r7, #8]
 800a52c:	2100      	movs	r1, #0
 800a52e:	68f8      	ldr	r0, [r7, #12]
 800a530:	f000 fcce 	bl	800aed0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a534:	2300      	movs	r3, #0
}
 800a536:	4618      	mov	r0, r3
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}

0800a53e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a53e:	b580      	push	{r7, lr}
 800a540:	b082      	sub	sp, #8
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2204      	movs	r2, #4
 800a54a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a54e:	2300      	movs	r3, #0
 800a550:	2200      	movs	r2, #0
 800a552:	2100      	movs	r1, #0
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f000 fc9a 	bl	800ae8e <USBD_LL_Transmit>

  return USBD_OK;
 800a55a:	2300      	movs	r3, #0
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	3708      	adds	r7, #8
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}

0800a564 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b082      	sub	sp, #8
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2205      	movs	r2, #5
 800a570:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a574:	2300      	movs	r3, #0
 800a576:	2200      	movs	r2, #0
 800a578:	2100      	movs	r1, #0
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 fca8 	bl	800aed0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a580:	2300      	movs	r3, #0
}
 800a582:	4618      	mov	r0, r3
 800a584:	3708      	adds	r7, #8
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
	...

0800a58c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a590:	2200      	movs	r2, #0
 800a592:	4912      	ldr	r1, [pc, #72]	@ (800a5dc <MX_USB_DEVICE_Init+0x50>)
 800a594:	4812      	ldr	r0, [pc, #72]	@ (800a5e0 <MX_USB_DEVICE_Init+0x54>)
 800a596:	f7fe fcd9 	bl	8008f4c <USBD_Init>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d001      	beq.n	800a5a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a5a0:	f7f6 ffe0 	bl	8001564 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a5a4:	490f      	ldr	r1, [pc, #60]	@ (800a5e4 <MX_USB_DEVICE_Init+0x58>)
 800a5a6:	480e      	ldr	r0, [pc, #56]	@ (800a5e0 <MX_USB_DEVICE_Init+0x54>)
 800a5a8:	f7fe fd00 	bl	8008fac <USBD_RegisterClass>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d001      	beq.n	800a5b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a5b2:	f7f6 ffd7 	bl	8001564 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a5b6:	490c      	ldr	r1, [pc, #48]	@ (800a5e8 <MX_USB_DEVICE_Init+0x5c>)
 800a5b8:	4809      	ldr	r0, [pc, #36]	@ (800a5e0 <MX_USB_DEVICE_Init+0x54>)
 800a5ba:	f7fe fbf7 	bl	8008dac <USBD_CDC_RegisterInterface>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d001      	beq.n	800a5c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a5c4:	f7f6 ffce 	bl	8001564 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a5c8:	4805      	ldr	r0, [pc, #20]	@ (800a5e0 <MX_USB_DEVICE_Init+0x54>)
 800a5ca:	f7fe fd25 	bl	8009018 <USBD_Start>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d001      	beq.n	800a5d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a5d4:	f7f6 ffc6 	bl	8001564 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a5d8:	bf00      	nop
 800a5da:	bd80      	pop	{r7, pc}
 800a5dc:	200000b0 	.word	0x200000b0
 800a5e0:	20000330 	.word	0x20000330
 800a5e4:	2000001c 	.word	0x2000001c
 800a5e8:	2000009c 	.word	0x2000009c

0800a5ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	4905      	ldr	r1, [pc, #20]	@ (800a608 <CDC_Init_FS+0x1c>)
 800a5f4:	4805      	ldr	r0, [pc, #20]	@ (800a60c <CDC_Init_FS+0x20>)
 800a5f6:	f7fe fbf3 	bl	8008de0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a5fa:	4905      	ldr	r1, [pc, #20]	@ (800a610 <CDC_Init_FS+0x24>)
 800a5fc:	4803      	ldr	r0, [pc, #12]	@ (800a60c <CDC_Init_FS+0x20>)
 800a5fe:	f7fe fc11 	bl	8008e24 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a602:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a604:	4618      	mov	r0, r3
 800a606:	bd80      	pop	{r7, pc}
 800a608:	20000e0c 	.word	0x20000e0c
 800a60c:	20000330 	.word	0x20000330
 800a610:	2000060c 	.word	0x2000060c

0800a614 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a614:	b480      	push	{r7}
 800a616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a618:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
 800a62a:	4603      	mov	r3, r0
 800a62c:	6039      	str	r1, [r7, #0]
 800a62e:	71fb      	strb	r3, [r7, #7]
 800a630:	4613      	mov	r3, r2
 800a632:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a634:	79fb      	ldrb	r3, [r7, #7]
 800a636:	2b23      	cmp	r3, #35	@ 0x23
 800a638:	d84a      	bhi.n	800a6d0 <CDC_Control_FS+0xac>
 800a63a:	a201      	add	r2, pc, #4	@ (adr r2, 800a640 <CDC_Control_FS+0x1c>)
 800a63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a640:	0800a6d1 	.word	0x0800a6d1
 800a644:	0800a6d1 	.word	0x0800a6d1
 800a648:	0800a6d1 	.word	0x0800a6d1
 800a64c:	0800a6d1 	.word	0x0800a6d1
 800a650:	0800a6d1 	.word	0x0800a6d1
 800a654:	0800a6d1 	.word	0x0800a6d1
 800a658:	0800a6d1 	.word	0x0800a6d1
 800a65c:	0800a6d1 	.word	0x0800a6d1
 800a660:	0800a6d1 	.word	0x0800a6d1
 800a664:	0800a6d1 	.word	0x0800a6d1
 800a668:	0800a6d1 	.word	0x0800a6d1
 800a66c:	0800a6d1 	.word	0x0800a6d1
 800a670:	0800a6d1 	.word	0x0800a6d1
 800a674:	0800a6d1 	.word	0x0800a6d1
 800a678:	0800a6d1 	.word	0x0800a6d1
 800a67c:	0800a6d1 	.word	0x0800a6d1
 800a680:	0800a6d1 	.word	0x0800a6d1
 800a684:	0800a6d1 	.word	0x0800a6d1
 800a688:	0800a6d1 	.word	0x0800a6d1
 800a68c:	0800a6d1 	.word	0x0800a6d1
 800a690:	0800a6d1 	.word	0x0800a6d1
 800a694:	0800a6d1 	.word	0x0800a6d1
 800a698:	0800a6d1 	.word	0x0800a6d1
 800a69c:	0800a6d1 	.word	0x0800a6d1
 800a6a0:	0800a6d1 	.word	0x0800a6d1
 800a6a4:	0800a6d1 	.word	0x0800a6d1
 800a6a8:	0800a6d1 	.word	0x0800a6d1
 800a6ac:	0800a6d1 	.word	0x0800a6d1
 800a6b0:	0800a6d1 	.word	0x0800a6d1
 800a6b4:	0800a6d1 	.word	0x0800a6d1
 800a6b8:	0800a6d1 	.word	0x0800a6d1
 800a6bc:	0800a6d1 	.word	0x0800a6d1
 800a6c0:	0800a6d1 	.word	0x0800a6d1
 800a6c4:	0800a6d1 	.word	0x0800a6d1
 800a6c8:	0800a6d1 	.word	0x0800a6d1
 800a6cc:	0800a6d1 	.word	0x0800a6d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a6d0:	bf00      	nop
  }

  return (USBD_OK);
 800a6d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a6ea:	6879      	ldr	r1, [r7, #4]
 800a6ec:	4805      	ldr	r0, [pc, #20]	@ (800a704 <CDC_Receive_FS+0x24>)
 800a6ee:	f7fe fb99 	bl	8008e24 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a6f2:	4804      	ldr	r0, [pc, #16]	@ (800a704 <CDC_Receive_FS+0x24>)
 800a6f4:	f7fe fbf4 	bl	8008ee0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a6f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3708      	adds	r7, #8
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	20000330 	.word	0x20000330

0800a708 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b084      	sub	sp, #16
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	460b      	mov	r3, r1
 800a712:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a714:	2300      	movs	r3, #0
 800a716:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a718:	4b0d      	ldr	r3, [pc, #52]	@ (800a750 <CDC_Transmit_FS+0x48>)
 800a71a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a71e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a726:	2b00      	cmp	r3, #0
 800a728:	d001      	beq.n	800a72e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a72a:	2301      	movs	r3, #1
 800a72c:	e00b      	b.n	800a746 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a72e:	887b      	ldrh	r3, [r7, #2]
 800a730:	461a      	mov	r2, r3
 800a732:	6879      	ldr	r1, [r7, #4]
 800a734:	4806      	ldr	r0, [pc, #24]	@ (800a750 <CDC_Transmit_FS+0x48>)
 800a736:	f7fe fb53 	bl	8008de0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a73a:	4805      	ldr	r0, [pc, #20]	@ (800a750 <CDC_Transmit_FS+0x48>)
 800a73c:	f7fe fb90 	bl	8008e60 <USBD_CDC_TransmitPacket>
 800a740:	4603      	mov	r3, r0
 800a742:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a744:	7bfb      	ldrb	r3, [r7, #15]
}
 800a746:	4618      	mov	r0, r3
 800a748:	3710      	adds	r7, #16
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	20000330 	.word	0x20000330

0800a754 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a754:	b480      	push	{r7}
 800a756:	b087      	sub	sp, #28
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	4613      	mov	r3, r2
 800a760:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a766:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	371c      	adds	r7, #28
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr
	...

0800a778 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4603      	mov	r3, r0
 800a780:	6039      	str	r1, [r7, #0]
 800a782:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	2212      	movs	r2, #18
 800a788:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a78a:	4b03      	ldr	r3, [pc, #12]	@ (800a798 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	370c      	adds	r7, #12
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr
 800a798:	200000cc 	.word	0x200000cc

0800a79c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b083      	sub	sp, #12
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	6039      	str	r1, [r7, #0]
 800a7a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	2204      	movs	r2, #4
 800a7ac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a7ae:	4b03      	ldr	r3, [pc, #12]	@ (800a7bc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	370c      	adds	r7, #12
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr
 800a7bc:	200000e0 	.word	0x200000e0

0800a7c0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b082      	sub	sp, #8
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	6039      	str	r1, [r7, #0]
 800a7ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a7cc:	79fb      	ldrb	r3, [r7, #7]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d105      	bne.n	800a7de <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7d2:	683a      	ldr	r2, [r7, #0]
 800a7d4:	4907      	ldr	r1, [pc, #28]	@ (800a7f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a7d6:	4808      	ldr	r0, [pc, #32]	@ (800a7f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7d8:	f7ff fde4 	bl	800a3a4 <USBD_GetString>
 800a7dc:	e004      	b.n	800a7e8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7de:	683a      	ldr	r2, [r7, #0]
 800a7e0:	4904      	ldr	r1, [pc, #16]	@ (800a7f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a7e2:	4805      	ldr	r0, [pc, #20]	@ (800a7f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7e4:	f7ff fdde 	bl	800a3a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7e8:	4b02      	ldr	r3, [pc, #8]	@ (800a7f4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	3708      	adds	r7, #8
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}
 800a7f2:	bf00      	nop
 800a7f4:	2000160c 	.word	0x2000160c
 800a7f8:	0800c624 	.word	0x0800c624

0800a7fc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	4603      	mov	r3, r0
 800a804:	6039      	str	r1, [r7, #0]
 800a806:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a808:	683a      	ldr	r2, [r7, #0]
 800a80a:	4904      	ldr	r1, [pc, #16]	@ (800a81c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a80c:	4804      	ldr	r0, [pc, #16]	@ (800a820 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a80e:	f7ff fdc9 	bl	800a3a4 <USBD_GetString>
  return USBD_StrDesc;
 800a812:	4b02      	ldr	r3, [pc, #8]	@ (800a81c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a814:	4618      	mov	r0, r3
 800a816:	3708      	adds	r7, #8
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}
 800a81c:	2000160c 	.word	0x2000160c
 800a820:	0800c63c 	.word	0x0800c63c

0800a824 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b082      	sub	sp, #8
 800a828:	af00      	add	r7, sp, #0
 800a82a:	4603      	mov	r3, r0
 800a82c:	6039      	str	r1, [r7, #0]
 800a82e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	221a      	movs	r2, #26
 800a834:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a836:	f000 f843 	bl	800a8c0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a83a:	4b02      	ldr	r3, [pc, #8]	@ (800a844 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3708      	adds	r7, #8
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	200000e4 	.word	0x200000e4

0800a848 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	4603      	mov	r3, r0
 800a850:	6039      	str	r1, [r7, #0]
 800a852:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a854:	79fb      	ldrb	r3, [r7, #7]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d105      	bne.n	800a866 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	4907      	ldr	r1, [pc, #28]	@ (800a87c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a85e:	4808      	ldr	r0, [pc, #32]	@ (800a880 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a860:	f7ff fda0 	bl	800a3a4 <USBD_GetString>
 800a864:	e004      	b.n	800a870 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a866:	683a      	ldr	r2, [r7, #0]
 800a868:	4904      	ldr	r1, [pc, #16]	@ (800a87c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a86a:	4805      	ldr	r0, [pc, #20]	@ (800a880 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a86c:	f7ff fd9a 	bl	800a3a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a870:	4b02      	ldr	r3, [pc, #8]	@ (800a87c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a872:	4618      	mov	r0, r3
 800a874:	3708      	adds	r7, #8
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop
 800a87c:	2000160c 	.word	0x2000160c
 800a880:	0800c650 	.word	0x0800c650

0800a884 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
 800a88a:	4603      	mov	r3, r0
 800a88c:	6039      	str	r1, [r7, #0]
 800a88e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a890:	79fb      	ldrb	r3, [r7, #7]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d105      	bne.n	800a8a2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a896:	683a      	ldr	r2, [r7, #0]
 800a898:	4907      	ldr	r1, [pc, #28]	@ (800a8b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a89a:	4808      	ldr	r0, [pc, #32]	@ (800a8bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a89c:	f7ff fd82 	bl	800a3a4 <USBD_GetString>
 800a8a0:	e004      	b.n	800a8ac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a8a2:	683a      	ldr	r2, [r7, #0]
 800a8a4:	4904      	ldr	r1, [pc, #16]	@ (800a8b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a8a6:	4805      	ldr	r0, [pc, #20]	@ (800a8bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a8a8:	f7ff fd7c 	bl	800a3a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8ac:	4b02      	ldr	r3, [pc, #8]	@ (800a8b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3708      	adds	r7, #8
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	bf00      	nop
 800a8b8:	2000160c 	.word	0x2000160c
 800a8bc:	0800c65c 	.word	0x0800c65c

0800a8c0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b084      	sub	sp, #16
 800a8c4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a8c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a904 <Get_SerialNum+0x44>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a8cc:	4b0e      	ldr	r3, [pc, #56]	@ (800a908 <Get_SerialNum+0x48>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a8d2:	4b0e      	ldr	r3, [pc, #56]	@ (800a90c <Get_SerialNum+0x4c>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	4413      	add	r3, r2
 800a8de:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d009      	beq.n	800a8fa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a8e6:	2208      	movs	r2, #8
 800a8e8:	4909      	ldr	r1, [pc, #36]	@ (800a910 <Get_SerialNum+0x50>)
 800a8ea:	68f8      	ldr	r0, [r7, #12]
 800a8ec:	f000 f814 	bl	800a918 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a8f0:	2204      	movs	r2, #4
 800a8f2:	4908      	ldr	r1, [pc, #32]	@ (800a914 <Get_SerialNum+0x54>)
 800a8f4:	68b8      	ldr	r0, [r7, #8]
 800a8f6:	f000 f80f 	bl	800a918 <IntToUnicode>
  }
}
 800a8fa:	bf00      	nop
 800a8fc:	3710      	adds	r7, #16
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
 800a902:	bf00      	nop
 800a904:	1fff7a10 	.word	0x1fff7a10
 800a908:	1fff7a14 	.word	0x1fff7a14
 800a90c:	1fff7a18 	.word	0x1fff7a18
 800a910:	200000e6 	.word	0x200000e6
 800a914:	200000f6 	.word	0x200000f6

0800a918 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a918:	b480      	push	{r7}
 800a91a:	b087      	sub	sp, #28
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	60b9      	str	r1, [r7, #8]
 800a922:	4613      	mov	r3, r2
 800a924:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a926:	2300      	movs	r3, #0
 800a928:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a92a:	2300      	movs	r3, #0
 800a92c:	75fb      	strb	r3, [r7, #23]
 800a92e:	e027      	b.n	800a980 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	0f1b      	lsrs	r3, r3, #28
 800a934:	2b09      	cmp	r3, #9
 800a936:	d80b      	bhi.n	800a950 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	0f1b      	lsrs	r3, r3, #28
 800a93c:	b2da      	uxtb	r2, r3
 800a93e:	7dfb      	ldrb	r3, [r7, #23]
 800a940:	005b      	lsls	r3, r3, #1
 800a942:	4619      	mov	r1, r3
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	440b      	add	r3, r1
 800a948:	3230      	adds	r2, #48	@ 0x30
 800a94a:	b2d2      	uxtb	r2, r2
 800a94c:	701a      	strb	r2, [r3, #0]
 800a94e:	e00a      	b.n	800a966 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	0f1b      	lsrs	r3, r3, #28
 800a954:	b2da      	uxtb	r2, r3
 800a956:	7dfb      	ldrb	r3, [r7, #23]
 800a958:	005b      	lsls	r3, r3, #1
 800a95a:	4619      	mov	r1, r3
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	440b      	add	r3, r1
 800a960:	3237      	adds	r2, #55	@ 0x37
 800a962:	b2d2      	uxtb	r2, r2
 800a964:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	011b      	lsls	r3, r3, #4
 800a96a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a96c:	7dfb      	ldrb	r3, [r7, #23]
 800a96e:	005b      	lsls	r3, r3, #1
 800a970:	3301      	adds	r3, #1
 800a972:	68ba      	ldr	r2, [r7, #8]
 800a974:	4413      	add	r3, r2
 800a976:	2200      	movs	r2, #0
 800a978:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a97a:	7dfb      	ldrb	r3, [r7, #23]
 800a97c:	3301      	adds	r3, #1
 800a97e:	75fb      	strb	r3, [r7, #23]
 800a980:	7dfa      	ldrb	r2, [r7, #23]
 800a982:	79fb      	ldrb	r3, [r7, #7]
 800a984:	429a      	cmp	r2, r3
 800a986:	d3d3      	bcc.n	800a930 <IntToUnicode+0x18>
  }
}
 800a988:	bf00      	nop
 800a98a:	bf00      	nop
 800a98c:	371c      	adds	r7, #28
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr
	...

0800a998 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b08a      	sub	sp, #40	@ 0x28
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a9a0:	f107 0314 	add.w	r3, r7, #20
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	601a      	str	r2, [r3, #0]
 800a9a8:	605a      	str	r2, [r3, #4]
 800a9aa:	609a      	str	r2, [r3, #8]
 800a9ac:	60da      	str	r2, [r3, #12]
 800a9ae:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9b8:	d13a      	bne.n	800aa30 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	613b      	str	r3, [r7, #16]
 800a9be:	4b1e      	ldr	r3, [pc, #120]	@ (800aa38 <HAL_PCD_MspInit+0xa0>)
 800a9c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9c2:	4a1d      	ldr	r2, [pc, #116]	@ (800aa38 <HAL_PCD_MspInit+0xa0>)
 800a9c4:	f043 0301 	orr.w	r3, r3, #1
 800a9c8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9ca:	4b1b      	ldr	r3, [pc, #108]	@ (800aa38 <HAL_PCD_MspInit+0xa0>)
 800a9cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ce:	f003 0301 	and.w	r3, r3, #1
 800a9d2:	613b      	str	r3, [r7, #16]
 800a9d4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a9d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a9da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9dc:	2302      	movs	r3, #2
 800a9de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9e4:	2303      	movs	r3, #3
 800a9e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a9e8:	230a      	movs	r3, #10
 800a9ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a9ec:	f107 0314 	add.w	r3, r7, #20
 800a9f0:	4619      	mov	r1, r3
 800a9f2:	4812      	ldr	r0, [pc, #72]	@ (800aa3c <HAL_PCD_MspInit+0xa4>)
 800a9f4:	f7f7 fe80 	bl	80026f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a9f8:	4b0f      	ldr	r3, [pc, #60]	@ (800aa38 <HAL_PCD_MspInit+0xa0>)
 800a9fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9fc:	4a0e      	ldr	r2, [pc, #56]	@ (800aa38 <HAL_PCD_MspInit+0xa0>)
 800a9fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa02:	6353      	str	r3, [r2, #52]	@ 0x34
 800aa04:	2300      	movs	r3, #0
 800aa06:	60fb      	str	r3, [r7, #12]
 800aa08:	4b0b      	ldr	r3, [pc, #44]	@ (800aa38 <HAL_PCD_MspInit+0xa0>)
 800aa0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa0c:	4a0a      	ldr	r2, [pc, #40]	@ (800aa38 <HAL_PCD_MspInit+0xa0>)
 800aa0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aa12:	6453      	str	r3, [r2, #68]	@ 0x44
 800aa14:	4b08      	ldr	r3, [pc, #32]	@ (800aa38 <HAL_PCD_MspInit+0xa0>)
 800aa16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa1c:	60fb      	str	r3, [r7, #12]
 800aa1e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aa20:	2200      	movs	r2, #0
 800aa22:	2100      	movs	r1, #0
 800aa24:	2043      	movs	r0, #67	@ 0x43
 800aa26:	f7f7 fd9e 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aa2a:	2043      	movs	r0, #67	@ 0x43
 800aa2c:	f7f7 fdb7 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aa30:	bf00      	nop
 800aa32:	3728      	adds	r7, #40	@ 0x28
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}
 800aa38:	40023800 	.word	0x40023800
 800aa3c:	40020000 	.word	0x40020000

0800aa40 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b082      	sub	sp, #8
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800aa54:	4619      	mov	r1, r3
 800aa56:	4610      	mov	r0, r2
 800aa58:	f7fe fb2b 	bl	80090b2 <USBD_LL_SetupStage>
}
 800aa5c:	bf00      	nop
 800aa5e:	3708      	adds	r7, #8
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b082      	sub	sp, #8
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
 800aa6c:	460b      	mov	r3, r1
 800aa6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800aa76:	78fa      	ldrb	r2, [r7, #3]
 800aa78:	6879      	ldr	r1, [r7, #4]
 800aa7a:	4613      	mov	r3, r2
 800aa7c:	00db      	lsls	r3, r3, #3
 800aa7e:	4413      	add	r3, r2
 800aa80:	009b      	lsls	r3, r3, #2
 800aa82:	440b      	add	r3, r1
 800aa84:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800aa88:	681a      	ldr	r2, [r3, #0]
 800aa8a:	78fb      	ldrb	r3, [r7, #3]
 800aa8c:	4619      	mov	r1, r3
 800aa8e:	f7fe fb65 	bl	800915c <USBD_LL_DataOutStage>
}
 800aa92:	bf00      	nop
 800aa94:	3708      	adds	r7, #8
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b082      	sub	sp, #8
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	6078      	str	r0, [r7, #4]
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800aaac:	78fa      	ldrb	r2, [r7, #3]
 800aaae:	6879      	ldr	r1, [r7, #4]
 800aab0:	4613      	mov	r3, r2
 800aab2:	00db      	lsls	r3, r3, #3
 800aab4:	4413      	add	r3, r2
 800aab6:	009b      	lsls	r3, r3, #2
 800aab8:	440b      	add	r3, r1
 800aaba:	3320      	adds	r3, #32
 800aabc:	681a      	ldr	r2, [r3, #0]
 800aabe:	78fb      	ldrb	r3, [r7, #3]
 800aac0:	4619      	mov	r1, r3
 800aac2:	f7fe fc07 	bl	80092d4 <USBD_LL_DataInStage>
}
 800aac6:	bf00      	nop
 800aac8:	3708      	adds	r7, #8
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}

0800aace <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aace:	b580      	push	{r7, lr}
 800aad0:	b082      	sub	sp, #8
 800aad2:	af00      	add	r7, sp, #0
 800aad4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aadc:	4618      	mov	r0, r3
 800aade:	f7fe fd4b 	bl	8009578 <USBD_LL_SOF>
}
 800aae2:	bf00      	nop
 800aae4:	3708      	adds	r7, #8
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}

0800aaea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaea:	b580      	push	{r7, lr}
 800aaec:	b084      	sub	sp, #16
 800aaee:	af00      	add	r7, sp, #0
 800aaf0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	79db      	ldrb	r3, [r3, #7]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d102      	bne.n	800ab04 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800aafe:	2300      	movs	r3, #0
 800ab00:	73fb      	strb	r3, [r7, #15]
 800ab02:	e008      	b.n	800ab16 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	79db      	ldrb	r3, [r3, #7]
 800ab08:	2b02      	cmp	r3, #2
 800ab0a:	d102      	bne.n	800ab12 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	73fb      	strb	r3, [r7, #15]
 800ab10:	e001      	b.n	800ab16 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ab12:	f7f6 fd27 	bl	8001564 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab1c:	7bfa      	ldrb	r2, [r7, #15]
 800ab1e:	4611      	mov	r1, r2
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7fe fce5 	bl	80094f0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f7fe fc8c 	bl	800944a <USBD_LL_Reset>
}
 800ab32:	bf00      	nop
 800ab34:	3710      	adds	r7, #16
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}
	...

0800ab3c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f7fe fce0 	bl	8009510 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	687a      	ldr	r2, [r7, #4]
 800ab5c:	6812      	ldr	r2, [r2, #0]
 800ab5e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ab62:	f043 0301 	orr.w	r3, r3, #1
 800ab66:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	7adb      	ldrb	r3, [r3, #11]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d005      	beq.n	800ab7c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ab70:	4b04      	ldr	r3, [pc, #16]	@ (800ab84 <HAL_PCD_SuspendCallback+0x48>)
 800ab72:	691b      	ldr	r3, [r3, #16]
 800ab74:	4a03      	ldr	r2, [pc, #12]	@ (800ab84 <HAL_PCD_SuspendCallback+0x48>)
 800ab76:	f043 0306 	orr.w	r3, r3, #6
 800ab7a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ab7c:	bf00      	nop
 800ab7e:	3708      	adds	r7, #8
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	e000ed00 	.word	0xe000ed00

0800ab88 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b082      	sub	sp, #8
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab96:	4618      	mov	r0, r3
 800ab98:	f7fe fcd6 	bl	8009548 <USBD_LL_Resume>
}
 800ab9c:	bf00      	nop
 800ab9e:	3708      	adds	r7, #8
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b082      	sub	sp, #8
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	460b      	mov	r3, r1
 800abae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800abb6:	78fa      	ldrb	r2, [r7, #3]
 800abb8:	4611      	mov	r1, r2
 800abba:	4618      	mov	r0, r3
 800abbc:	f7fe fd2e 	bl	800961c <USBD_LL_IsoOUTIncomplete>
}
 800abc0:	bf00      	nop
 800abc2:	3708      	adds	r7, #8
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b082      	sub	sp, #8
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	460b      	mov	r3, r1
 800abd2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800abda:	78fa      	ldrb	r2, [r7, #3]
 800abdc:	4611      	mov	r1, r2
 800abde:	4618      	mov	r0, r3
 800abe0:	f7fe fcea 	bl	80095b8 <USBD_LL_IsoINIncomplete>
}
 800abe4:	bf00      	nop
 800abe6:	3708      	adds	r7, #8
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800abfa:	4618      	mov	r0, r3
 800abfc:	f7fe fd40 	bl	8009680 <USBD_LL_DevConnected>
}
 800ac00:	bf00      	nop
 800ac02:	3708      	adds	r7, #8
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}

0800ac08 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b082      	sub	sp, #8
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac16:	4618      	mov	r0, r3
 800ac18:	f7fe fd3d 	bl	8009696 <USBD_LL_DevDisconnected>
}
 800ac1c:	bf00      	nop
 800ac1e:	3708      	adds	r7, #8
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d13c      	bne.n	800acae <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ac34:	4a20      	ldr	r2, [pc, #128]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	4a1e      	ldr	r2, [pc, #120]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac40:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ac44:	4b1c      	ldr	r3, [pc, #112]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac46:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ac4a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ac4c:	4b1a      	ldr	r3, [pc, #104]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac4e:	2204      	movs	r2, #4
 800ac50:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ac52:	4b19      	ldr	r3, [pc, #100]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac54:	2202      	movs	r2, #2
 800ac56:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ac58:	4b17      	ldr	r3, [pc, #92]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ac5e:	4b16      	ldr	r3, [pc, #88]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac60:	2202      	movs	r2, #2
 800ac62:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ac64:	4b14      	ldr	r3, [pc, #80]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac66:	2200      	movs	r2, #0
 800ac68:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ac6a:	4b13      	ldr	r3, [pc, #76]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ac70:	4b11      	ldr	r3, [pc, #68]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac72:	2200      	movs	r2, #0
 800ac74:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ac76:	4b10      	ldr	r3, [pc, #64]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac78:	2200      	movs	r2, #0
 800ac7a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ac7c:	4b0e      	ldr	r3, [pc, #56]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac7e:	2200      	movs	r2, #0
 800ac80:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ac82:	480d      	ldr	r0, [pc, #52]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac84:	f7f9 f840 	bl	8003d08 <HAL_PCD_Init>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d001      	beq.n	800ac92 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ac8e:	f7f6 fc69 	bl	8001564 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ac92:	2180      	movs	r1, #128	@ 0x80
 800ac94:	4808      	ldr	r0, [pc, #32]	@ (800acb8 <USBD_LL_Init+0x94>)
 800ac96:	f7fa fa6c 	bl	8005172 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ac9a:	2240      	movs	r2, #64	@ 0x40
 800ac9c:	2100      	movs	r1, #0
 800ac9e:	4806      	ldr	r0, [pc, #24]	@ (800acb8 <USBD_LL_Init+0x94>)
 800aca0:	f7fa fa20 	bl	80050e4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800aca4:	2280      	movs	r2, #128	@ 0x80
 800aca6:	2101      	movs	r1, #1
 800aca8:	4803      	ldr	r0, [pc, #12]	@ (800acb8 <USBD_LL_Init+0x94>)
 800acaa:	f7fa fa1b 	bl	80050e4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800acae:	2300      	movs	r3, #0
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3708      	adds	r7, #8
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}
 800acb8:	2000180c 	.word	0x2000180c

0800acbc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b084      	sub	sp, #16
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acc4:	2300      	movs	r3, #0
 800acc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acc8:	2300      	movs	r3, #0
 800acca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800acd2:	4618      	mov	r0, r3
 800acd4:	f7f9 f927 	bl	8003f26 <HAL_PCD_Start>
 800acd8:	4603      	mov	r3, r0
 800acda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acdc:	7bfb      	ldrb	r3, [r7, #15]
 800acde:	4618      	mov	r0, r3
 800ace0:	f000 f942 	bl	800af68 <USBD_Get_USB_Status>
 800ace4:	4603      	mov	r3, r0
 800ace6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ace8:	7bbb      	ldrb	r3, [r7, #14]
}
 800acea:	4618      	mov	r0, r3
 800acec:	3710      	adds	r7, #16
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}

0800acf2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800acf2:	b580      	push	{r7, lr}
 800acf4:	b084      	sub	sp, #16
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	6078      	str	r0, [r7, #4]
 800acfa:	4608      	mov	r0, r1
 800acfc:	4611      	mov	r1, r2
 800acfe:	461a      	mov	r2, r3
 800ad00:	4603      	mov	r3, r0
 800ad02:	70fb      	strb	r3, [r7, #3]
 800ad04:	460b      	mov	r3, r1
 800ad06:	70bb      	strb	r3, [r7, #2]
 800ad08:	4613      	mov	r3, r2
 800ad0a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad10:	2300      	movs	r3, #0
 800ad12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ad1a:	78bb      	ldrb	r3, [r7, #2]
 800ad1c:	883a      	ldrh	r2, [r7, #0]
 800ad1e:	78f9      	ldrb	r1, [r7, #3]
 800ad20:	f7f9 fdfb 	bl	800491a <HAL_PCD_EP_Open>
 800ad24:	4603      	mov	r3, r0
 800ad26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad28:	7bfb      	ldrb	r3, [r7, #15]
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f000 f91c 	bl	800af68 <USBD_Get_USB_Status>
 800ad30:	4603      	mov	r3, r0
 800ad32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad34:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3710      	adds	r7, #16
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}

0800ad3e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b084      	sub	sp, #16
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
 800ad46:	460b      	mov	r3, r1
 800ad48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad58:	78fa      	ldrb	r2, [r7, #3]
 800ad5a:	4611      	mov	r1, r2
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f7f9 fe46 	bl	80049ee <HAL_PCD_EP_Close>
 800ad62:	4603      	mov	r3, r0
 800ad64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad66:	7bfb      	ldrb	r3, [r7, #15]
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f000 f8fd 	bl	800af68 <USBD_Get_USB_Status>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad72:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3710      	adds	r7, #16
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}

0800ad7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b084      	sub	sp, #16
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
 800ad84:	460b      	mov	r3, r1
 800ad86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad96:	78fa      	ldrb	r2, [r7, #3]
 800ad98:	4611      	mov	r1, r2
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f7f9 fefe 	bl	8004b9c <HAL_PCD_EP_SetStall>
 800ada0:	4603      	mov	r3, r0
 800ada2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ada4:	7bfb      	ldrb	r3, [r7, #15]
 800ada6:	4618      	mov	r0, r3
 800ada8:	f000 f8de 	bl	800af68 <USBD_Get_USB_Status>
 800adac:	4603      	mov	r3, r0
 800adae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800adb2:	4618      	mov	r0, r3
 800adb4:	3710      	adds	r7, #16
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bd80      	pop	{r7, pc}

0800adba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adba:	b580      	push	{r7, lr}
 800adbc:	b084      	sub	sp, #16
 800adbe:	af00      	add	r7, sp, #0
 800adc0:	6078      	str	r0, [r7, #4]
 800adc2:	460b      	mov	r3, r1
 800adc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adc6:	2300      	movs	r3, #0
 800adc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adca:	2300      	movs	r3, #0
 800adcc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800add4:	78fa      	ldrb	r2, [r7, #3]
 800add6:	4611      	mov	r1, r2
 800add8:	4618      	mov	r0, r3
 800adda:	f7f9 ff42 	bl	8004c62 <HAL_PCD_EP_ClrStall>
 800adde:	4603      	mov	r3, r0
 800ade0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ade2:	7bfb      	ldrb	r3, [r7, #15]
 800ade4:	4618      	mov	r0, r3
 800ade6:	f000 f8bf 	bl	800af68 <USBD_Get_USB_Status>
 800adea:	4603      	mov	r3, r0
 800adec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adee:	7bbb      	ldrb	r3, [r7, #14]
}
 800adf0:	4618      	mov	r0, r3
 800adf2:	3710      	adds	r7, #16
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adf8:	b480      	push	{r7}
 800adfa:	b085      	sub	sp, #20
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
 800ae00:	460b      	mov	r3, r1
 800ae02:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae0a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ae0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	da0b      	bge.n	800ae2c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ae14:	78fb      	ldrb	r3, [r7, #3]
 800ae16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae1a:	68f9      	ldr	r1, [r7, #12]
 800ae1c:	4613      	mov	r3, r2
 800ae1e:	00db      	lsls	r3, r3, #3
 800ae20:	4413      	add	r3, r2
 800ae22:	009b      	lsls	r3, r3, #2
 800ae24:	440b      	add	r3, r1
 800ae26:	3316      	adds	r3, #22
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	e00b      	b.n	800ae44 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ae2c:	78fb      	ldrb	r3, [r7, #3]
 800ae2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae32:	68f9      	ldr	r1, [r7, #12]
 800ae34:	4613      	mov	r3, r2
 800ae36:	00db      	lsls	r3, r3, #3
 800ae38:	4413      	add	r3, r2
 800ae3a:	009b      	lsls	r3, r3, #2
 800ae3c:	440b      	add	r3, r1
 800ae3e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ae42:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3714      	adds	r7, #20
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b084      	sub	sp, #16
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	460b      	mov	r3, r1
 800ae5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae60:	2300      	movs	r3, #0
 800ae62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae6a:	78fa      	ldrb	r2, [r7, #3]
 800ae6c:	4611      	mov	r1, r2
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f7f9 fd2f 	bl	80048d2 <HAL_PCD_SetAddress>
 800ae74:	4603      	mov	r3, r0
 800ae76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae78:	7bfb      	ldrb	r3, [r7, #15]
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f000 f874 	bl	800af68 <USBD_Get_USB_Status>
 800ae80:	4603      	mov	r3, r0
 800ae82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae84:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	3710      	adds	r7, #16
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	bd80      	pop	{r7, pc}

0800ae8e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ae8e:	b580      	push	{r7, lr}
 800ae90:	b086      	sub	sp, #24
 800ae92:	af00      	add	r7, sp, #0
 800ae94:	60f8      	str	r0, [r7, #12]
 800ae96:	607a      	str	r2, [r7, #4]
 800ae98:	603b      	str	r3, [r7, #0]
 800ae9a:	460b      	mov	r3, r1
 800ae9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aea2:	2300      	movs	r3, #0
 800aea4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aeac:	7af9      	ldrb	r1, [r7, #11]
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	f7f9 fe39 	bl	8004b28 <HAL_PCD_EP_Transmit>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aeba:	7dfb      	ldrb	r3, [r7, #23]
 800aebc:	4618      	mov	r0, r3
 800aebe:	f000 f853 	bl	800af68 <USBD_Get_USB_Status>
 800aec2:	4603      	mov	r3, r0
 800aec4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aec6:	7dbb      	ldrb	r3, [r7, #22]
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3718      	adds	r7, #24
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}

0800aed0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b086      	sub	sp, #24
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	60f8      	str	r0, [r7, #12]
 800aed8:	607a      	str	r2, [r7, #4]
 800aeda:	603b      	str	r3, [r7, #0]
 800aedc:	460b      	mov	r3, r1
 800aede:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aee0:	2300      	movs	r3, #0
 800aee2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aee4:	2300      	movs	r3, #0
 800aee6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aeee:	7af9      	ldrb	r1, [r7, #11]
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	687a      	ldr	r2, [r7, #4]
 800aef4:	f7f9 fdc5 	bl	8004a82 <HAL_PCD_EP_Receive>
 800aef8:	4603      	mov	r3, r0
 800aefa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aefc:	7dfb      	ldrb	r3, [r7, #23]
 800aefe:	4618      	mov	r0, r3
 800af00:	f000 f832 	bl	800af68 <USBD_Get_USB_Status>
 800af04:	4603      	mov	r3, r0
 800af06:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af08:	7dbb      	ldrb	r3, [r7, #22]
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3718      	adds	r7, #24
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}

0800af12 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af12:	b580      	push	{r7, lr}
 800af14:	b082      	sub	sp, #8
 800af16:	af00      	add	r7, sp, #0
 800af18:	6078      	str	r0, [r7, #4]
 800af1a:	460b      	mov	r3, r1
 800af1c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af24:	78fa      	ldrb	r2, [r7, #3]
 800af26:	4611      	mov	r1, r2
 800af28:	4618      	mov	r0, r3
 800af2a:	f7f9 fde5 	bl	8004af8 <HAL_PCD_EP_GetRxCount>
 800af2e:	4603      	mov	r3, r0
}
 800af30:	4618      	mov	r0, r3
 800af32:	3708      	adds	r7, #8
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800af38:	b480      	push	{r7}
 800af3a:	b083      	sub	sp, #12
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800af40:	4b03      	ldr	r3, [pc, #12]	@ (800af50 <USBD_static_malloc+0x18>)
}
 800af42:	4618      	mov	r0, r3
 800af44:	370c      	adds	r7, #12
 800af46:	46bd      	mov	sp, r7
 800af48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4c:	4770      	bx	lr
 800af4e:	bf00      	nop
 800af50:	20001cf0 	.word	0x20001cf0

0800af54 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800af54:	b480      	push	{r7}
 800af56:	b083      	sub	sp, #12
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]

}
 800af5c:	bf00      	nop
 800af5e:	370c      	adds	r7, #12
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	4603      	mov	r3, r0
 800af70:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af72:	2300      	movs	r3, #0
 800af74:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800af76:	79fb      	ldrb	r3, [r7, #7]
 800af78:	2b03      	cmp	r3, #3
 800af7a:	d817      	bhi.n	800afac <USBD_Get_USB_Status+0x44>
 800af7c:	a201      	add	r2, pc, #4	@ (adr r2, 800af84 <USBD_Get_USB_Status+0x1c>)
 800af7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af82:	bf00      	nop
 800af84:	0800af95 	.word	0x0800af95
 800af88:	0800af9b 	.word	0x0800af9b
 800af8c:	0800afa1 	.word	0x0800afa1
 800af90:	0800afa7 	.word	0x0800afa7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800af94:	2300      	movs	r3, #0
 800af96:	73fb      	strb	r3, [r7, #15]
    break;
 800af98:	e00b      	b.n	800afb2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800af9a:	2303      	movs	r3, #3
 800af9c:	73fb      	strb	r3, [r7, #15]
    break;
 800af9e:	e008      	b.n	800afb2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800afa0:	2301      	movs	r3, #1
 800afa2:	73fb      	strb	r3, [r7, #15]
    break;
 800afa4:	e005      	b.n	800afb2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800afa6:	2303      	movs	r3, #3
 800afa8:	73fb      	strb	r3, [r7, #15]
    break;
 800afaa:	e002      	b.n	800afb2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800afac:	2303      	movs	r3, #3
 800afae:	73fb      	strb	r3, [r7, #15]
    break;
 800afb0:	bf00      	nop
  }
  return usb_status;
 800afb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	3714      	adds	r7, #20
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr

0800afc0 <srand>:
 800afc0:	b538      	push	{r3, r4, r5, lr}
 800afc2:	4b10      	ldr	r3, [pc, #64]	@ (800b004 <srand+0x44>)
 800afc4:	681d      	ldr	r5, [r3, #0]
 800afc6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800afc8:	4604      	mov	r4, r0
 800afca:	b9b3      	cbnz	r3, 800affa <srand+0x3a>
 800afcc:	2018      	movs	r0, #24
 800afce:	f000 fa83 	bl	800b4d8 <malloc>
 800afd2:	4602      	mov	r2, r0
 800afd4:	6328      	str	r0, [r5, #48]	@ 0x30
 800afd6:	b920      	cbnz	r0, 800afe2 <srand+0x22>
 800afd8:	4b0b      	ldr	r3, [pc, #44]	@ (800b008 <srand+0x48>)
 800afda:	480c      	ldr	r0, [pc, #48]	@ (800b00c <srand+0x4c>)
 800afdc:	2146      	movs	r1, #70	@ 0x46
 800afde:	f000 fa13 	bl	800b408 <__assert_func>
 800afe2:	490b      	ldr	r1, [pc, #44]	@ (800b010 <srand+0x50>)
 800afe4:	4b0b      	ldr	r3, [pc, #44]	@ (800b014 <srand+0x54>)
 800afe6:	e9c0 1300 	strd	r1, r3, [r0]
 800afea:	4b0b      	ldr	r3, [pc, #44]	@ (800b018 <srand+0x58>)
 800afec:	6083      	str	r3, [r0, #8]
 800afee:	230b      	movs	r3, #11
 800aff0:	8183      	strh	r3, [r0, #12]
 800aff2:	2100      	movs	r1, #0
 800aff4:	2001      	movs	r0, #1
 800aff6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800affa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800affc:	2200      	movs	r2, #0
 800affe:	611c      	str	r4, [r3, #16]
 800b000:	615a      	str	r2, [r3, #20]
 800b002:	bd38      	pop	{r3, r4, r5, pc}
 800b004:	2000010c 	.word	0x2000010c
 800b008:	0800c684 	.word	0x0800c684
 800b00c:	0800c69b 	.word	0x0800c69b
 800b010:	abcd330e 	.word	0xabcd330e
 800b014:	e66d1234 	.word	0xe66d1234
 800b018:	0005deec 	.word	0x0005deec

0800b01c <rand>:
 800b01c:	4b16      	ldr	r3, [pc, #88]	@ (800b078 <rand+0x5c>)
 800b01e:	b510      	push	{r4, lr}
 800b020:	681c      	ldr	r4, [r3, #0]
 800b022:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b024:	b9b3      	cbnz	r3, 800b054 <rand+0x38>
 800b026:	2018      	movs	r0, #24
 800b028:	f000 fa56 	bl	800b4d8 <malloc>
 800b02c:	4602      	mov	r2, r0
 800b02e:	6320      	str	r0, [r4, #48]	@ 0x30
 800b030:	b920      	cbnz	r0, 800b03c <rand+0x20>
 800b032:	4b12      	ldr	r3, [pc, #72]	@ (800b07c <rand+0x60>)
 800b034:	4812      	ldr	r0, [pc, #72]	@ (800b080 <rand+0x64>)
 800b036:	2152      	movs	r1, #82	@ 0x52
 800b038:	f000 f9e6 	bl	800b408 <__assert_func>
 800b03c:	4911      	ldr	r1, [pc, #68]	@ (800b084 <rand+0x68>)
 800b03e:	4b12      	ldr	r3, [pc, #72]	@ (800b088 <rand+0x6c>)
 800b040:	e9c0 1300 	strd	r1, r3, [r0]
 800b044:	4b11      	ldr	r3, [pc, #68]	@ (800b08c <rand+0x70>)
 800b046:	6083      	str	r3, [r0, #8]
 800b048:	230b      	movs	r3, #11
 800b04a:	8183      	strh	r3, [r0, #12]
 800b04c:	2100      	movs	r1, #0
 800b04e:	2001      	movs	r0, #1
 800b050:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b054:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b056:	480e      	ldr	r0, [pc, #56]	@ (800b090 <rand+0x74>)
 800b058:	690b      	ldr	r3, [r1, #16]
 800b05a:	694c      	ldr	r4, [r1, #20]
 800b05c:	4a0d      	ldr	r2, [pc, #52]	@ (800b094 <rand+0x78>)
 800b05e:	4358      	muls	r0, r3
 800b060:	fb02 0004 	mla	r0, r2, r4, r0
 800b064:	fba3 3202 	umull	r3, r2, r3, r2
 800b068:	3301      	adds	r3, #1
 800b06a:	eb40 0002 	adc.w	r0, r0, r2
 800b06e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b072:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b076:	bd10      	pop	{r4, pc}
 800b078:	2000010c 	.word	0x2000010c
 800b07c:	0800c684 	.word	0x0800c684
 800b080:	0800c69b 	.word	0x0800c69b
 800b084:	abcd330e 	.word	0xabcd330e
 800b088:	e66d1234 	.word	0xe66d1234
 800b08c:	0005deec 	.word	0x0005deec
 800b090:	5851f42d 	.word	0x5851f42d
 800b094:	4c957f2d 	.word	0x4c957f2d

0800b098 <std>:
 800b098:	2300      	movs	r3, #0
 800b09a:	b510      	push	{r4, lr}
 800b09c:	4604      	mov	r4, r0
 800b09e:	e9c0 3300 	strd	r3, r3, [r0]
 800b0a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b0a6:	6083      	str	r3, [r0, #8]
 800b0a8:	8181      	strh	r1, [r0, #12]
 800b0aa:	6643      	str	r3, [r0, #100]	@ 0x64
 800b0ac:	81c2      	strh	r2, [r0, #14]
 800b0ae:	6183      	str	r3, [r0, #24]
 800b0b0:	4619      	mov	r1, r3
 800b0b2:	2208      	movs	r2, #8
 800b0b4:	305c      	adds	r0, #92	@ 0x5c
 800b0b6:	f000 f92a 	bl	800b30e <memset>
 800b0ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b0f0 <std+0x58>)
 800b0bc:	6263      	str	r3, [r4, #36]	@ 0x24
 800b0be:	4b0d      	ldr	r3, [pc, #52]	@ (800b0f4 <std+0x5c>)
 800b0c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b0c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b0f8 <std+0x60>)
 800b0c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b0c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b0fc <std+0x64>)
 800b0c8:	6323      	str	r3, [r4, #48]	@ 0x30
 800b0ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b100 <std+0x68>)
 800b0cc:	6224      	str	r4, [r4, #32]
 800b0ce:	429c      	cmp	r4, r3
 800b0d0:	d006      	beq.n	800b0e0 <std+0x48>
 800b0d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b0d6:	4294      	cmp	r4, r2
 800b0d8:	d002      	beq.n	800b0e0 <std+0x48>
 800b0da:	33d0      	adds	r3, #208	@ 0xd0
 800b0dc:	429c      	cmp	r4, r3
 800b0de:	d105      	bne.n	800b0ec <std+0x54>
 800b0e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b0e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0e8:	f000 b98a 	b.w	800b400 <__retarget_lock_init_recursive>
 800b0ec:	bd10      	pop	{r4, pc}
 800b0ee:	bf00      	nop
 800b0f0:	0800b289 	.word	0x0800b289
 800b0f4:	0800b2ab 	.word	0x0800b2ab
 800b0f8:	0800b2e3 	.word	0x0800b2e3
 800b0fc:	0800b307 	.word	0x0800b307
 800b100:	20001f10 	.word	0x20001f10

0800b104 <stdio_exit_handler>:
 800b104:	4a02      	ldr	r2, [pc, #8]	@ (800b110 <stdio_exit_handler+0xc>)
 800b106:	4903      	ldr	r1, [pc, #12]	@ (800b114 <stdio_exit_handler+0x10>)
 800b108:	4803      	ldr	r0, [pc, #12]	@ (800b118 <stdio_exit_handler+0x14>)
 800b10a:	f000 b869 	b.w	800b1e0 <_fwalk_sglue>
 800b10e:	bf00      	nop
 800b110:	20000100 	.word	0x20000100
 800b114:	0800bd15 	.word	0x0800bd15
 800b118:	20000110 	.word	0x20000110

0800b11c <cleanup_stdio>:
 800b11c:	6841      	ldr	r1, [r0, #4]
 800b11e:	4b0c      	ldr	r3, [pc, #48]	@ (800b150 <cleanup_stdio+0x34>)
 800b120:	4299      	cmp	r1, r3
 800b122:	b510      	push	{r4, lr}
 800b124:	4604      	mov	r4, r0
 800b126:	d001      	beq.n	800b12c <cleanup_stdio+0x10>
 800b128:	f000 fdf4 	bl	800bd14 <_fflush_r>
 800b12c:	68a1      	ldr	r1, [r4, #8]
 800b12e:	4b09      	ldr	r3, [pc, #36]	@ (800b154 <cleanup_stdio+0x38>)
 800b130:	4299      	cmp	r1, r3
 800b132:	d002      	beq.n	800b13a <cleanup_stdio+0x1e>
 800b134:	4620      	mov	r0, r4
 800b136:	f000 fded 	bl	800bd14 <_fflush_r>
 800b13a:	68e1      	ldr	r1, [r4, #12]
 800b13c:	4b06      	ldr	r3, [pc, #24]	@ (800b158 <cleanup_stdio+0x3c>)
 800b13e:	4299      	cmp	r1, r3
 800b140:	d004      	beq.n	800b14c <cleanup_stdio+0x30>
 800b142:	4620      	mov	r0, r4
 800b144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b148:	f000 bde4 	b.w	800bd14 <_fflush_r>
 800b14c:	bd10      	pop	{r4, pc}
 800b14e:	bf00      	nop
 800b150:	20001f10 	.word	0x20001f10
 800b154:	20001f78 	.word	0x20001f78
 800b158:	20001fe0 	.word	0x20001fe0

0800b15c <global_stdio_init.part.0>:
 800b15c:	b510      	push	{r4, lr}
 800b15e:	4b0b      	ldr	r3, [pc, #44]	@ (800b18c <global_stdio_init.part.0+0x30>)
 800b160:	4c0b      	ldr	r4, [pc, #44]	@ (800b190 <global_stdio_init.part.0+0x34>)
 800b162:	4a0c      	ldr	r2, [pc, #48]	@ (800b194 <global_stdio_init.part.0+0x38>)
 800b164:	601a      	str	r2, [r3, #0]
 800b166:	4620      	mov	r0, r4
 800b168:	2200      	movs	r2, #0
 800b16a:	2104      	movs	r1, #4
 800b16c:	f7ff ff94 	bl	800b098 <std>
 800b170:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b174:	2201      	movs	r2, #1
 800b176:	2109      	movs	r1, #9
 800b178:	f7ff ff8e 	bl	800b098 <std>
 800b17c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b180:	2202      	movs	r2, #2
 800b182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b186:	2112      	movs	r1, #18
 800b188:	f7ff bf86 	b.w	800b098 <std>
 800b18c:	20002048 	.word	0x20002048
 800b190:	20001f10 	.word	0x20001f10
 800b194:	0800b105 	.word	0x0800b105

0800b198 <__sfp_lock_acquire>:
 800b198:	4801      	ldr	r0, [pc, #4]	@ (800b1a0 <__sfp_lock_acquire+0x8>)
 800b19a:	f000 b932 	b.w	800b402 <__retarget_lock_acquire_recursive>
 800b19e:	bf00      	nop
 800b1a0:	20002051 	.word	0x20002051

0800b1a4 <__sfp_lock_release>:
 800b1a4:	4801      	ldr	r0, [pc, #4]	@ (800b1ac <__sfp_lock_release+0x8>)
 800b1a6:	f000 b92d 	b.w	800b404 <__retarget_lock_release_recursive>
 800b1aa:	bf00      	nop
 800b1ac:	20002051 	.word	0x20002051

0800b1b0 <__sinit>:
 800b1b0:	b510      	push	{r4, lr}
 800b1b2:	4604      	mov	r4, r0
 800b1b4:	f7ff fff0 	bl	800b198 <__sfp_lock_acquire>
 800b1b8:	6a23      	ldr	r3, [r4, #32]
 800b1ba:	b11b      	cbz	r3, 800b1c4 <__sinit+0x14>
 800b1bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1c0:	f7ff bff0 	b.w	800b1a4 <__sfp_lock_release>
 800b1c4:	4b04      	ldr	r3, [pc, #16]	@ (800b1d8 <__sinit+0x28>)
 800b1c6:	6223      	str	r3, [r4, #32]
 800b1c8:	4b04      	ldr	r3, [pc, #16]	@ (800b1dc <__sinit+0x2c>)
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d1f5      	bne.n	800b1bc <__sinit+0xc>
 800b1d0:	f7ff ffc4 	bl	800b15c <global_stdio_init.part.0>
 800b1d4:	e7f2      	b.n	800b1bc <__sinit+0xc>
 800b1d6:	bf00      	nop
 800b1d8:	0800b11d 	.word	0x0800b11d
 800b1dc:	20002048 	.word	0x20002048

0800b1e0 <_fwalk_sglue>:
 800b1e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1e4:	4607      	mov	r7, r0
 800b1e6:	4688      	mov	r8, r1
 800b1e8:	4614      	mov	r4, r2
 800b1ea:	2600      	movs	r6, #0
 800b1ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b1f0:	f1b9 0901 	subs.w	r9, r9, #1
 800b1f4:	d505      	bpl.n	800b202 <_fwalk_sglue+0x22>
 800b1f6:	6824      	ldr	r4, [r4, #0]
 800b1f8:	2c00      	cmp	r4, #0
 800b1fa:	d1f7      	bne.n	800b1ec <_fwalk_sglue+0xc>
 800b1fc:	4630      	mov	r0, r6
 800b1fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b202:	89ab      	ldrh	r3, [r5, #12]
 800b204:	2b01      	cmp	r3, #1
 800b206:	d907      	bls.n	800b218 <_fwalk_sglue+0x38>
 800b208:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b20c:	3301      	adds	r3, #1
 800b20e:	d003      	beq.n	800b218 <_fwalk_sglue+0x38>
 800b210:	4629      	mov	r1, r5
 800b212:	4638      	mov	r0, r7
 800b214:	47c0      	blx	r8
 800b216:	4306      	orrs	r6, r0
 800b218:	3568      	adds	r5, #104	@ 0x68
 800b21a:	e7e9      	b.n	800b1f0 <_fwalk_sglue+0x10>

0800b21c <sniprintf>:
 800b21c:	b40c      	push	{r2, r3}
 800b21e:	b530      	push	{r4, r5, lr}
 800b220:	4b18      	ldr	r3, [pc, #96]	@ (800b284 <sniprintf+0x68>)
 800b222:	1e0c      	subs	r4, r1, #0
 800b224:	681d      	ldr	r5, [r3, #0]
 800b226:	b09d      	sub	sp, #116	@ 0x74
 800b228:	da08      	bge.n	800b23c <sniprintf+0x20>
 800b22a:	238b      	movs	r3, #139	@ 0x8b
 800b22c:	602b      	str	r3, [r5, #0]
 800b22e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b232:	b01d      	add	sp, #116	@ 0x74
 800b234:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b238:	b002      	add	sp, #8
 800b23a:	4770      	bx	lr
 800b23c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b240:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b244:	f04f 0300 	mov.w	r3, #0
 800b248:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b24a:	bf14      	ite	ne
 800b24c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b250:	4623      	moveq	r3, r4
 800b252:	9304      	str	r3, [sp, #16]
 800b254:	9307      	str	r3, [sp, #28]
 800b256:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b25a:	9002      	str	r0, [sp, #8]
 800b25c:	9006      	str	r0, [sp, #24]
 800b25e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b262:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b264:	ab21      	add	r3, sp, #132	@ 0x84
 800b266:	a902      	add	r1, sp, #8
 800b268:	4628      	mov	r0, r5
 800b26a:	9301      	str	r3, [sp, #4]
 800b26c:	f000 fa46 	bl	800b6fc <_svfiprintf_r>
 800b270:	1c43      	adds	r3, r0, #1
 800b272:	bfbc      	itt	lt
 800b274:	238b      	movlt	r3, #139	@ 0x8b
 800b276:	602b      	strlt	r3, [r5, #0]
 800b278:	2c00      	cmp	r4, #0
 800b27a:	d0da      	beq.n	800b232 <sniprintf+0x16>
 800b27c:	9b02      	ldr	r3, [sp, #8]
 800b27e:	2200      	movs	r2, #0
 800b280:	701a      	strb	r2, [r3, #0]
 800b282:	e7d6      	b.n	800b232 <sniprintf+0x16>
 800b284:	2000010c 	.word	0x2000010c

0800b288 <__sread>:
 800b288:	b510      	push	{r4, lr}
 800b28a:	460c      	mov	r4, r1
 800b28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b290:	f000 f868 	bl	800b364 <_read_r>
 800b294:	2800      	cmp	r0, #0
 800b296:	bfab      	itete	ge
 800b298:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b29a:	89a3      	ldrhlt	r3, [r4, #12]
 800b29c:	181b      	addge	r3, r3, r0
 800b29e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b2a2:	bfac      	ite	ge
 800b2a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b2a6:	81a3      	strhlt	r3, [r4, #12]
 800b2a8:	bd10      	pop	{r4, pc}

0800b2aa <__swrite>:
 800b2aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2ae:	461f      	mov	r7, r3
 800b2b0:	898b      	ldrh	r3, [r1, #12]
 800b2b2:	05db      	lsls	r3, r3, #23
 800b2b4:	4605      	mov	r5, r0
 800b2b6:	460c      	mov	r4, r1
 800b2b8:	4616      	mov	r6, r2
 800b2ba:	d505      	bpl.n	800b2c8 <__swrite+0x1e>
 800b2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2c0:	2302      	movs	r3, #2
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f000 f83c 	bl	800b340 <_lseek_r>
 800b2c8:	89a3      	ldrh	r3, [r4, #12]
 800b2ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b2d2:	81a3      	strh	r3, [r4, #12]
 800b2d4:	4632      	mov	r2, r6
 800b2d6:	463b      	mov	r3, r7
 800b2d8:	4628      	mov	r0, r5
 800b2da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2de:	f000 b853 	b.w	800b388 <_write_r>

0800b2e2 <__sseek>:
 800b2e2:	b510      	push	{r4, lr}
 800b2e4:	460c      	mov	r4, r1
 800b2e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2ea:	f000 f829 	bl	800b340 <_lseek_r>
 800b2ee:	1c43      	adds	r3, r0, #1
 800b2f0:	89a3      	ldrh	r3, [r4, #12]
 800b2f2:	bf15      	itete	ne
 800b2f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b2f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b2fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b2fe:	81a3      	strheq	r3, [r4, #12]
 800b300:	bf18      	it	ne
 800b302:	81a3      	strhne	r3, [r4, #12]
 800b304:	bd10      	pop	{r4, pc}

0800b306 <__sclose>:
 800b306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b30a:	f000 b809 	b.w	800b320 <_close_r>

0800b30e <memset>:
 800b30e:	4402      	add	r2, r0
 800b310:	4603      	mov	r3, r0
 800b312:	4293      	cmp	r3, r2
 800b314:	d100      	bne.n	800b318 <memset+0xa>
 800b316:	4770      	bx	lr
 800b318:	f803 1b01 	strb.w	r1, [r3], #1
 800b31c:	e7f9      	b.n	800b312 <memset+0x4>
	...

0800b320 <_close_r>:
 800b320:	b538      	push	{r3, r4, r5, lr}
 800b322:	4d06      	ldr	r5, [pc, #24]	@ (800b33c <_close_r+0x1c>)
 800b324:	2300      	movs	r3, #0
 800b326:	4604      	mov	r4, r0
 800b328:	4608      	mov	r0, r1
 800b32a:	602b      	str	r3, [r5, #0]
 800b32c:	f7f6 fb04 	bl	8001938 <_close>
 800b330:	1c43      	adds	r3, r0, #1
 800b332:	d102      	bne.n	800b33a <_close_r+0x1a>
 800b334:	682b      	ldr	r3, [r5, #0]
 800b336:	b103      	cbz	r3, 800b33a <_close_r+0x1a>
 800b338:	6023      	str	r3, [r4, #0]
 800b33a:	bd38      	pop	{r3, r4, r5, pc}
 800b33c:	2000204c 	.word	0x2000204c

0800b340 <_lseek_r>:
 800b340:	b538      	push	{r3, r4, r5, lr}
 800b342:	4d07      	ldr	r5, [pc, #28]	@ (800b360 <_lseek_r+0x20>)
 800b344:	4604      	mov	r4, r0
 800b346:	4608      	mov	r0, r1
 800b348:	4611      	mov	r1, r2
 800b34a:	2200      	movs	r2, #0
 800b34c:	602a      	str	r2, [r5, #0]
 800b34e:	461a      	mov	r2, r3
 800b350:	f7f6 fb19 	bl	8001986 <_lseek>
 800b354:	1c43      	adds	r3, r0, #1
 800b356:	d102      	bne.n	800b35e <_lseek_r+0x1e>
 800b358:	682b      	ldr	r3, [r5, #0]
 800b35a:	b103      	cbz	r3, 800b35e <_lseek_r+0x1e>
 800b35c:	6023      	str	r3, [r4, #0]
 800b35e:	bd38      	pop	{r3, r4, r5, pc}
 800b360:	2000204c 	.word	0x2000204c

0800b364 <_read_r>:
 800b364:	b538      	push	{r3, r4, r5, lr}
 800b366:	4d07      	ldr	r5, [pc, #28]	@ (800b384 <_read_r+0x20>)
 800b368:	4604      	mov	r4, r0
 800b36a:	4608      	mov	r0, r1
 800b36c:	4611      	mov	r1, r2
 800b36e:	2200      	movs	r2, #0
 800b370:	602a      	str	r2, [r5, #0]
 800b372:	461a      	mov	r2, r3
 800b374:	f7f6 faa7 	bl	80018c6 <_read>
 800b378:	1c43      	adds	r3, r0, #1
 800b37a:	d102      	bne.n	800b382 <_read_r+0x1e>
 800b37c:	682b      	ldr	r3, [r5, #0]
 800b37e:	b103      	cbz	r3, 800b382 <_read_r+0x1e>
 800b380:	6023      	str	r3, [r4, #0]
 800b382:	bd38      	pop	{r3, r4, r5, pc}
 800b384:	2000204c 	.word	0x2000204c

0800b388 <_write_r>:
 800b388:	b538      	push	{r3, r4, r5, lr}
 800b38a:	4d07      	ldr	r5, [pc, #28]	@ (800b3a8 <_write_r+0x20>)
 800b38c:	4604      	mov	r4, r0
 800b38e:	4608      	mov	r0, r1
 800b390:	4611      	mov	r1, r2
 800b392:	2200      	movs	r2, #0
 800b394:	602a      	str	r2, [r5, #0]
 800b396:	461a      	mov	r2, r3
 800b398:	f7f6 fab2 	bl	8001900 <_write>
 800b39c:	1c43      	adds	r3, r0, #1
 800b39e:	d102      	bne.n	800b3a6 <_write_r+0x1e>
 800b3a0:	682b      	ldr	r3, [r5, #0]
 800b3a2:	b103      	cbz	r3, 800b3a6 <_write_r+0x1e>
 800b3a4:	6023      	str	r3, [r4, #0]
 800b3a6:	bd38      	pop	{r3, r4, r5, pc}
 800b3a8:	2000204c 	.word	0x2000204c

0800b3ac <__errno>:
 800b3ac:	4b01      	ldr	r3, [pc, #4]	@ (800b3b4 <__errno+0x8>)
 800b3ae:	6818      	ldr	r0, [r3, #0]
 800b3b0:	4770      	bx	lr
 800b3b2:	bf00      	nop
 800b3b4:	2000010c 	.word	0x2000010c

0800b3b8 <__libc_init_array>:
 800b3b8:	b570      	push	{r4, r5, r6, lr}
 800b3ba:	4d0d      	ldr	r5, [pc, #52]	@ (800b3f0 <__libc_init_array+0x38>)
 800b3bc:	4c0d      	ldr	r4, [pc, #52]	@ (800b3f4 <__libc_init_array+0x3c>)
 800b3be:	1b64      	subs	r4, r4, r5
 800b3c0:	10a4      	asrs	r4, r4, #2
 800b3c2:	2600      	movs	r6, #0
 800b3c4:	42a6      	cmp	r6, r4
 800b3c6:	d109      	bne.n	800b3dc <__libc_init_array+0x24>
 800b3c8:	4d0b      	ldr	r5, [pc, #44]	@ (800b3f8 <__libc_init_array+0x40>)
 800b3ca:	4c0c      	ldr	r4, [pc, #48]	@ (800b3fc <__libc_init_array+0x44>)
 800b3cc:	f000 ffee 	bl	800c3ac <_init>
 800b3d0:	1b64      	subs	r4, r4, r5
 800b3d2:	10a4      	asrs	r4, r4, #2
 800b3d4:	2600      	movs	r6, #0
 800b3d6:	42a6      	cmp	r6, r4
 800b3d8:	d105      	bne.n	800b3e6 <__libc_init_array+0x2e>
 800b3da:	bd70      	pop	{r4, r5, r6, pc}
 800b3dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3e0:	4798      	blx	r3
 800b3e2:	3601      	adds	r6, #1
 800b3e4:	e7ee      	b.n	800b3c4 <__libc_init_array+0xc>
 800b3e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3ea:	4798      	blx	r3
 800b3ec:	3601      	adds	r6, #1
 800b3ee:	e7f2      	b.n	800b3d6 <__libc_init_array+0x1e>
 800b3f0:	0800c76c 	.word	0x0800c76c
 800b3f4:	0800c76c 	.word	0x0800c76c
 800b3f8:	0800c76c 	.word	0x0800c76c
 800b3fc:	0800c770 	.word	0x0800c770

0800b400 <__retarget_lock_init_recursive>:
 800b400:	4770      	bx	lr

0800b402 <__retarget_lock_acquire_recursive>:
 800b402:	4770      	bx	lr

0800b404 <__retarget_lock_release_recursive>:
 800b404:	4770      	bx	lr
	...

0800b408 <__assert_func>:
 800b408:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b40a:	4614      	mov	r4, r2
 800b40c:	461a      	mov	r2, r3
 800b40e:	4b09      	ldr	r3, [pc, #36]	@ (800b434 <__assert_func+0x2c>)
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	4605      	mov	r5, r0
 800b414:	68d8      	ldr	r0, [r3, #12]
 800b416:	b14c      	cbz	r4, 800b42c <__assert_func+0x24>
 800b418:	4b07      	ldr	r3, [pc, #28]	@ (800b438 <__assert_func+0x30>)
 800b41a:	9100      	str	r1, [sp, #0]
 800b41c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b420:	4906      	ldr	r1, [pc, #24]	@ (800b43c <__assert_func+0x34>)
 800b422:	462b      	mov	r3, r5
 800b424:	f000 fc9e 	bl	800bd64 <fiprintf>
 800b428:	f000 fce6 	bl	800bdf8 <abort>
 800b42c:	4b04      	ldr	r3, [pc, #16]	@ (800b440 <__assert_func+0x38>)
 800b42e:	461c      	mov	r4, r3
 800b430:	e7f3      	b.n	800b41a <__assert_func+0x12>
 800b432:	bf00      	nop
 800b434:	2000010c 	.word	0x2000010c
 800b438:	0800c6f3 	.word	0x0800c6f3
 800b43c:	0800c700 	.word	0x0800c700
 800b440:	0800c72e 	.word	0x0800c72e

0800b444 <_free_r>:
 800b444:	b538      	push	{r3, r4, r5, lr}
 800b446:	4605      	mov	r5, r0
 800b448:	2900      	cmp	r1, #0
 800b44a:	d041      	beq.n	800b4d0 <_free_r+0x8c>
 800b44c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b450:	1f0c      	subs	r4, r1, #4
 800b452:	2b00      	cmp	r3, #0
 800b454:	bfb8      	it	lt
 800b456:	18e4      	addlt	r4, r4, r3
 800b458:	f000 f8e8 	bl	800b62c <__malloc_lock>
 800b45c:	4a1d      	ldr	r2, [pc, #116]	@ (800b4d4 <_free_r+0x90>)
 800b45e:	6813      	ldr	r3, [r2, #0]
 800b460:	b933      	cbnz	r3, 800b470 <_free_r+0x2c>
 800b462:	6063      	str	r3, [r4, #4]
 800b464:	6014      	str	r4, [r2, #0]
 800b466:	4628      	mov	r0, r5
 800b468:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b46c:	f000 b8e4 	b.w	800b638 <__malloc_unlock>
 800b470:	42a3      	cmp	r3, r4
 800b472:	d908      	bls.n	800b486 <_free_r+0x42>
 800b474:	6820      	ldr	r0, [r4, #0]
 800b476:	1821      	adds	r1, r4, r0
 800b478:	428b      	cmp	r3, r1
 800b47a:	bf01      	itttt	eq
 800b47c:	6819      	ldreq	r1, [r3, #0]
 800b47e:	685b      	ldreq	r3, [r3, #4]
 800b480:	1809      	addeq	r1, r1, r0
 800b482:	6021      	streq	r1, [r4, #0]
 800b484:	e7ed      	b.n	800b462 <_free_r+0x1e>
 800b486:	461a      	mov	r2, r3
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	b10b      	cbz	r3, 800b490 <_free_r+0x4c>
 800b48c:	42a3      	cmp	r3, r4
 800b48e:	d9fa      	bls.n	800b486 <_free_r+0x42>
 800b490:	6811      	ldr	r1, [r2, #0]
 800b492:	1850      	adds	r0, r2, r1
 800b494:	42a0      	cmp	r0, r4
 800b496:	d10b      	bne.n	800b4b0 <_free_r+0x6c>
 800b498:	6820      	ldr	r0, [r4, #0]
 800b49a:	4401      	add	r1, r0
 800b49c:	1850      	adds	r0, r2, r1
 800b49e:	4283      	cmp	r3, r0
 800b4a0:	6011      	str	r1, [r2, #0]
 800b4a2:	d1e0      	bne.n	800b466 <_free_r+0x22>
 800b4a4:	6818      	ldr	r0, [r3, #0]
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	6053      	str	r3, [r2, #4]
 800b4aa:	4408      	add	r0, r1
 800b4ac:	6010      	str	r0, [r2, #0]
 800b4ae:	e7da      	b.n	800b466 <_free_r+0x22>
 800b4b0:	d902      	bls.n	800b4b8 <_free_r+0x74>
 800b4b2:	230c      	movs	r3, #12
 800b4b4:	602b      	str	r3, [r5, #0]
 800b4b6:	e7d6      	b.n	800b466 <_free_r+0x22>
 800b4b8:	6820      	ldr	r0, [r4, #0]
 800b4ba:	1821      	adds	r1, r4, r0
 800b4bc:	428b      	cmp	r3, r1
 800b4be:	bf04      	itt	eq
 800b4c0:	6819      	ldreq	r1, [r3, #0]
 800b4c2:	685b      	ldreq	r3, [r3, #4]
 800b4c4:	6063      	str	r3, [r4, #4]
 800b4c6:	bf04      	itt	eq
 800b4c8:	1809      	addeq	r1, r1, r0
 800b4ca:	6021      	streq	r1, [r4, #0]
 800b4cc:	6054      	str	r4, [r2, #4]
 800b4ce:	e7ca      	b.n	800b466 <_free_r+0x22>
 800b4d0:	bd38      	pop	{r3, r4, r5, pc}
 800b4d2:	bf00      	nop
 800b4d4:	20002058 	.word	0x20002058

0800b4d8 <malloc>:
 800b4d8:	4b02      	ldr	r3, [pc, #8]	@ (800b4e4 <malloc+0xc>)
 800b4da:	4601      	mov	r1, r0
 800b4dc:	6818      	ldr	r0, [r3, #0]
 800b4de:	f000 b825 	b.w	800b52c <_malloc_r>
 800b4e2:	bf00      	nop
 800b4e4:	2000010c 	.word	0x2000010c

0800b4e8 <sbrk_aligned>:
 800b4e8:	b570      	push	{r4, r5, r6, lr}
 800b4ea:	4e0f      	ldr	r6, [pc, #60]	@ (800b528 <sbrk_aligned+0x40>)
 800b4ec:	460c      	mov	r4, r1
 800b4ee:	6831      	ldr	r1, [r6, #0]
 800b4f0:	4605      	mov	r5, r0
 800b4f2:	b911      	cbnz	r1, 800b4fa <sbrk_aligned+0x12>
 800b4f4:	f000 fc62 	bl	800bdbc <_sbrk_r>
 800b4f8:	6030      	str	r0, [r6, #0]
 800b4fa:	4621      	mov	r1, r4
 800b4fc:	4628      	mov	r0, r5
 800b4fe:	f000 fc5d 	bl	800bdbc <_sbrk_r>
 800b502:	1c43      	adds	r3, r0, #1
 800b504:	d103      	bne.n	800b50e <sbrk_aligned+0x26>
 800b506:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b50a:	4620      	mov	r0, r4
 800b50c:	bd70      	pop	{r4, r5, r6, pc}
 800b50e:	1cc4      	adds	r4, r0, #3
 800b510:	f024 0403 	bic.w	r4, r4, #3
 800b514:	42a0      	cmp	r0, r4
 800b516:	d0f8      	beq.n	800b50a <sbrk_aligned+0x22>
 800b518:	1a21      	subs	r1, r4, r0
 800b51a:	4628      	mov	r0, r5
 800b51c:	f000 fc4e 	bl	800bdbc <_sbrk_r>
 800b520:	3001      	adds	r0, #1
 800b522:	d1f2      	bne.n	800b50a <sbrk_aligned+0x22>
 800b524:	e7ef      	b.n	800b506 <sbrk_aligned+0x1e>
 800b526:	bf00      	nop
 800b528:	20002054 	.word	0x20002054

0800b52c <_malloc_r>:
 800b52c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b530:	1ccd      	adds	r5, r1, #3
 800b532:	f025 0503 	bic.w	r5, r5, #3
 800b536:	3508      	adds	r5, #8
 800b538:	2d0c      	cmp	r5, #12
 800b53a:	bf38      	it	cc
 800b53c:	250c      	movcc	r5, #12
 800b53e:	2d00      	cmp	r5, #0
 800b540:	4606      	mov	r6, r0
 800b542:	db01      	blt.n	800b548 <_malloc_r+0x1c>
 800b544:	42a9      	cmp	r1, r5
 800b546:	d904      	bls.n	800b552 <_malloc_r+0x26>
 800b548:	230c      	movs	r3, #12
 800b54a:	6033      	str	r3, [r6, #0]
 800b54c:	2000      	movs	r0, #0
 800b54e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b552:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b628 <_malloc_r+0xfc>
 800b556:	f000 f869 	bl	800b62c <__malloc_lock>
 800b55a:	f8d8 3000 	ldr.w	r3, [r8]
 800b55e:	461c      	mov	r4, r3
 800b560:	bb44      	cbnz	r4, 800b5b4 <_malloc_r+0x88>
 800b562:	4629      	mov	r1, r5
 800b564:	4630      	mov	r0, r6
 800b566:	f7ff ffbf 	bl	800b4e8 <sbrk_aligned>
 800b56a:	1c43      	adds	r3, r0, #1
 800b56c:	4604      	mov	r4, r0
 800b56e:	d158      	bne.n	800b622 <_malloc_r+0xf6>
 800b570:	f8d8 4000 	ldr.w	r4, [r8]
 800b574:	4627      	mov	r7, r4
 800b576:	2f00      	cmp	r7, #0
 800b578:	d143      	bne.n	800b602 <_malloc_r+0xd6>
 800b57a:	2c00      	cmp	r4, #0
 800b57c:	d04b      	beq.n	800b616 <_malloc_r+0xea>
 800b57e:	6823      	ldr	r3, [r4, #0]
 800b580:	4639      	mov	r1, r7
 800b582:	4630      	mov	r0, r6
 800b584:	eb04 0903 	add.w	r9, r4, r3
 800b588:	f000 fc18 	bl	800bdbc <_sbrk_r>
 800b58c:	4581      	cmp	r9, r0
 800b58e:	d142      	bne.n	800b616 <_malloc_r+0xea>
 800b590:	6821      	ldr	r1, [r4, #0]
 800b592:	1a6d      	subs	r5, r5, r1
 800b594:	4629      	mov	r1, r5
 800b596:	4630      	mov	r0, r6
 800b598:	f7ff ffa6 	bl	800b4e8 <sbrk_aligned>
 800b59c:	3001      	adds	r0, #1
 800b59e:	d03a      	beq.n	800b616 <_malloc_r+0xea>
 800b5a0:	6823      	ldr	r3, [r4, #0]
 800b5a2:	442b      	add	r3, r5
 800b5a4:	6023      	str	r3, [r4, #0]
 800b5a6:	f8d8 3000 	ldr.w	r3, [r8]
 800b5aa:	685a      	ldr	r2, [r3, #4]
 800b5ac:	bb62      	cbnz	r2, 800b608 <_malloc_r+0xdc>
 800b5ae:	f8c8 7000 	str.w	r7, [r8]
 800b5b2:	e00f      	b.n	800b5d4 <_malloc_r+0xa8>
 800b5b4:	6822      	ldr	r2, [r4, #0]
 800b5b6:	1b52      	subs	r2, r2, r5
 800b5b8:	d420      	bmi.n	800b5fc <_malloc_r+0xd0>
 800b5ba:	2a0b      	cmp	r2, #11
 800b5bc:	d917      	bls.n	800b5ee <_malloc_r+0xc2>
 800b5be:	1961      	adds	r1, r4, r5
 800b5c0:	42a3      	cmp	r3, r4
 800b5c2:	6025      	str	r5, [r4, #0]
 800b5c4:	bf18      	it	ne
 800b5c6:	6059      	strne	r1, [r3, #4]
 800b5c8:	6863      	ldr	r3, [r4, #4]
 800b5ca:	bf08      	it	eq
 800b5cc:	f8c8 1000 	streq.w	r1, [r8]
 800b5d0:	5162      	str	r2, [r4, r5]
 800b5d2:	604b      	str	r3, [r1, #4]
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	f000 f82f 	bl	800b638 <__malloc_unlock>
 800b5da:	f104 000b 	add.w	r0, r4, #11
 800b5de:	1d23      	adds	r3, r4, #4
 800b5e0:	f020 0007 	bic.w	r0, r0, #7
 800b5e4:	1ac2      	subs	r2, r0, r3
 800b5e6:	bf1c      	itt	ne
 800b5e8:	1a1b      	subne	r3, r3, r0
 800b5ea:	50a3      	strne	r3, [r4, r2]
 800b5ec:	e7af      	b.n	800b54e <_malloc_r+0x22>
 800b5ee:	6862      	ldr	r2, [r4, #4]
 800b5f0:	42a3      	cmp	r3, r4
 800b5f2:	bf0c      	ite	eq
 800b5f4:	f8c8 2000 	streq.w	r2, [r8]
 800b5f8:	605a      	strne	r2, [r3, #4]
 800b5fa:	e7eb      	b.n	800b5d4 <_malloc_r+0xa8>
 800b5fc:	4623      	mov	r3, r4
 800b5fe:	6864      	ldr	r4, [r4, #4]
 800b600:	e7ae      	b.n	800b560 <_malloc_r+0x34>
 800b602:	463c      	mov	r4, r7
 800b604:	687f      	ldr	r7, [r7, #4]
 800b606:	e7b6      	b.n	800b576 <_malloc_r+0x4a>
 800b608:	461a      	mov	r2, r3
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	42a3      	cmp	r3, r4
 800b60e:	d1fb      	bne.n	800b608 <_malloc_r+0xdc>
 800b610:	2300      	movs	r3, #0
 800b612:	6053      	str	r3, [r2, #4]
 800b614:	e7de      	b.n	800b5d4 <_malloc_r+0xa8>
 800b616:	230c      	movs	r3, #12
 800b618:	6033      	str	r3, [r6, #0]
 800b61a:	4630      	mov	r0, r6
 800b61c:	f000 f80c 	bl	800b638 <__malloc_unlock>
 800b620:	e794      	b.n	800b54c <_malloc_r+0x20>
 800b622:	6005      	str	r5, [r0, #0]
 800b624:	e7d6      	b.n	800b5d4 <_malloc_r+0xa8>
 800b626:	bf00      	nop
 800b628:	20002058 	.word	0x20002058

0800b62c <__malloc_lock>:
 800b62c:	4801      	ldr	r0, [pc, #4]	@ (800b634 <__malloc_lock+0x8>)
 800b62e:	f7ff bee8 	b.w	800b402 <__retarget_lock_acquire_recursive>
 800b632:	bf00      	nop
 800b634:	20002050 	.word	0x20002050

0800b638 <__malloc_unlock>:
 800b638:	4801      	ldr	r0, [pc, #4]	@ (800b640 <__malloc_unlock+0x8>)
 800b63a:	f7ff bee3 	b.w	800b404 <__retarget_lock_release_recursive>
 800b63e:	bf00      	nop
 800b640:	20002050 	.word	0x20002050

0800b644 <__ssputs_r>:
 800b644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b648:	688e      	ldr	r6, [r1, #8]
 800b64a:	461f      	mov	r7, r3
 800b64c:	42be      	cmp	r6, r7
 800b64e:	680b      	ldr	r3, [r1, #0]
 800b650:	4682      	mov	sl, r0
 800b652:	460c      	mov	r4, r1
 800b654:	4690      	mov	r8, r2
 800b656:	d82d      	bhi.n	800b6b4 <__ssputs_r+0x70>
 800b658:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b65c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b660:	d026      	beq.n	800b6b0 <__ssputs_r+0x6c>
 800b662:	6965      	ldr	r5, [r4, #20]
 800b664:	6909      	ldr	r1, [r1, #16]
 800b666:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b66a:	eba3 0901 	sub.w	r9, r3, r1
 800b66e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b672:	1c7b      	adds	r3, r7, #1
 800b674:	444b      	add	r3, r9
 800b676:	106d      	asrs	r5, r5, #1
 800b678:	429d      	cmp	r5, r3
 800b67a:	bf38      	it	cc
 800b67c:	461d      	movcc	r5, r3
 800b67e:	0553      	lsls	r3, r2, #21
 800b680:	d527      	bpl.n	800b6d2 <__ssputs_r+0x8e>
 800b682:	4629      	mov	r1, r5
 800b684:	f7ff ff52 	bl	800b52c <_malloc_r>
 800b688:	4606      	mov	r6, r0
 800b68a:	b360      	cbz	r0, 800b6e6 <__ssputs_r+0xa2>
 800b68c:	6921      	ldr	r1, [r4, #16]
 800b68e:	464a      	mov	r2, r9
 800b690:	f000 fba4 	bl	800bddc <memcpy>
 800b694:	89a3      	ldrh	r3, [r4, #12]
 800b696:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b69a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b69e:	81a3      	strh	r3, [r4, #12]
 800b6a0:	6126      	str	r6, [r4, #16]
 800b6a2:	6165      	str	r5, [r4, #20]
 800b6a4:	444e      	add	r6, r9
 800b6a6:	eba5 0509 	sub.w	r5, r5, r9
 800b6aa:	6026      	str	r6, [r4, #0]
 800b6ac:	60a5      	str	r5, [r4, #8]
 800b6ae:	463e      	mov	r6, r7
 800b6b0:	42be      	cmp	r6, r7
 800b6b2:	d900      	bls.n	800b6b6 <__ssputs_r+0x72>
 800b6b4:	463e      	mov	r6, r7
 800b6b6:	6820      	ldr	r0, [r4, #0]
 800b6b8:	4632      	mov	r2, r6
 800b6ba:	4641      	mov	r1, r8
 800b6bc:	f000 fb64 	bl	800bd88 <memmove>
 800b6c0:	68a3      	ldr	r3, [r4, #8]
 800b6c2:	1b9b      	subs	r3, r3, r6
 800b6c4:	60a3      	str	r3, [r4, #8]
 800b6c6:	6823      	ldr	r3, [r4, #0]
 800b6c8:	4433      	add	r3, r6
 800b6ca:	6023      	str	r3, [r4, #0]
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6d2:	462a      	mov	r2, r5
 800b6d4:	f000 fb97 	bl	800be06 <_realloc_r>
 800b6d8:	4606      	mov	r6, r0
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	d1e0      	bne.n	800b6a0 <__ssputs_r+0x5c>
 800b6de:	6921      	ldr	r1, [r4, #16]
 800b6e0:	4650      	mov	r0, sl
 800b6e2:	f7ff feaf 	bl	800b444 <_free_r>
 800b6e6:	230c      	movs	r3, #12
 800b6e8:	f8ca 3000 	str.w	r3, [sl]
 800b6ec:	89a3      	ldrh	r3, [r4, #12]
 800b6ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6f2:	81a3      	strh	r3, [r4, #12]
 800b6f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b6f8:	e7e9      	b.n	800b6ce <__ssputs_r+0x8a>
	...

0800b6fc <_svfiprintf_r>:
 800b6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b700:	4698      	mov	r8, r3
 800b702:	898b      	ldrh	r3, [r1, #12]
 800b704:	061b      	lsls	r3, r3, #24
 800b706:	b09d      	sub	sp, #116	@ 0x74
 800b708:	4607      	mov	r7, r0
 800b70a:	460d      	mov	r5, r1
 800b70c:	4614      	mov	r4, r2
 800b70e:	d510      	bpl.n	800b732 <_svfiprintf_r+0x36>
 800b710:	690b      	ldr	r3, [r1, #16]
 800b712:	b973      	cbnz	r3, 800b732 <_svfiprintf_r+0x36>
 800b714:	2140      	movs	r1, #64	@ 0x40
 800b716:	f7ff ff09 	bl	800b52c <_malloc_r>
 800b71a:	6028      	str	r0, [r5, #0]
 800b71c:	6128      	str	r0, [r5, #16]
 800b71e:	b930      	cbnz	r0, 800b72e <_svfiprintf_r+0x32>
 800b720:	230c      	movs	r3, #12
 800b722:	603b      	str	r3, [r7, #0]
 800b724:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b728:	b01d      	add	sp, #116	@ 0x74
 800b72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b72e:	2340      	movs	r3, #64	@ 0x40
 800b730:	616b      	str	r3, [r5, #20]
 800b732:	2300      	movs	r3, #0
 800b734:	9309      	str	r3, [sp, #36]	@ 0x24
 800b736:	2320      	movs	r3, #32
 800b738:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b73c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b740:	2330      	movs	r3, #48	@ 0x30
 800b742:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b8e0 <_svfiprintf_r+0x1e4>
 800b746:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b74a:	f04f 0901 	mov.w	r9, #1
 800b74e:	4623      	mov	r3, r4
 800b750:	469a      	mov	sl, r3
 800b752:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b756:	b10a      	cbz	r2, 800b75c <_svfiprintf_r+0x60>
 800b758:	2a25      	cmp	r2, #37	@ 0x25
 800b75a:	d1f9      	bne.n	800b750 <_svfiprintf_r+0x54>
 800b75c:	ebba 0b04 	subs.w	fp, sl, r4
 800b760:	d00b      	beq.n	800b77a <_svfiprintf_r+0x7e>
 800b762:	465b      	mov	r3, fp
 800b764:	4622      	mov	r2, r4
 800b766:	4629      	mov	r1, r5
 800b768:	4638      	mov	r0, r7
 800b76a:	f7ff ff6b 	bl	800b644 <__ssputs_r>
 800b76e:	3001      	adds	r0, #1
 800b770:	f000 80a7 	beq.w	800b8c2 <_svfiprintf_r+0x1c6>
 800b774:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b776:	445a      	add	r2, fp
 800b778:	9209      	str	r2, [sp, #36]	@ 0x24
 800b77a:	f89a 3000 	ldrb.w	r3, [sl]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	f000 809f 	beq.w	800b8c2 <_svfiprintf_r+0x1c6>
 800b784:	2300      	movs	r3, #0
 800b786:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b78a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b78e:	f10a 0a01 	add.w	sl, sl, #1
 800b792:	9304      	str	r3, [sp, #16]
 800b794:	9307      	str	r3, [sp, #28]
 800b796:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b79a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b79c:	4654      	mov	r4, sl
 800b79e:	2205      	movs	r2, #5
 800b7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a4:	484e      	ldr	r0, [pc, #312]	@ (800b8e0 <_svfiprintf_r+0x1e4>)
 800b7a6:	f7f4 fd2b 	bl	8000200 <memchr>
 800b7aa:	9a04      	ldr	r2, [sp, #16]
 800b7ac:	b9d8      	cbnz	r0, 800b7e6 <_svfiprintf_r+0xea>
 800b7ae:	06d0      	lsls	r0, r2, #27
 800b7b0:	bf44      	itt	mi
 800b7b2:	2320      	movmi	r3, #32
 800b7b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7b8:	0711      	lsls	r1, r2, #28
 800b7ba:	bf44      	itt	mi
 800b7bc:	232b      	movmi	r3, #43	@ 0x2b
 800b7be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b7c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7c8:	d015      	beq.n	800b7f6 <_svfiprintf_r+0xfa>
 800b7ca:	9a07      	ldr	r2, [sp, #28]
 800b7cc:	4654      	mov	r4, sl
 800b7ce:	2000      	movs	r0, #0
 800b7d0:	f04f 0c0a 	mov.w	ip, #10
 800b7d4:	4621      	mov	r1, r4
 800b7d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7da:	3b30      	subs	r3, #48	@ 0x30
 800b7dc:	2b09      	cmp	r3, #9
 800b7de:	d94b      	bls.n	800b878 <_svfiprintf_r+0x17c>
 800b7e0:	b1b0      	cbz	r0, 800b810 <_svfiprintf_r+0x114>
 800b7e2:	9207      	str	r2, [sp, #28]
 800b7e4:	e014      	b.n	800b810 <_svfiprintf_r+0x114>
 800b7e6:	eba0 0308 	sub.w	r3, r0, r8
 800b7ea:	fa09 f303 	lsl.w	r3, r9, r3
 800b7ee:	4313      	orrs	r3, r2
 800b7f0:	9304      	str	r3, [sp, #16]
 800b7f2:	46a2      	mov	sl, r4
 800b7f4:	e7d2      	b.n	800b79c <_svfiprintf_r+0xa0>
 800b7f6:	9b03      	ldr	r3, [sp, #12]
 800b7f8:	1d19      	adds	r1, r3, #4
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	9103      	str	r1, [sp, #12]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	bfbb      	ittet	lt
 800b802:	425b      	neglt	r3, r3
 800b804:	f042 0202 	orrlt.w	r2, r2, #2
 800b808:	9307      	strge	r3, [sp, #28]
 800b80a:	9307      	strlt	r3, [sp, #28]
 800b80c:	bfb8      	it	lt
 800b80e:	9204      	strlt	r2, [sp, #16]
 800b810:	7823      	ldrb	r3, [r4, #0]
 800b812:	2b2e      	cmp	r3, #46	@ 0x2e
 800b814:	d10a      	bne.n	800b82c <_svfiprintf_r+0x130>
 800b816:	7863      	ldrb	r3, [r4, #1]
 800b818:	2b2a      	cmp	r3, #42	@ 0x2a
 800b81a:	d132      	bne.n	800b882 <_svfiprintf_r+0x186>
 800b81c:	9b03      	ldr	r3, [sp, #12]
 800b81e:	1d1a      	adds	r2, r3, #4
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	9203      	str	r2, [sp, #12]
 800b824:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b828:	3402      	adds	r4, #2
 800b82a:	9305      	str	r3, [sp, #20]
 800b82c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b8f0 <_svfiprintf_r+0x1f4>
 800b830:	7821      	ldrb	r1, [r4, #0]
 800b832:	2203      	movs	r2, #3
 800b834:	4650      	mov	r0, sl
 800b836:	f7f4 fce3 	bl	8000200 <memchr>
 800b83a:	b138      	cbz	r0, 800b84c <_svfiprintf_r+0x150>
 800b83c:	9b04      	ldr	r3, [sp, #16]
 800b83e:	eba0 000a 	sub.w	r0, r0, sl
 800b842:	2240      	movs	r2, #64	@ 0x40
 800b844:	4082      	lsls	r2, r0
 800b846:	4313      	orrs	r3, r2
 800b848:	3401      	adds	r4, #1
 800b84a:	9304      	str	r3, [sp, #16]
 800b84c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b850:	4824      	ldr	r0, [pc, #144]	@ (800b8e4 <_svfiprintf_r+0x1e8>)
 800b852:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b856:	2206      	movs	r2, #6
 800b858:	f7f4 fcd2 	bl	8000200 <memchr>
 800b85c:	2800      	cmp	r0, #0
 800b85e:	d036      	beq.n	800b8ce <_svfiprintf_r+0x1d2>
 800b860:	4b21      	ldr	r3, [pc, #132]	@ (800b8e8 <_svfiprintf_r+0x1ec>)
 800b862:	bb1b      	cbnz	r3, 800b8ac <_svfiprintf_r+0x1b0>
 800b864:	9b03      	ldr	r3, [sp, #12]
 800b866:	3307      	adds	r3, #7
 800b868:	f023 0307 	bic.w	r3, r3, #7
 800b86c:	3308      	adds	r3, #8
 800b86e:	9303      	str	r3, [sp, #12]
 800b870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b872:	4433      	add	r3, r6
 800b874:	9309      	str	r3, [sp, #36]	@ 0x24
 800b876:	e76a      	b.n	800b74e <_svfiprintf_r+0x52>
 800b878:	fb0c 3202 	mla	r2, ip, r2, r3
 800b87c:	460c      	mov	r4, r1
 800b87e:	2001      	movs	r0, #1
 800b880:	e7a8      	b.n	800b7d4 <_svfiprintf_r+0xd8>
 800b882:	2300      	movs	r3, #0
 800b884:	3401      	adds	r4, #1
 800b886:	9305      	str	r3, [sp, #20]
 800b888:	4619      	mov	r1, r3
 800b88a:	f04f 0c0a 	mov.w	ip, #10
 800b88e:	4620      	mov	r0, r4
 800b890:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b894:	3a30      	subs	r2, #48	@ 0x30
 800b896:	2a09      	cmp	r2, #9
 800b898:	d903      	bls.n	800b8a2 <_svfiprintf_r+0x1a6>
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d0c6      	beq.n	800b82c <_svfiprintf_r+0x130>
 800b89e:	9105      	str	r1, [sp, #20]
 800b8a0:	e7c4      	b.n	800b82c <_svfiprintf_r+0x130>
 800b8a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8a6:	4604      	mov	r4, r0
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e7f0      	b.n	800b88e <_svfiprintf_r+0x192>
 800b8ac:	ab03      	add	r3, sp, #12
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	462a      	mov	r2, r5
 800b8b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b8ec <_svfiprintf_r+0x1f0>)
 800b8b4:	a904      	add	r1, sp, #16
 800b8b6:	4638      	mov	r0, r7
 800b8b8:	f3af 8000 	nop.w
 800b8bc:	1c42      	adds	r2, r0, #1
 800b8be:	4606      	mov	r6, r0
 800b8c0:	d1d6      	bne.n	800b870 <_svfiprintf_r+0x174>
 800b8c2:	89ab      	ldrh	r3, [r5, #12]
 800b8c4:	065b      	lsls	r3, r3, #25
 800b8c6:	f53f af2d 	bmi.w	800b724 <_svfiprintf_r+0x28>
 800b8ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8cc:	e72c      	b.n	800b728 <_svfiprintf_r+0x2c>
 800b8ce:	ab03      	add	r3, sp, #12
 800b8d0:	9300      	str	r3, [sp, #0]
 800b8d2:	462a      	mov	r2, r5
 800b8d4:	4b05      	ldr	r3, [pc, #20]	@ (800b8ec <_svfiprintf_r+0x1f0>)
 800b8d6:	a904      	add	r1, sp, #16
 800b8d8:	4638      	mov	r0, r7
 800b8da:	f000 f879 	bl	800b9d0 <_printf_i>
 800b8de:	e7ed      	b.n	800b8bc <_svfiprintf_r+0x1c0>
 800b8e0:	0800c72f 	.word	0x0800c72f
 800b8e4:	0800c739 	.word	0x0800c739
 800b8e8:	00000000 	.word	0x00000000
 800b8ec:	0800b645 	.word	0x0800b645
 800b8f0:	0800c735 	.word	0x0800c735

0800b8f4 <_printf_common>:
 800b8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f8:	4616      	mov	r6, r2
 800b8fa:	4698      	mov	r8, r3
 800b8fc:	688a      	ldr	r2, [r1, #8]
 800b8fe:	690b      	ldr	r3, [r1, #16]
 800b900:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b904:	4293      	cmp	r3, r2
 800b906:	bfb8      	it	lt
 800b908:	4613      	movlt	r3, r2
 800b90a:	6033      	str	r3, [r6, #0]
 800b90c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b910:	4607      	mov	r7, r0
 800b912:	460c      	mov	r4, r1
 800b914:	b10a      	cbz	r2, 800b91a <_printf_common+0x26>
 800b916:	3301      	adds	r3, #1
 800b918:	6033      	str	r3, [r6, #0]
 800b91a:	6823      	ldr	r3, [r4, #0]
 800b91c:	0699      	lsls	r1, r3, #26
 800b91e:	bf42      	ittt	mi
 800b920:	6833      	ldrmi	r3, [r6, #0]
 800b922:	3302      	addmi	r3, #2
 800b924:	6033      	strmi	r3, [r6, #0]
 800b926:	6825      	ldr	r5, [r4, #0]
 800b928:	f015 0506 	ands.w	r5, r5, #6
 800b92c:	d106      	bne.n	800b93c <_printf_common+0x48>
 800b92e:	f104 0a19 	add.w	sl, r4, #25
 800b932:	68e3      	ldr	r3, [r4, #12]
 800b934:	6832      	ldr	r2, [r6, #0]
 800b936:	1a9b      	subs	r3, r3, r2
 800b938:	42ab      	cmp	r3, r5
 800b93a:	dc26      	bgt.n	800b98a <_printf_common+0x96>
 800b93c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b940:	6822      	ldr	r2, [r4, #0]
 800b942:	3b00      	subs	r3, #0
 800b944:	bf18      	it	ne
 800b946:	2301      	movne	r3, #1
 800b948:	0692      	lsls	r2, r2, #26
 800b94a:	d42b      	bmi.n	800b9a4 <_printf_common+0xb0>
 800b94c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b950:	4641      	mov	r1, r8
 800b952:	4638      	mov	r0, r7
 800b954:	47c8      	blx	r9
 800b956:	3001      	adds	r0, #1
 800b958:	d01e      	beq.n	800b998 <_printf_common+0xa4>
 800b95a:	6823      	ldr	r3, [r4, #0]
 800b95c:	6922      	ldr	r2, [r4, #16]
 800b95e:	f003 0306 	and.w	r3, r3, #6
 800b962:	2b04      	cmp	r3, #4
 800b964:	bf02      	ittt	eq
 800b966:	68e5      	ldreq	r5, [r4, #12]
 800b968:	6833      	ldreq	r3, [r6, #0]
 800b96a:	1aed      	subeq	r5, r5, r3
 800b96c:	68a3      	ldr	r3, [r4, #8]
 800b96e:	bf0c      	ite	eq
 800b970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b974:	2500      	movne	r5, #0
 800b976:	4293      	cmp	r3, r2
 800b978:	bfc4      	itt	gt
 800b97a:	1a9b      	subgt	r3, r3, r2
 800b97c:	18ed      	addgt	r5, r5, r3
 800b97e:	2600      	movs	r6, #0
 800b980:	341a      	adds	r4, #26
 800b982:	42b5      	cmp	r5, r6
 800b984:	d11a      	bne.n	800b9bc <_printf_common+0xc8>
 800b986:	2000      	movs	r0, #0
 800b988:	e008      	b.n	800b99c <_printf_common+0xa8>
 800b98a:	2301      	movs	r3, #1
 800b98c:	4652      	mov	r2, sl
 800b98e:	4641      	mov	r1, r8
 800b990:	4638      	mov	r0, r7
 800b992:	47c8      	blx	r9
 800b994:	3001      	adds	r0, #1
 800b996:	d103      	bne.n	800b9a0 <_printf_common+0xac>
 800b998:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9a0:	3501      	adds	r5, #1
 800b9a2:	e7c6      	b.n	800b932 <_printf_common+0x3e>
 800b9a4:	18e1      	adds	r1, r4, r3
 800b9a6:	1c5a      	adds	r2, r3, #1
 800b9a8:	2030      	movs	r0, #48	@ 0x30
 800b9aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b9ae:	4422      	add	r2, r4
 800b9b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b9b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b9b8:	3302      	adds	r3, #2
 800b9ba:	e7c7      	b.n	800b94c <_printf_common+0x58>
 800b9bc:	2301      	movs	r3, #1
 800b9be:	4622      	mov	r2, r4
 800b9c0:	4641      	mov	r1, r8
 800b9c2:	4638      	mov	r0, r7
 800b9c4:	47c8      	blx	r9
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	d0e6      	beq.n	800b998 <_printf_common+0xa4>
 800b9ca:	3601      	adds	r6, #1
 800b9cc:	e7d9      	b.n	800b982 <_printf_common+0x8e>
	...

0800b9d0 <_printf_i>:
 800b9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9d4:	7e0f      	ldrb	r7, [r1, #24]
 800b9d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b9d8:	2f78      	cmp	r7, #120	@ 0x78
 800b9da:	4691      	mov	r9, r2
 800b9dc:	4680      	mov	r8, r0
 800b9de:	460c      	mov	r4, r1
 800b9e0:	469a      	mov	sl, r3
 800b9e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b9e6:	d807      	bhi.n	800b9f8 <_printf_i+0x28>
 800b9e8:	2f62      	cmp	r7, #98	@ 0x62
 800b9ea:	d80a      	bhi.n	800ba02 <_printf_i+0x32>
 800b9ec:	2f00      	cmp	r7, #0
 800b9ee:	f000 80d1 	beq.w	800bb94 <_printf_i+0x1c4>
 800b9f2:	2f58      	cmp	r7, #88	@ 0x58
 800b9f4:	f000 80b8 	beq.w	800bb68 <_printf_i+0x198>
 800b9f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ba00:	e03a      	b.n	800ba78 <_printf_i+0xa8>
 800ba02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ba06:	2b15      	cmp	r3, #21
 800ba08:	d8f6      	bhi.n	800b9f8 <_printf_i+0x28>
 800ba0a:	a101      	add	r1, pc, #4	@ (adr r1, 800ba10 <_printf_i+0x40>)
 800ba0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba10:	0800ba69 	.word	0x0800ba69
 800ba14:	0800ba7d 	.word	0x0800ba7d
 800ba18:	0800b9f9 	.word	0x0800b9f9
 800ba1c:	0800b9f9 	.word	0x0800b9f9
 800ba20:	0800b9f9 	.word	0x0800b9f9
 800ba24:	0800b9f9 	.word	0x0800b9f9
 800ba28:	0800ba7d 	.word	0x0800ba7d
 800ba2c:	0800b9f9 	.word	0x0800b9f9
 800ba30:	0800b9f9 	.word	0x0800b9f9
 800ba34:	0800b9f9 	.word	0x0800b9f9
 800ba38:	0800b9f9 	.word	0x0800b9f9
 800ba3c:	0800bb7b 	.word	0x0800bb7b
 800ba40:	0800baa7 	.word	0x0800baa7
 800ba44:	0800bb35 	.word	0x0800bb35
 800ba48:	0800b9f9 	.word	0x0800b9f9
 800ba4c:	0800b9f9 	.word	0x0800b9f9
 800ba50:	0800bb9d 	.word	0x0800bb9d
 800ba54:	0800b9f9 	.word	0x0800b9f9
 800ba58:	0800baa7 	.word	0x0800baa7
 800ba5c:	0800b9f9 	.word	0x0800b9f9
 800ba60:	0800b9f9 	.word	0x0800b9f9
 800ba64:	0800bb3d 	.word	0x0800bb3d
 800ba68:	6833      	ldr	r3, [r6, #0]
 800ba6a:	1d1a      	adds	r2, r3, #4
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	6032      	str	r2, [r6, #0]
 800ba70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e09c      	b.n	800bbb6 <_printf_i+0x1e6>
 800ba7c:	6833      	ldr	r3, [r6, #0]
 800ba7e:	6820      	ldr	r0, [r4, #0]
 800ba80:	1d19      	adds	r1, r3, #4
 800ba82:	6031      	str	r1, [r6, #0]
 800ba84:	0606      	lsls	r6, r0, #24
 800ba86:	d501      	bpl.n	800ba8c <_printf_i+0xbc>
 800ba88:	681d      	ldr	r5, [r3, #0]
 800ba8a:	e003      	b.n	800ba94 <_printf_i+0xc4>
 800ba8c:	0645      	lsls	r5, r0, #25
 800ba8e:	d5fb      	bpl.n	800ba88 <_printf_i+0xb8>
 800ba90:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba94:	2d00      	cmp	r5, #0
 800ba96:	da03      	bge.n	800baa0 <_printf_i+0xd0>
 800ba98:	232d      	movs	r3, #45	@ 0x2d
 800ba9a:	426d      	negs	r5, r5
 800ba9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800baa0:	4858      	ldr	r0, [pc, #352]	@ (800bc04 <_printf_i+0x234>)
 800baa2:	230a      	movs	r3, #10
 800baa4:	e011      	b.n	800baca <_printf_i+0xfa>
 800baa6:	6821      	ldr	r1, [r4, #0]
 800baa8:	6833      	ldr	r3, [r6, #0]
 800baaa:	0608      	lsls	r0, r1, #24
 800baac:	f853 5b04 	ldr.w	r5, [r3], #4
 800bab0:	d402      	bmi.n	800bab8 <_printf_i+0xe8>
 800bab2:	0649      	lsls	r1, r1, #25
 800bab4:	bf48      	it	mi
 800bab6:	b2ad      	uxthmi	r5, r5
 800bab8:	2f6f      	cmp	r7, #111	@ 0x6f
 800baba:	4852      	ldr	r0, [pc, #328]	@ (800bc04 <_printf_i+0x234>)
 800babc:	6033      	str	r3, [r6, #0]
 800babe:	bf14      	ite	ne
 800bac0:	230a      	movne	r3, #10
 800bac2:	2308      	moveq	r3, #8
 800bac4:	2100      	movs	r1, #0
 800bac6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800baca:	6866      	ldr	r6, [r4, #4]
 800bacc:	60a6      	str	r6, [r4, #8]
 800bace:	2e00      	cmp	r6, #0
 800bad0:	db05      	blt.n	800bade <_printf_i+0x10e>
 800bad2:	6821      	ldr	r1, [r4, #0]
 800bad4:	432e      	orrs	r6, r5
 800bad6:	f021 0104 	bic.w	r1, r1, #4
 800bada:	6021      	str	r1, [r4, #0]
 800badc:	d04b      	beq.n	800bb76 <_printf_i+0x1a6>
 800bade:	4616      	mov	r6, r2
 800bae0:	fbb5 f1f3 	udiv	r1, r5, r3
 800bae4:	fb03 5711 	mls	r7, r3, r1, r5
 800bae8:	5dc7      	ldrb	r7, [r0, r7]
 800baea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800baee:	462f      	mov	r7, r5
 800baf0:	42bb      	cmp	r3, r7
 800baf2:	460d      	mov	r5, r1
 800baf4:	d9f4      	bls.n	800bae0 <_printf_i+0x110>
 800baf6:	2b08      	cmp	r3, #8
 800baf8:	d10b      	bne.n	800bb12 <_printf_i+0x142>
 800bafa:	6823      	ldr	r3, [r4, #0]
 800bafc:	07df      	lsls	r7, r3, #31
 800bafe:	d508      	bpl.n	800bb12 <_printf_i+0x142>
 800bb00:	6923      	ldr	r3, [r4, #16]
 800bb02:	6861      	ldr	r1, [r4, #4]
 800bb04:	4299      	cmp	r1, r3
 800bb06:	bfde      	ittt	le
 800bb08:	2330      	movle	r3, #48	@ 0x30
 800bb0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb0e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bb12:	1b92      	subs	r2, r2, r6
 800bb14:	6122      	str	r2, [r4, #16]
 800bb16:	f8cd a000 	str.w	sl, [sp]
 800bb1a:	464b      	mov	r3, r9
 800bb1c:	aa03      	add	r2, sp, #12
 800bb1e:	4621      	mov	r1, r4
 800bb20:	4640      	mov	r0, r8
 800bb22:	f7ff fee7 	bl	800b8f4 <_printf_common>
 800bb26:	3001      	adds	r0, #1
 800bb28:	d14a      	bne.n	800bbc0 <_printf_i+0x1f0>
 800bb2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb2e:	b004      	add	sp, #16
 800bb30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb34:	6823      	ldr	r3, [r4, #0]
 800bb36:	f043 0320 	orr.w	r3, r3, #32
 800bb3a:	6023      	str	r3, [r4, #0]
 800bb3c:	4832      	ldr	r0, [pc, #200]	@ (800bc08 <_printf_i+0x238>)
 800bb3e:	2778      	movs	r7, #120	@ 0x78
 800bb40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bb44:	6823      	ldr	r3, [r4, #0]
 800bb46:	6831      	ldr	r1, [r6, #0]
 800bb48:	061f      	lsls	r7, r3, #24
 800bb4a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bb4e:	d402      	bmi.n	800bb56 <_printf_i+0x186>
 800bb50:	065f      	lsls	r7, r3, #25
 800bb52:	bf48      	it	mi
 800bb54:	b2ad      	uxthmi	r5, r5
 800bb56:	6031      	str	r1, [r6, #0]
 800bb58:	07d9      	lsls	r1, r3, #31
 800bb5a:	bf44      	itt	mi
 800bb5c:	f043 0320 	orrmi.w	r3, r3, #32
 800bb60:	6023      	strmi	r3, [r4, #0]
 800bb62:	b11d      	cbz	r5, 800bb6c <_printf_i+0x19c>
 800bb64:	2310      	movs	r3, #16
 800bb66:	e7ad      	b.n	800bac4 <_printf_i+0xf4>
 800bb68:	4826      	ldr	r0, [pc, #152]	@ (800bc04 <_printf_i+0x234>)
 800bb6a:	e7e9      	b.n	800bb40 <_printf_i+0x170>
 800bb6c:	6823      	ldr	r3, [r4, #0]
 800bb6e:	f023 0320 	bic.w	r3, r3, #32
 800bb72:	6023      	str	r3, [r4, #0]
 800bb74:	e7f6      	b.n	800bb64 <_printf_i+0x194>
 800bb76:	4616      	mov	r6, r2
 800bb78:	e7bd      	b.n	800baf6 <_printf_i+0x126>
 800bb7a:	6833      	ldr	r3, [r6, #0]
 800bb7c:	6825      	ldr	r5, [r4, #0]
 800bb7e:	6961      	ldr	r1, [r4, #20]
 800bb80:	1d18      	adds	r0, r3, #4
 800bb82:	6030      	str	r0, [r6, #0]
 800bb84:	062e      	lsls	r6, r5, #24
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	d501      	bpl.n	800bb8e <_printf_i+0x1be>
 800bb8a:	6019      	str	r1, [r3, #0]
 800bb8c:	e002      	b.n	800bb94 <_printf_i+0x1c4>
 800bb8e:	0668      	lsls	r0, r5, #25
 800bb90:	d5fb      	bpl.n	800bb8a <_printf_i+0x1ba>
 800bb92:	8019      	strh	r1, [r3, #0]
 800bb94:	2300      	movs	r3, #0
 800bb96:	6123      	str	r3, [r4, #16]
 800bb98:	4616      	mov	r6, r2
 800bb9a:	e7bc      	b.n	800bb16 <_printf_i+0x146>
 800bb9c:	6833      	ldr	r3, [r6, #0]
 800bb9e:	1d1a      	adds	r2, r3, #4
 800bba0:	6032      	str	r2, [r6, #0]
 800bba2:	681e      	ldr	r6, [r3, #0]
 800bba4:	6862      	ldr	r2, [r4, #4]
 800bba6:	2100      	movs	r1, #0
 800bba8:	4630      	mov	r0, r6
 800bbaa:	f7f4 fb29 	bl	8000200 <memchr>
 800bbae:	b108      	cbz	r0, 800bbb4 <_printf_i+0x1e4>
 800bbb0:	1b80      	subs	r0, r0, r6
 800bbb2:	6060      	str	r0, [r4, #4]
 800bbb4:	6863      	ldr	r3, [r4, #4]
 800bbb6:	6123      	str	r3, [r4, #16]
 800bbb8:	2300      	movs	r3, #0
 800bbba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbbe:	e7aa      	b.n	800bb16 <_printf_i+0x146>
 800bbc0:	6923      	ldr	r3, [r4, #16]
 800bbc2:	4632      	mov	r2, r6
 800bbc4:	4649      	mov	r1, r9
 800bbc6:	4640      	mov	r0, r8
 800bbc8:	47d0      	blx	sl
 800bbca:	3001      	adds	r0, #1
 800bbcc:	d0ad      	beq.n	800bb2a <_printf_i+0x15a>
 800bbce:	6823      	ldr	r3, [r4, #0]
 800bbd0:	079b      	lsls	r3, r3, #30
 800bbd2:	d413      	bmi.n	800bbfc <_printf_i+0x22c>
 800bbd4:	68e0      	ldr	r0, [r4, #12]
 800bbd6:	9b03      	ldr	r3, [sp, #12]
 800bbd8:	4298      	cmp	r0, r3
 800bbda:	bfb8      	it	lt
 800bbdc:	4618      	movlt	r0, r3
 800bbde:	e7a6      	b.n	800bb2e <_printf_i+0x15e>
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	4632      	mov	r2, r6
 800bbe4:	4649      	mov	r1, r9
 800bbe6:	4640      	mov	r0, r8
 800bbe8:	47d0      	blx	sl
 800bbea:	3001      	adds	r0, #1
 800bbec:	d09d      	beq.n	800bb2a <_printf_i+0x15a>
 800bbee:	3501      	adds	r5, #1
 800bbf0:	68e3      	ldr	r3, [r4, #12]
 800bbf2:	9903      	ldr	r1, [sp, #12]
 800bbf4:	1a5b      	subs	r3, r3, r1
 800bbf6:	42ab      	cmp	r3, r5
 800bbf8:	dcf2      	bgt.n	800bbe0 <_printf_i+0x210>
 800bbfa:	e7eb      	b.n	800bbd4 <_printf_i+0x204>
 800bbfc:	2500      	movs	r5, #0
 800bbfe:	f104 0619 	add.w	r6, r4, #25
 800bc02:	e7f5      	b.n	800bbf0 <_printf_i+0x220>
 800bc04:	0800c740 	.word	0x0800c740
 800bc08:	0800c751 	.word	0x0800c751

0800bc0c <__sflush_r>:
 800bc0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc14:	0716      	lsls	r6, r2, #28
 800bc16:	4605      	mov	r5, r0
 800bc18:	460c      	mov	r4, r1
 800bc1a:	d454      	bmi.n	800bcc6 <__sflush_r+0xba>
 800bc1c:	684b      	ldr	r3, [r1, #4]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	dc02      	bgt.n	800bc28 <__sflush_r+0x1c>
 800bc22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	dd48      	ble.n	800bcba <__sflush_r+0xae>
 800bc28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc2a:	2e00      	cmp	r6, #0
 800bc2c:	d045      	beq.n	800bcba <__sflush_r+0xae>
 800bc2e:	2300      	movs	r3, #0
 800bc30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc34:	682f      	ldr	r7, [r5, #0]
 800bc36:	6a21      	ldr	r1, [r4, #32]
 800bc38:	602b      	str	r3, [r5, #0]
 800bc3a:	d030      	beq.n	800bc9e <__sflush_r+0x92>
 800bc3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc3e:	89a3      	ldrh	r3, [r4, #12]
 800bc40:	0759      	lsls	r1, r3, #29
 800bc42:	d505      	bpl.n	800bc50 <__sflush_r+0x44>
 800bc44:	6863      	ldr	r3, [r4, #4]
 800bc46:	1ad2      	subs	r2, r2, r3
 800bc48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc4a:	b10b      	cbz	r3, 800bc50 <__sflush_r+0x44>
 800bc4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc4e:	1ad2      	subs	r2, r2, r3
 800bc50:	2300      	movs	r3, #0
 800bc52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc54:	6a21      	ldr	r1, [r4, #32]
 800bc56:	4628      	mov	r0, r5
 800bc58:	47b0      	blx	r6
 800bc5a:	1c43      	adds	r3, r0, #1
 800bc5c:	89a3      	ldrh	r3, [r4, #12]
 800bc5e:	d106      	bne.n	800bc6e <__sflush_r+0x62>
 800bc60:	6829      	ldr	r1, [r5, #0]
 800bc62:	291d      	cmp	r1, #29
 800bc64:	d82b      	bhi.n	800bcbe <__sflush_r+0xb2>
 800bc66:	4a2a      	ldr	r2, [pc, #168]	@ (800bd10 <__sflush_r+0x104>)
 800bc68:	40ca      	lsrs	r2, r1
 800bc6a:	07d6      	lsls	r6, r2, #31
 800bc6c:	d527      	bpl.n	800bcbe <__sflush_r+0xb2>
 800bc6e:	2200      	movs	r2, #0
 800bc70:	6062      	str	r2, [r4, #4]
 800bc72:	04d9      	lsls	r1, r3, #19
 800bc74:	6922      	ldr	r2, [r4, #16]
 800bc76:	6022      	str	r2, [r4, #0]
 800bc78:	d504      	bpl.n	800bc84 <__sflush_r+0x78>
 800bc7a:	1c42      	adds	r2, r0, #1
 800bc7c:	d101      	bne.n	800bc82 <__sflush_r+0x76>
 800bc7e:	682b      	ldr	r3, [r5, #0]
 800bc80:	b903      	cbnz	r3, 800bc84 <__sflush_r+0x78>
 800bc82:	6560      	str	r0, [r4, #84]	@ 0x54
 800bc84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc86:	602f      	str	r7, [r5, #0]
 800bc88:	b1b9      	cbz	r1, 800bcba <__sflush_r+0xae>
 800bc8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc8e:	4299      	cmp	r1, r3
 800bc90:	d002      	beq.n	800bc98 <__sflush_r+0x8c>
 800bc92:	4628      	mov	r0, r5
 800bc94:	f7ff fbd6 	bl	800b444 <_free_r>
 800bc98:	2300      	movs	r3, #0
 800bc9a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc9c:	e00d      	b.n	800bcba <__sflush_r+0xae>
 800bc9e:	2301      	movs	r3, #1
 800bca0:	4628      	mov	r0, r5
 800bca2:	47b0      	blx	r6
 800bca4:	4602      	mov	r2, r0
 800bca6:	1c50      	adds	r0, r2, #1
 800bca8:	d1c9      	bne.n	800bc3e <__sflush_r+0x32>
 800bcaa:	682b      	ldr	r3, [r5, #0]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d0c6      	beq.n	800bc3e <__sflush_r+0x32>
 800bcb0:	2b1d      	cmp	r3, #29
 800bcb2:	d001      	beq.n	800bcb8 <__sflush_r+0xac>
 800bcb4:	2b16      	cmp	r3, #22
 800bcb6:	d11e      	bne.n	800bcf6 <__sflush_r+0xea>
 800bcb8:	602f      	str	r7, [r5, #0]
 800bcba:	2000      	movs	r0, #0
 800bcbc:	e022      	b.n	800bd04 <__sflush_r+0xf8>
 800bcbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcc2:	b21b      	sxth	r3, r3
 800bcc4:	e01b      	b.n	800bcfe <__sflush_r+0xf2>
 800bcc6:	690f      	ldr	r7, [r1, #16]
 800bcc8:	2f00      	cmp	r7, #0
 800bcca:	d0f6      	beq.n	800bcba <__sflush_r+0xae>
 800bccc:	0793      	lsls	r3, r2, #30
 800bcce:	680e      	ldr	r6, [r1, #0]
 800bcd0:	bf08      	it	eq
 800bcd2:	694b      	ldreq	r3, [r1, #20]
 800bcd4:	600f      	str	r7, [r1, #0]
 800bcd6:	bf18      	it	ne
 800bcd8:	2300      	movne	r3, #0
 800bcda:	eba6 0807 	sub.w	r8, r6, r7
 800bcde:	608b      	str	r3, [r1, #8]
 800bce0:	f1b8 0f00 	cmp.w	r8, #0
 800bce4:	dde9      	ble.n	800bcba <__sflush_r+0xae>
 800bce6:	6a21      	ldr	r1, [r4, #32]
 800bce8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bcea:	4643      	mov	r3, r8
 800bcec:	463a      	mov	r2, r7
 800bcee:	4628      	mov	r0, r5
 800bcf0:	47b0      	blx	r6
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	dc08      	bgt.n	800bd08 <__sflush_r+0xfc>
 800bcf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcfe:	81a3      	strh	r3, [r4, #12]
 800bd00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd08:	4407      	add	r7, r0
 800bd0a:	eba8 0800 	sub.w	r8, r8, r0
 800bd0e:	e7e7      	b.n	800bce0 <__sflush_r+0xd4>
 800bd10:	20400001 	.word	0x20400001

0800bd14 <_fflush_r>:
 800bd14:	b538      	push	{r3, r4, r5, lr}
 800bd16:	690b      	ldr	r3, [r1, #16]
 800bd18:	4605      	mov	r5, r0
 800bd1a:	460c      	mov	r4, r1
 800bd1c:	b913      	cbnz	r3, 800bd24 <_fflush_r+0x10>
 800bd1e:	2500      	movs	r5, #0
 800bd20:	4628      	mov	r0, r5
 800bd22:	bd38      	pop	{r3, r4, r5, pc}
 800bd24:	b118      	cbz	r0, 800bd2e <_fflush_r+0x1a>
 800bd26:	6a03      	ldr	r3, [r0, #32]
 800bd28:	b90b      	cbnz	r3, 800bd2e <_fflush_r+0x1a>
 800bd2a:	f7ff fa41 	bl	800b1b0 <__sinit>
 800bd2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d0f3      	beq.n	800bd1e <_fflush_r+0xa>
 800bd36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd38:	07d0      	lsls	r0, r2, #31
 800bd3a:	d404      	bmi.n	800bd46 <_fflush_r+0x32>
 800bd3c:	0599      	lsls	r1, r3, #22
 800bd3e:	d402      	bmi.n	800bd46 <_fflush_r+0x32>
 800bd40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd42:	f7ff fb5e 	bl	800b402 <__retarget_lock_acquire_recursive>
 800bd46:	4628      	mov	r0, r5
 800bd48:	4621      	mov	r1, r4
 800bd4a:	f7ff ff5f 	bl	800bc0c <__sflush_r>
 800bd4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd50:	07da      	lsls	r2, r3, #31
 800bd52:	4605      	mov	r5, r0
 800bd54:	d4e4      	bmi.n	800bd20 <_fflush_r+0xc>
 800bd56:	89a3      	ldrh	r3, [r4, #12]
 800bd58:	059b      	lsls	r3, r3, #22
 800bd5a:	d4e1      	bmi.n	800bd20 <_fflush_r+0xc>
 800bd5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd5e:	f7ff fb51 	bl	800b404 <__retarget_lock_release_recursive>
 800bd62:	e7dd      	b.n	800bd20 <_fflush_r+0xc>

0800bd64 <fiprintf>:
 800bd64:	b40e      	push	{r1, r2, r3}
 800bd66:	b503      	push	{r0, r1, lr}
 800bd68:	4601      	mov	r1, r0
 800bd6a:	ab03      	add	r3, sp, #12
 800bd6c:	4805      	ldr	r0, [pc, #20]	@ (800bd84 <fiprintf+0x20>)
 800bd6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd72:	6800      	ldr	r0, [r0, #0]
 800bd74:	9301      	str	r3, [sp, #4]
 800bd76:	f000 f89d 	bl	800beb4 <_vfiprintf_r>
 800bd7a:	b002      	add	sp, #8
 800bd7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd80:	b003      	add	sp, #12
 800bd82:	4770      	bx	lr
 800bd84:	2000010c 	.word	0x2000010c

0800bd88 <memmove>:
 800bd88:	4288      	cmp	r0, r1
 800bd8a:	b510      	push	{r4, lr}
 800bd8c:	eb01 0402 	add.w	r4, r1, r2
 800bd90:	d902      	bls.n	800bd98 <memmove+0x10>
 800bd92:	4284      	cmp	r4, r0
 800bd94:	4623      	mov	r3, r4
 800bd96:	d807      	bhi.n	800bda8 <memmove+0x20>
 800bd98:	1e43      	subs	r3, r0, #1
 800bd9a:	42a1      	cmp	r1, r4
 800bd9c:	d008      	beq.n	800bdb0 <memmove+0x28>
 800bd9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bda2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bda6:	e7f8      	b.n	800bd9a <memmove+0x12>
 800bda8:	4402      	add	r2, r0
 800bdaa:	4601      	mov	r1, r0
 800bdac:	428a      	cmp	r2, r1
 800bdae:	d100      	bne.n	800bdb2 <memmove+0x2a>
 800bdb0:	bd10      	pop	{r4, pc}
 800bdb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bdb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bdba:	e7f7      	b.n	800bdac <memmove+0x24>

0800bdbc <_sbrk_r>:
 800bdbc:	b538      	push	{r3, r4, r5, lr}
 800bdbe:	4d06      	ldr	r5, [pc, #24]	@ (800bdd8 <_sbrk_r+0x1c>)
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	4604      	mov	r4, r0
 800bdc4:	4608      	mov	r0, r1
 800bdc6:	602b      	str	r3, [r5, #0]
 800bdc8:	f7f5 fdea 	bl	80019a0 <_sbrk>
 800bdcc:	1c43      	adds	r3, r0, #1
 800bdce:	d102      	bne.n	800bdd6 <_sbrk_r+0x1a>
 800bdd0:	682b      	ldr	r3, [r5, #0]
 800bdd2:	b103      	cbz	r3, 800bdd6 <_sbrk_r+0x1a>
 800bdd4:	6023      	str	r3, [r4, #0]
 800bdd6:	bd38      	pop	{r3, r4, r5, pc}
 800bdd8:	2000204c 	.word	0x2000204c

0800bddc <memcpy>:
 800bddc:	440a      	add	r2, r1
 800bdde:	4291      	cmp	r1, r2
 800bde0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bde4:	d100      	bne.n	800bde8 <memcpy+0xc>
 800bde6:	4770      	bx	lr
 800bde8:	b510      	push	{r4, lr}
 800bdea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdf2:	4291      	cmp	r1, r2
 800bdf4:	d1f9      	bne.n	800bdea <memcpy+0xe>
 800bdf6:	bd10      	pop	{r4, pc}

0800bdf8 <abort>:
 800bdf8:	b508      	push	{r3, lr}
 800bdfa:	2006      	movs	r0, #6
 800bdfc:	f000 fa2e 	bl	800c25c <raise>
 800be00:	2001      	movs	r0, #1
 800be02:	f7f5 fd55 	bl	80018b0 <_exit>

0800be06 <_realloc_r>:
 800be06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be0a:	4607      	mov	r7, r0
 800be0c:	4614      	mov	r4, r2
 800be0e:	460d      	mov	r5, r1
 800be10:	b921      	cbnz	r1, 800be1c <_realloc_r+0x16>
 800be12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be16:	4611      	mov	r1, r2
 800be18:	f7ff bb88 	b.w	800b52c <_malloc_r>
 800be1c:	b92a      	cbnz	r2, 800be2a <_realloc_r+0x24>
 800be1e:	f7ff fb11 	bl	800b444 <_free_r>
 800be22:	4625      	mov	r5, r4
 800be24:	4628      	mov	r0, r5
 800be26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be2a:	f000 fa33 	bl	800c294 <_malloc_usable_size_r>
 800be2e:	4284      	cmp	r4, r0
 800be30:	4606      	mov	r6, r0
 800be32:	d802      	bhi.n	800be3a <_realloc_r+0x34>
 800be34:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be38:	d8f4      	bhi.n	800be24 <_realloc_r+0x1e>
 800be3a:	4621      	mov	r1, r4
 800be3c:	4638      	mov	r0, r7
 800be3e:	f7ff fb75 	bl	800b52c <_malloc_r>
 800be42:	4680      	mov	r8, r0
 800be44:	b908      	cbnz	r0, 800be4a <_realloc_r+0x44>
 800be46:	4645      	mov	r5, r8
 800be48:	e7ec      	b.n	800be24 <_realloc_r+0x1e>
 800be4a:	42b4      	cmp	r4, r6
 800be4c:	4622      	mov	r2, r4
 800be4e:	4629      	mov	r1, r5
 800be50:	bf28      	it	cs
 800be52:	4632      	movcs	r2, r6
 800be54:	f7ff ffc2 	bl	800bddc <memcpy>
 800be58:	4629      	mov	r1, r5
 800be5a:	4638      	mov	r0, r7
 800be5c:	f7ff faf2 	bl	800b444 <_free_r>
 800be60:	e7f1      	b.n	800be46 <_realloc_r+0x40>

0800be62 <__sfputc_r>:
 800be62:	6893      	ldr	r3, [r2, #8]
 800be64:	3b01      	subs	r3, #1
 800be66:	2b00      	cmp	r3, #0
 800be68:	b410      	push	{r4}
 800be6a:	6093      	str	r3, [r2, #8]
 800be6c:	da08      	bge.n	800be80 <__sfputc_r+0x1e>
 800be6e:	6994      	ldr	r4, [r2, #24]
 800be70:	42a3      	cmp	r3, r4
 800be72:	db01      	blt.n	800be78 <__sfputc_r+0x16>
 800be74:	290a      	cmp	r1, #10
 800be76:	d103      	bne.n	800be80 <__sfputc_r+0x1e>
 800be78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be7c:	f000 b932 	b.w	800c0e4 <__swbuf_r>
 800be80:	6813      	ldr	r3, [r2, #0]
 800be82:	1c58      	adds	r0, r3, #1
 800be84:	6010      	str	r0, [r2, #0]
 800be86:	7019      	strb	r1, [r3, #0]
 800be88:	4608      	mov	r0, r1
 800be8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be8e:	4770      	bx	lr

0800be90 <__sfputs_r>:
 800be90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be92:	4606      	mov	r6, r0
 800be94:	460f      	mov	r7, r1
 800be96:	4614      	mov	r4, r2
 800be98:	18d5      	adds	r5, r2, r3
 800be9a:	42ac      	cmp	r4, r5
 800be9c:	d101      	bne.n	800bea2 <__sfputs_r+0x12>
 800be9e:	2000      	movs	r0, #0
 800bea0:	e007      	b.n	800beb2 <__sfputs_r+0x22>
 800bea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bea6:	463a      	mov	r2, r7
 800bea8:	4630      	mov	r0, r6
 800beaa:	f7ff ffda 	bl	800be62 <__sfputc_r>
 800beae:	1c43      	adds	r3, r0, #1
 800beb0:	d1f3      	bne.n	800be9a <__sfputs_r+0xa>
 800beb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800beb4 <_vfiprintf_r>:
 800beb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beb8:	460d      	mov	r5, r1
 800beba:	b09d      	sub	sp, #116	@ 0x74
 800bebc:	4614      	mov	r4, r2
 800bebe:	4698      	mov	r8, r3
 800bec0:	4606      	mov	r6, r0
 800bec2:	b118      	cbz	r0, 800becc <_vfiprintf_r+0x18>
 800bec4:	6a03      	ldr	r3, [r0, #32]
 800bec6:	b90b      	cbnz	r3, 800becc <_vfiprintf_r+0x18>
 800bec8:	f7ff f972 	bl	800b1b0 <__sinit>
 800becc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bece:	07d9      	lsls	r1, r3, #31
 800bed0:	d405      	bmi.n	800bede <_vfiprintf_r+0x2a>
 800bed2:	89ab      	ldrh	r3, [r5, #12]
 800bed4:	059a      	lsls	r2, r3, #22
 800bed6:	d402      	bmi.n	800bede <_vfiprintf_r+0x2a>
 800bed8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800beda:	f7ff fa92 	bl	800b402 <__retarget_lock_acquire_recursive>
 800bede:	89ab      	ldrh	r3, [r5, #12]
 800bee0:	071b      	lsls	r3, r3, #28
 800bee2:	d501      	bpl.n	800bee8 <_vfiprintf_r+0x34>
 800bee4:	692b      	ldr	r3, [r5, #16]
 800bee6:	b99b      	cbnz	r3, 800bf10 <_vfiprintf_r+0x5c>
 800bee8:	4629      	mov	r1, r5
 800beea:	4630      	mov	r0, r6
 800beec:	f000 f938 	bl	800c160 <__swsetup_r>
 800bef0:	b170      	cbz	r0, 800bf10 <_vfiprintf_r+0x5c>
 800bef2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bef4:	07dc      	lsls	r4, r3, #31
 800bef6:	d504      	bpl.n	800bf02 <_vfiprintf_r+0x4e>
 800bef8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800befc:	b01d      	add	sp, #116	@ 0x74
 800befe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf02:	89ab      	ldrh	r3, [r5, #12]
 800bf04:	0598      	lsls	r0, r3, #22
 800bf06:	d4f7      	bmi.n	800bef8 <_vfiprintf_r+0x44>
 800bf08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf0a:	f7ff fa7b 	bl	800b404 <__retarget_lock_release_recursive>
 800bf0e:	e7f3      	b.n	800bef8 <_vfiprintf_r+0x44>
 800bf10:	2300      	movs	r3, #0
 800bf12:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf14:	2320      	movs	r3, #32
 800bf16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf1e:	2330      	movs	r3, #48	@ 0x30
 800bf20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c0d0 <_vfiprintf_r+0x21c>
 800bf24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf28:	f04f 0901 	mov.w	r9, #1
 800bf2c:	4623      	mov	r3, r4
 800bf2e:	469a      	mov	sl, r3
 800bf30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf34:	b10a      	cbz	r2, 800bf3a <_vfiprintf_r+0x86>
 800bf36:	2a25      	cmp	r2, #37	@ 0x25
 800bf38:	d1f9      	bne.n	800bf2e <_vfiprintf_r+0x7a>
 800bf3a:	ebba 0b04 	subs.w	fp, sl, r4
 800bf3e:	d00b      	beq.n	800bf58 <_vfiprintf_r+0xa4>
 800bf40:	465b      	mov	r3, fp
 800bf42:	4622      	mov	r2, r4
 800bf44:	4629      	mov	r1, r5
 800bf46:	4630      	mov	r0, r6
 800bf48:	f7ff ffa2 	bl	800be90 <__sfputs_r>
 800bf4c:	3001      	adds	r0, #1
 800bf4e:	f000 80a7 	beq.w	800c0a0 <_vfiprintf_r+0x1ec>
 800bf52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf54:	445a      	add	r2, fp
 800bf56:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf58:	f89a 3000 	ldrb.w	r3, [sl]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	f000 809f 	beq.w	800c0a0 <_vfiprintf_r+0x1ec>
 800bf62:	2300      	movs	r3, #0
 800bf64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bf68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf6c:	f10a 0a01 	add.w	sl, sl, #1
 800bf70:	9304      	str	r3, [sp, #16]
 800bf72:	9307      	str	r3, [sp, #28]
 800bf74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf78:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf7a:	4654      	mov	r4, sl
 800bf7c:	2205      	movs	r2, #5
 800bf7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf82:	4853      	ldr	r0, [pc, #332]	@ (800c0d0 <_vfiprintf_r+0x21c>)
 800bf84:	f7f4 f93c 	bl	8000200 <memchr>
 800bf88:	9a04      	ldr	r2, [sp, #16]
 800bf8a:	b9d8      	cbnz	r0, 800bfc4 <_vfiprintf_r+0x110>
 800bf8c:	06d1      	lsls	r1, r2, #27
 800bf8e:	bf44      	itt	mi
 800bf90:	2320      	movmi	r3, #32
 800bf92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf96:	0713      	lsls	r3, r2, #28
 800bf98:	bf44      	itt	mi
 800bf9a:	232b      	movmi	r3, #43	@ 0x2b
 800bf9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfa0:	f89a 3000 	ldrb.w	r3, [sl]
 800bfa4:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfa6:	d015      	beq.n	800bfd4 <_vfiprintf_r+0x120>
 800bfa8:	9a07      	ldr	r2, [sp, #28]
 800bfaa:	4654      	mov	r4, sl
 800bfac:	2000      	movs	r0, #0
 800bfae:	f04f 0c0a 	mov.w	ip, #10
 800bfb2:	4621      	mov	r1, r4
 800bfb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfb8:	3b30      	subs	r3, #48	@ 0x30
 800bfba:	2b09      	cmp	r3, #9
 800bfbc:	d94b      	bls.n	800c056 <_vfiprintf_r+0x1a2>
 800bfbe:	b1b0      	cbz	r0, 800bfee <_vfiprintf_r+0x13a>
 800bfc0:	9207      	str	r2, [sp, #28]
 800bfc2:	e014      	b.n	800bfee <_vfiprintf_r+0x13a>
 800bfc4:	eba0 0308 	sub.w	r3, r0, r8
 800bfc8:	fa09 f303 	lsl.w	r3, r9, r3
 800bfcc:	4313      	orrs	r3, r2
 800bfce:	9304      	str	r3, [sp, #16]
 800bfd0:	46a2      	mov	sl, r4
 800bfd2:	e7d2      	b.n	800bf7a <_vfiprintf_r+0xc6>
 800bfd4:	9b03      	ldr	r3, [sp, #12]
 800bfd6:	1d19      	adds	r1, r3, #4
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	9103      	str	r1, [sp, #12]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	bfbb      	ittet	lt
 800bfe0:	425b      	neglt	r3, r3
 800bfe2:	f042 0202 	orrlt.w	r2, r2, #2
 800bfe6:	9307      	strge	r3, [sp, #28]
 800bfe8:	9307      	strlt	r3, [sp, #28]
 800bfea:	bfb8      	it	lt
 800bfec:	9204      	strlt	r2, [sp, #16]
 800bfee:	7823      	ldrb	r3, [r4, #0]
 800bff0:	2b2e      	cmp	r3, #46	@ 0x2e
 800bff2:	d10a      	bne.n	800c00a <_vfiprintf_r+0x156>
 800bff4:	7863      	ldrb	r3, [r4, #1]
 800bff6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bff8:	d132      	bne.n	800c060 <_vfiprintf_r+0x1ac>
 800bffa:	9b03      	ldr	r3, [sp, #12]
 800bffc:	1d1a      	adds	r2, r3, #4
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	9203      	str	r2, [sp, #12]
 800c002:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c006:	3402      	adds	r4, #2
 800c008:	9305      	str	r3, [sp, #20]
 800c00a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c0e0 <_vfiprintf_r+0x22c>
 800c00e:	7821      	ldrb	r1, [r4, #0]
 800c010:	2203      	movs	r2, #3
 800c012:	4650      	mov	r0, sl
 800c014:	f7f4 f8f4 	bl	8000200 <memchr>
 800c018:	b138      	cbz	r0, 800c02a <_vfiprintf_r+0x176>
 800c01a:	9b04      	ldr	r3, [sp, #16]
 800c01c:	eba0 000a 	sub.w	r0, r0, sl
 800c020:	2240      	movs	r2, #64	@ 0x40
 800c022:	4082      	lsls	r2, r0
 800c024:	4313      	orrs	r3, r2
 800c026:	3401      	adds	r4, #1
 800c028:	9304      	str	r3, [sp, #16]
 800c02a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c02e:	4829      	ldr	r0, [pc, #164]	@ (800c0d4 <_vfiprintf_r+0x220>)
 800c030:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c034:	2206      	movs	r2, #6
 800c036:	f7f4 f8e3 	bl	8000200 <memchr>
 800c03a:	2800      	cmp	r0, #0
 800c03c:	d03f      	beq.n	800c0be <_vfiprintf_r+0x20a>
 800c03e:	4b26      	ldr	r3, [pc, #152]	@ (800c0d8 <_vfiprintf_r+0x224>)
 800c040:	bb1b      	cbnz	r3, 800c08a <_vfiprintf_r+0x1d6>
 800c042:	9b03      	ldr	r3, [sp, #12]
 800c044:	3307      	adds	r3, #7
 800c046:	f023 0307 	bic.w	r3, r3, #7
 800c04a:	3308      	adds	r3, #8
 800c04c:	9303      	str	r3, [sp, #12]
 800c04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c050:	443b      	add	r3, r7
 800c052:	9309      	str	r3, [sp, #36]	@ 0x24
 800c054:	e76a      	b.n	800bf2c <_vfiprintf_r+0x78>
 800c056:	fb0c 3202 	mla	r2, ip, r2, r3
 800c05a:	460c      	mov	r4, r1
 800c05c:	2001      	movs	r0, #1
 800c05e:	e7a8      	b.n	800bfb2 <_vfiprintf_r+0xfe>
 800c060:	2300      	movs	r3, #0
 800c062:	3401      	adds	r4, #1
 800c064:	9305      	str	r3, [sp, #20]
 800c066:	4619      	mov	r1, r3
 800c068:	f04f 0c0a 	mov.w	ip, #10
 800c06c:	4620      	mov	r0, r4
 800c06e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c072:	3a30      	subs	r2, #48	@ 0x30
 800c074:	2a09      	cmp	r2, #9
 800c076:	d903      	bls.n	800c080 <_vfiprintf_r+0x1cc>
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d0c6      	beq.n	800c00a <_vfiprintf_r+0x156>
 800c07c:	9105      	str	r1, [sp, #20]
 800c07e:	e7c4      	b.n	800c00a <_vfiprintf_r+0x156>
 800c080:	fb0c 2101 	mla	r1, ip, r1, r2
 800c084:	4604      	mov	r4, r0
 800c086:	2301      	movs	r3, #1
 800c088:	e7f0      	b.n	800c06c <_vfiprintf_r+0x1b8>
 800c08a:	ab03      	add	r3, sp, #12
 800c08c:	9300      	str	r3, [sp, #0]
 800c08e:	462a      	mov	r2, r5
 800c090:	4b12      	ldr	r3, [pc, #72]	@ (800c0dc <_vfiprintf_r+0x228>)
 800c092:	a904      	add	r1, sp, #16
 800c094:	4630      	mov	r0, r6
 800c096:	f3af 8000 	nop.w
 800c09a:	4607      	mov	r7, r0
 800c09c:	1c78      	adds	r0, r7, #1
 800c09e:	d1d6      	bne.n	800c04e <_vfiprintf_r+0x19a>
 800c0a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0a2:	07d9      	lsls	r1, r3, #31
 800c0a4:	d405      	bmi.n	800c0b2 <_vfiprintf_r+0x1fe>
 800c0a6:	89ab      	ldrh	r3, [r5, #12]
 800c0a8:	059a      	lsls	r2, r3, #22
 800c0aa:	d402      	bmi.n	800c0b2 <_vfiprintf_r+0x1fe>
 800c0ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0ae:	f7ff f9a9 	bl	800b404 <__retarget_lock_release_recursive>
 800c0b2:	89ab      	ldrh	r3, [r5, #12]
 800c0b4:	065b      	lsls	r3, r3, #25
 800c0b6:	f53f af1f 	bmi.w	800bef8 <_vfiprintf_r+0x44>
 800c0ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c0bc:	e71e      	b.n	800befc <_vfiprintf_r+0x48>
 800c0be:	ab03      	add	r3, sp, #12
 800c0c0:	9300      	str	r3, [sp, #0]
 800c0c2:	462a      	mov	r2, r5
 800c0c4:	4b05      	ldr	r3, [pc, #20]	@ (800c0dc <_vfiprintf_r+0x228>)
 800c0c6:	a904      	add	r1, sp, #16
 800c0c8:	4630      	mov	r0, r6
 800c0ca:	f7ff fc81 	bl	800b9d0 <_printf_i>
 800c0ce:	e7e4      	b.n	800c09a <_vfiprintf_r+0x1e6>
 800c0d0:	0800c72f 	.word	0x0800c72f
 800c0d4:	0800c739 	.word	0x0800c739
 800c0d8:	00000000 	.word	0x00000000
 800c0dc:	0800be91 	.word	0x0800be91
 800c0e0:	0800c735 	.word	0x0800c735

0800c0e4 <__swbuf_r>:
 800c0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0e6:	460e      	mov	r6, r1
 800c0e8:	4614      	mov	r4, r2
 800c0ea:	4605      	mov	r5, r0
 800c0ec:	b118      	cbz	r0, 800c0f6 <__swbuf_r+0x12>
 800c0ee:	6a03      	ldr	r3, [r0, #32]
 800c0f0:	b90b      	cbnz	r3, 800c0f6 <__swbuf_r+0x12>
 800c0f2:	f7ff f85d 	bl	800b1b0 <__sinit>
 800c0f6:	69a3      	ldr	r3, [r4, #24]
 800c0f8:	60a3      	str	r3, [r4, #8]
 800c0fa:	89a3      	ldrh	r3, [r4, #12]
 800c0fc:	071a      	lsls	r2, r3, #28
 800c0fe:	d501      	bpl.n	800c104 <__swbuf_r+0x20>
 800c100:	6923      	ldr	r3, [r4, #16]
 800c102:	b943      	cbnz	r3, 800c116 <__swbuf_r+0x32>
 800c104:	4621      	mov	r1, r4
 800c106:	4628      	mov	r0, r5
 800c108:	f000 f82a 	bl	800c160 <__swsetup_r>
 800c10c:	b118      	cbz	r0, 800c116 <__swbuf_r+0x32>
 800c10e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c112:	4638      	mov	r0, r7
 800c114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c116:	6823      	ldr	r3, [r4, #0]
 800c118:	6922      	ldr	r2, [r4, #16]
 800c11a:	1a98      	subs	r0, r3, r2
 800c11c:	6963      	ldr	r3, [r4, #20]
 800c11e:	b2f6      	uxtb	r6, r6
 800c120:	4283      	cmp	r3, r0
 800c122:	4637      	mov	r7, r6
 800c124:	dc05      	bgt.n	800c132 <__swbuf_r+0x4e>
 800c126:	4621      	mov	r1, r4
 800c128:	4628      	mov	r0, r5
 800c12a:	f7ff fdf3 	bl	800bd14 <_fflush_r>
 800c12e:	2800      	cmp	r0, #0
 800c130:	d1ed      	bne.n	800c10e <__swbuf_r+0x2a>
 800c132:	68a3      	ldr	r3, [r4, #8]
 800c134:	3b01      	subs	r3, #1
 800c136:	60a3      	str	r3, [r4, #8]
 800c138:	6823      	ldr	r3, [r4, #0]
 800c13a:	1c5a      	adds	r2, r3, #1
 800c13c:	6022      	str	r2, [r4, #0]
 800c13e:	701e      	strb	r6, [r3, #0]
 800c140:	6962      	ldr	r2, [r4, #20]
 800c142:	1c43      	adds	r3, r0, #1
 800c144:	429a      	cmp	r2, r3
 800c146:	d004      	beq.n	800c152 <__swbuf_r+0x6e>
 800c148:	89a3      	ldrh	r3, [r4, #12]
 800c14a:	07db      	lsls	r3, r3, #31
 800c14c:	d5e1      	bpl.n	800c112 <__swbuf_r+0x2e>
 800c14e:	2e0a      	cmp	r6, #10
 800c150:	d1df      	bne.n	800c112 <__swbuf_r+0x2e>
 800c152:	4621      	mov	r1, r4
 800c154:	4628      	mov	r0, r5
 800c156:	f7ff fddd 	bl	800bd14 <_fflush_r>
 800c15a:	2800      	cmp	r0, #0
 800c15c:	d0d9      	beq.n	800c112 <__swbuf_r+0x2e>
 800c15e:	e7d6      	b.n	800c10e <__swbuf_r+0x2a>

0800c160 <__swsetup_r>:
 800c160:	b538      	push	{r3, r4, r5, lr}
 800c162:	4b29      	ldr	r3, [pc, #164]	@ (800c208 <__swsetup_r+0xa8>)
 800c164:	4605      	mov	r5, r0
 800c166:	6818      	ldr	r0, [r3, #0]
 800c168:	460c      	mov	r4, r1
 800c16a:	b118      	cbz	r0, 800c174 <__swsetup_r+0x14>
 800c16c:	6a03      	ldr	r3, [r0, #32]
 800c16e:	b90b      	cbnz	r3, 800c174 <__swsetup_r+0x14>
 800c170:	f7ff f81e 	bl	800b1b0 <__sinit>
 800c174:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c178:	0719      	lsls	r1, r3, #28
 800c17a:	d422      	bmi.n	800c1c2 <__swsetup_r+0x62>
 800c17c:	06da      	lsls	r2, r3, #27
 800c17e:	d407      	bmi.n	800c190 <__swsetup_r+0x30>
 800c180:	2209      	movs	r2, #9
 800c182:	602a      	str	r2, [r5, #0]
 800c184:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c188:	81a3      	strh	r3, [r4, #12]
 800c18a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c18e:	e033      	b.n	800c1f8 <__swsetup_r+0x98>
 800c190:	0758      	lsls	r0, r3, #29
 800c192:	d512      	bpl.n	800c1ba <__swsetup_r+0x5a>
 800c194:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c196:	b141      	cbz	r1, 800c1aa <__swsetup_r+0x4a>
 800c198:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c19c:	4299      	cmp	r1, r3
 800c19e:	d002      	beq.n	800c1a6 <__swsetup_r+0x46>
 800c1a0:	4628      	mov	r0, r5
 800c1a2:	f7ff f94f 	bl	800b444 <_free_r>
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1aa:	89a3      	ldrh	r3, [r4, #12]
 800c1ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c1b0:	81a3      	strh	r3, [r4, #12]
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	6063      	str	r3, [r4, #4]
 800c1b6:	6923      	ldr	r3, [r4, #16]
 800c1b8:	6023      	str	r3, [r4, #0]
 800c1ba:	89a3      	ldrh	r3, [r4, #12]
 800c1bc:	f043 0308 	orr.w	r3, r3, #8
 800c1c0:	81a3      	strh	r3, [r4, #12]
 800c1c2:	6923      	ldr	r3, [r4, #16]
 800c1c4:	b94b      	cbnz	r3, 800c1da <__swsetup_r+0x7a>
 800c1c6:	89a3      	ldrh	r3, [r4, #12]
 800c1c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c1cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c1d0:	d003      	beq.n	800c1da <__swsetup_r+0x7a>
 800c1d2:	4621      	mov	r1, r4
 800c1d4:	4628      	mov	r0, r5
 800c1d6:	f000 f88b 	bl	800c2f0 <__smakebuf_r>
 800c1da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1de:	f013 0201 	ands.w	r2, r3, #1
 800c1e2:	d00a      	beq.n	800c1fa <__swsetup_r+0x9a>
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	60a2      	str	r2, [r4, #8]
 800c1e8:	6962      	ldr	r2, [r4, #20]
 800c1ea:	4252      	negs	r2, r2
 800c1ec:	61a2      	str	r2, [r4, #24]
 800c1ee:	6922      	ldr	r2, [r4, #16]
 800c1f0:	b942      	cbnz	r2, 800c204 <__swsetup_r+0xa4>
 800c1f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c1f6:	d1c5      	bne.n	800c184 <__swsetup_r+0x24>
 800c1f8:	bd38      	pop	{r3, r4, r5, pc}
 800c1fa:	0799      	lsls	r1, r3, #30
 800c1fc:	bf58      	it	pl
 800c1fe:	6962      	ldrpl	r2, [r4, #20]
 800c200:	60a2      	str	r2, [r4, #8]
 800c202:	e7f4      	b.n	800c1ee <__swsetup_r+0x8e>
 800c204:	2000      	movs	r0, #0
 800c206:	e7f7      	b.n	800c1f8 <__swsetup_r+0x98>
 800c208:	2000010c 	.word	0x2000010c

0800c20c <_raise_r>:
 800c20c:	291f      	cmp	r1, #31
 800c20e:	b538      	push	{r3, r4, r5, lr}
 800c210:	4605      	mov	r5, r0
 800c212:	460c      	mov	r4, r1
 800c214:	d904      	bls.n	800c220 <_raise_r+0x14>
 800c216:	2316      	movs	r3, #22
 800c218:	6003      	str	r3, [r0, #0]
 800c21a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c21e:	bd38      	pop	{r3, r4, r5, pc}
 800c220:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c222:	b112      	cbz	r2, 800c22a <_raise_r+0x1e>
 800c224:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c228:	b94b      	cbnz	r3, 800c23e <_raise_r+0x32>
 800c22a:	4628      	mov	r0, r5
 800c22c:	f000 f830 	bl	800c290 <_getpid_r>
 800c230:	4622      	mov	r2, r4
 800c232:	4601      	mov	r1, r0
 800c234:	4628      	mov	r0, r5
 800c236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c23a:	f000 b817 	b.w	800c26c <_kill_r>
 800c23e:	2b01      	cmp	r3, #1
 800c240:	d00a      	beq.n	800c258 <_raise_r+0x4c>
 800c242:	1c59      	adds	r1, r3, #1
 800c244:	d103      	bne.n	800c24e <_raise_r+0x42>
 800c246:	2316      	movs	r3, #22
 800c248:	6003      	str	r3, [r0, #0]
 800c24a:	2001      	movs	r0, #1
 800c24c:	e7e7      	b.n	800c21e <_raise_r+0x12>
 800c24e:	2100      	movs	r1, #0
 800c250:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c254:	4620      	mov	r0, r4
 800c256:	4798      	blx	r3
 800c258:	2000      	movs	r0, #0
 800c25a:	e7e0      	b.n	800c21e <_raise_r+0x12>

0800c25c <raise>:
 800c25c:	4b02      	ldr	r3, [pc, #8]	@ (800c268 <raise+0xc>)
 800c25e:	4601      	mov	r1, r0
 800c260:	6818      	ldr	r0, [r3, #0]
 800c262:	f7ff bfd3 	b.w	800c20c <_raise_r>
 800c266:	bf00      	nop
 800c268:	2000010c 	.word	0x2000010c

0800c26c <_kill_r>:
 800c26c:	b538      	push	{r3, r4, r5, lr}
 800c26e:	4d07      	ldr	r5, [pc, #28]	@ (800c28c <_kill_r+0x20>)
 800c270:	2300      	movs	r3, #0
 800c272:	4604      	mov	r4, r0
 800c274:	4608      	mov	r0, r1
 800c276:	4611      	mov	r1, r2
 800c278:	602b      	str	r3, [r5, #0]
 800c27a:	f7f5 fb09 	bl	8001890 <_kill>
 800c27e:	1c43      	adds	r3, r0, #1
 800c280:	d102      	bne.n	800c288 <_kill_r+0x1c>
 800c282:	682b      	ldr	r3, [r5, #0]
 800c284:	b103      	cbz	r3, 800c288 <_kill_r+0x1c>
 800c286:	6023      	str	r3, [r4, #0]
 800c288:	bd38      	pop	{r3, r4, r5, pc}
 800c28a:	bf00      	nop
 800c28c:	2000204c 	.word	0x2000204c

0800c290 <_getpid_r>:
 800c290:	f7f5 baf6 	b.w	8001880 <_getpid>

0800c294 <_malloc_usable_size_r>:
 800c294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c298:	1f18      	subs	r0, r3, #4
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	bfbc      	itt	lt
 800c29e:	580b      	ldrlt	r3, [r1, r0]
 800c2a0:	18c0      	addlt	r0, r0, r3
 800c2a2:	4770      	bx	lr

0800c2a4 <__swhatbuf_r>:
 800c2a4:	b570      	push	{r4, r5, r6, lr}
 800c2a6:	460c      	mov	r4, r1
 800c2a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2ac:	2900      	cmp	r1, #0
 800c2ae:	b096      	sub	sp, #88	@ 0x58
 800c2b0:	4615      	mov	r5, r2
 800c2b2:	461e      	mov	r6, r3
 800c2b4:	da0d      	bge.n	800c2d2 <__swhatbuf_r+0x2e>
 800c2b6:	89a3      	ldrh	r3, [r4, #12]
 800c2b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c2bc:	f04f 0100 	mov.w	r1, #0
 800c2c0:	bf14      	ite	ne
 800c2c2:	2340      	movne	r3, #64	@ 0x40
 800c2c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c2c8:	2000      	movs	r0, #0
 800c2ca:	6031      	str	r1, [r6, #0]
 800c2cc:	602b      	str	r3, [r5, #0]
 800c2ce:	b016      	add	sp, #88	@ 0x58
 800c2d0:	bd70      	pop	{r4, r5, r6, pc}
 800c2d2:	466a      	mov	r2, sp
 800c2d4:	f000 f848 	bl	800c368 <_fstat_r>
 800c2d8:	2800      	cmp	r0, #0
 800c2da:	dbec      	blt.n	800c2b6 <__swhatbuf_r+0x12>
 800c2dc:	9901      	ldr	r1, [sp, #4]
 800c2de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c2e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c2e6:	4259      	negs	r1, r3
 800c2e8:	4159      	adcs	r1, r3
 800c2ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c2ee:	e7eb      	b.n	800c2c8 <__swhatbuf_r+0x24>

0800c2f0 <__smakebuf_r>:
 800c2f0:	898b      	ldrh	r3, [r1, #12]
 800c2f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c2f4:	079d      	lsls	r5, r3, #30
 800c2f6:	4606      	mov	r6, r0
 800c2f8:	460c      	mov	r4, r1
 800c2fa:	d507      	bpl.n	800c30c <__smakebuf_r+0x1c>
 800c2fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c300:	6023      	str	r3, [r4, #0]
 800c302:	6123      	str	r3, [r4, #16]
 800c304:	2301      	movs	r3, #1
 800c306:	6163      	str	r3, [r4, #20]
 800c308:	b003      	add	sp, #12
 800c30a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c30c:	ab01      	add	r3, sp, #4
 800c30e:	466a      	mov	r2, sp
 800c310:	f7ff ffc8 	bl	800c2a4 <__swhatbuf_r>
 800c314:	9f00      	ldr	r7, [sp, #0]
 800c316:	4605      	mov	r5, r0
 800c318:	4639      	mov	r1, r7
 800c31a:	4630      	mov	r0, r6
 800c31c:	f7ff f906 	bl	800b52c <_malloc_r>
 800c320:	b948      	cbnz	r0, 800c336 <__smakebuf_r+0x46>
 800c322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c326:	059a      	lsls	r2, r3, #22
 800c328:	d4ee      	bmi.n	800c308 <__smakebuf_r+0x18>
 800c32a:	f023 0303 	bic.w	r3, r3, #3
 800c32e:	f043 0302 	orr.w	r3, r3, #2
 800c332:	81a3      	strh	r3, [r4, #12]
 800c334:	e7e2      	b.n	800c2fc <__smakebuf_r+0xc>
 800c336:	89a3      	ldrh	r3, [r4, #12]
 800c338:	6020      	str	r0, [r4, #0]
 800c33a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c33e:	81a3      	strh	r3, [r4, #12]
 800c340:	9b01      	ldr	r3, [sp, #4]
 800c342:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c346:	b15b      	cbz	r3, 800c360 <__smakebuf_r+0x70>
 800c348:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c34c:	4630      	mov	r0, r6
 800c34e:	f000 f81d 	bl	800c38c <_isatty_r>
 800c352:	b128      	cbz	r0, 800c360 <__smakebuf_r+0x70>
 800c354:	89a3      	ldrh	r3, [r4, #12]
 800c356:	f023 0303 	bic.w	r3, r3, #3
 800c35a:	f043 0301 	orr.w	r3, r3, #1
 800c35e:	81a3      	strh	r3, [r4, #12]
 800c360:	89a3      	ldrh	r3, [r4, #12]
 800c362:	431d      	orrs	r5, r3
 800c364:	81a5      	strh	r5, [r4, #12]
 800c366:	e7cf      	b.n	800c308 <__smakebuf_r+0x18>

0800c368 <_fstat_r>:
 800c368:	b538      	push	{r3, r4, r5, lr}
 800c36a:	4d07      	ldr	r5, [pc, #28]	@ (800c388 <_fstat_r+0x20>)
 800c36c:	2300      	movs	r3, #0
 800c36e:	4604      	mov	r4, r0
 800c370:	4608      	mov	r0, r1
 800c372:	4611      	mov	r1, r2
 800c374:	602b      	str	r3, [r5, #0]
 800c376:	f7f5 faeb 	bl	8001950 <_fstat>
 800c37a:	1c43      	adds	r3, r0, #1
 800c37c:	d102      	bne.n	800c384 <_fstat_r+0x1c>
 800c37e:	682b      	ldr	r3, [r5, #0]
 800c380:	b103      	cbz	r3, 800c384 <_fstat_r+0x1c>
 800c382:	6023      	str	r3, [r4, #0]
 800c384:	bd38      	pop	{r3, r4, r5, pc}
 800c386:	bf00      	nop
 800c388:	2000204c 	.word	0x2000204c

0800c38c <_isatty_r>:
 800c38c:	b538      	push	{r3, r4, r5, lr}
 800c38e:	4d06      	ldr	r5, [pc, #24]	@ (800c3a8 <_isatty_r+0x1c>)
 800c390:	2300      	movs	r3, #0
 800c392:	4604      	mov	r4, r0
 800c394:	4608      	mov	r0, r1
 800c396:	602b      	str	r3, [r5, #0]
 800c398:	f7f5 faea 	bl	8001970 <_isatty>
 800c39c:	1c43      	adds	r3, r0, #1
 800c39e:	d102      	bne.n	800c3a6 <_isatty_r+0x1a>
 800c3a0:	682b      	ldr	r3, [r5, #0]
 800c3a2:	b103      	cbz	r3, 800c3a6 <_isatty_r+0x1a>
 800c3a4:	6023      	str	r3, [r4, #0]
 800c3a6:	bd38      	pop	{r3, r4, r5, pc}
 800c3a8:	2000204c 	.word	0x2000204c

0800c3ac <_init>:
 800c3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ae:	bf00      	nop
 800c3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3b2:	bc08      	pop	{r3}
 800c3b4:	469e      	mov	lr, r3
 800c3b6:	4770      	bx	lr

0800c3b8 <_fini>:
 800c3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ba:	bf00      	nop
 800c3bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3be:	bc08      	pop	{r3}
 800c3c0:	469e      	mov	lr, r3
 800c3c2:	4770      	bx	lr
