# [doc = "Register `CLR2` writer"] pub type W = crate :: W < Clr2Spec > ; # [doc = "Field `P2_0CI` writer - Clear GPIO port Interrupts for P2\\[0\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_0ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_1CI` writer - Clear GPIO port Interrupts for P2\\[1\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_1ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_2CI` writer - Clear GPIO port Interrupts for P2\\[2\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_2ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_3CI` writer - Clear GPIO port Interrupts for P2\\[3\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_3ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_4CI` writer - Clear GPIO port Interrupts for P2\\[4\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_4ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_5CI` writer - Clear GPIO port Interrupts for P2\\[5\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_5ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_6CI` writer - Clear GPIO port Interrupts for P2\\[6\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_6ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_7CI` writer - Clear GPIO port Interrupts for P2\\[7\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_7ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_8CI` writer - Clear GPIO port Interrupts for P2\\[8\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_8ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_9CI` writer - Clear GPIO port Interrupts for P2\\[9\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_9ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_10CI` writer - Clear GPIO port Interrupts for P2\\[10\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_10ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_11CI` writer - Clear GPIO port Interrupts for P2\\[11\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_11ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_12CI` writer - Clear GPIO port Interrupts for P2\\[12\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_12ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_13CI` writer - Clear GPIO port Interrupts for P2\\[13\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_13ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_14CI` writer - Clear GPIO port Interrupts for P2\\[14\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_14ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_15CI` writer - Clear GPIO port Interrupts for P2\\[15\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_15ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_16CI` writer - Clear GPIO port Interrupts for P2\\[16\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_16ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_17CI` writer - Clear GPIO port Interrupts for P2\\[17\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_17ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_18CI` writer - Clear GPIO port Interrupts for P2\\[18\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_18ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_19CI` writer - Clear GPIO port Interrupts for P2\\[19\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_19ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_20CI` writer - Clear GPIO port Interrupts for P2\\[20\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_20ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_21CI` writer - Clear GPIO port Interrupts for P2\\[21\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_21ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_22CI` writer - Clear GPIO port Interrupts for P2\\[22\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_22ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_23CI` writer - Clear GPIO port Interrupts for P2\\[23\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_23ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_24CI` writer - Clear GPIO port Interrupts for P2\\[24\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_24ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_25CI` writer - Clear GPIO port Interrupts for P2\\[25\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_25ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_26CI` writer - Clear GPIO port Interrupts for P2\\[26\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_26ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_27CI` writer - Clear GPIO port Interrupts for P2\\[27\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_27ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_28CI` writer - Clear GPIO port Interrupts for P2\\[28\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_28ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_29CI` writer - Clear GPIO port Interrupts for P2\\[29\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_29ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_30CI` writer - Clear GPIO port Interrupts for P2\\[30\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_30ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `P2_31CI` writer - Clear GPIO port Interrupts for P2\\[31\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] pub type P2_31ciW < 'a , REG > = crate :: BitWriter < 'a , REG > ; impl W { # [doc = "Bit 0 - Clear GPIO port Interrupts for P2\\[0\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_0ci (& mut self) -> P2_0ciW < '_ , Clr2Spec > { P2_0ciW :: new (self , 0) } # [doc = "Bit 1 - Clear GPIO port Interrupts for P2\\[1\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_1ci (& mut self) -> P2_1ciW < '_ , Clr2Spec > { P2_1ciW :: new (self , 1) } # [doc = "Bit 2 - Clear GPIO port Interrupts for P2\\[2\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_2ci (& mut self) -> P2_2ciW < '_ , Clr2Spec > { P2_2ciW :: new (self , 2) } # [doc = "Bit 3 - Clear GPIO port Interrupts for P2\\[3\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_3ci (& mut self) -> P2_3ciW < '_ , Clr2Spec > { P2_3ciW :: new (self , 3) } # [doc = "Bit 4 - Clear GPIO port Interrupts for P2\\[4\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_4ci (& mut self) -> P2_4ciW < '_ , Clr2Spec > { P2_4ciW :: new (self , 4) } # [doc = "Bit 5 - Clear GPIO port Interrupts for P2\\[5\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_5ci (& mut self) -> P2_5ciW < '_ , Clr2Spec > { P2_5ciW :: new (self , 5) } # [doc = "Bit 6 - Clear GPIO port Interrupts for P2\\[6\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_6ci (& mut self) -> P2_6ciW < '_ , Clr2Spec > { P2_6ciW :: new (self , 6) } # [doc = "Bit 7 - Clear GPIO port Interrupts for P2\\[7\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_7ci (& mut self) -> P2_7ciW < '_ , Clr2Spec > { P2_7ciW :: new (self , 7) } # [doc = "Bit 8 - Clear GPIO port Interrupts for P2\\[8\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_8ci (& mut self) -> P2_8ciW < '_ , Clr2Spec > { P2_8ciW :: new (self , 8) } # [doc = "Bit 9 - Clear GPIO port Interrupts for P2\\[9\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_9ci (& mut self) -> P2_9ciW < '_ , Clr2Spec > { P2_9ciW :: new (self , 9) } # [doc = "Bit 10 - Clear GPIO port Interrupts for P2\\[10\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_10ci (& mut self) -> P2_10ciW < '_ , Clr2Spec > { P2_10ciW :: new (self , 10) } # [doc = "Bit 11 - Clear GPIO port Interrupts for P2\\[11\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_11ci (& mut self) -> P2_11ciW < '_ , Clr2Spec > { P2_11ciW :: new (self , 11) } # [doc = "Bit 12 - Clear GPIO port Interrupts for P2\\[12\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_12ci (& mut self) -> P2_12ciW < '_ , Clr2Spec > { P2_12ciW :: new (self , 12) } # [doc = "Bit 13 - Clear GPIO port Interrupts for P2\\[13\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_13ci (& mut self) -> P2_13ciW < '_ , Clr2Spec > { P2_13ciW :: new (self , 13) } # [doc = "Bit 14 - Clear GPIO port Interrupts for P2\\[14\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_14ci (& mut self) -> P2_14ciW < '_ , Clr2Spec > { P2_14ciW :: new (self , 14) } # [doc = "Bit 15 - Clear GPIO port Interrupts for P2\\[15\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_15ci (& mut self) -> P2_15ciW < '_ , Clr2Spec > { P2_15ciW :: new (self , 15) } # [doc = "Bit 16 - Clear GPIO port Interrupts for P2\\[16\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_16ci (& mut self) -> P2_16ciW < '_ , Clr2Spec > { P2_16ciW :: new (self , 16) } # [doc = "Bit 17 - Clear GPIO port Interrupts for P2\\[17\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_17ci (& mut self) -> P2_17ciW < '_ , Clr2Spec > { P2_17ciW :: new (self , 17) } # [doc = "Bit 18 - Clear GPIO port Interrupts for P2\\[18\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_18ci (& mut self) -> P2_18ciW < '_ , Clr2Spec > { P2_18ciW :: new (self , 18) } # [doc = "Bit 19 - Clear GPIO port Interrupts for P2\\[19\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_19ci (& mut self) -> P2_19ciW < '_ , Clr2Spec > { P2_19ciW :: new (self , 19) } # [doc = "Bit 20 - Clear GPIO port Interrupts for P2\\[20\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_20ci (& mut self) -> P2_20ciW < '_ , Clr2Spec > { P2_20ciW :: new (self , 20) } # [doc = "Bit 21 - Clear GPIO port Interrupts for P2\\[21\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_21ci (& mut self) -> P2_21ciW < '_ , Clr2Spec > { P2_21ciW :: new (self , 21) } # [doc = "Bit 22 - Clear GPIO port Interrupts for P2\\[22\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_22ci (& mut self) -> P2_22ciW < '_ , Clr2Spec > { P2_22ciW :: new (self , 22) } # [doc = "Bit 23 - Clear GPIO port Interrupts for P2\\[23\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_23ci (& mut self) -> P2_23ciW < '_ , Clr2Spec > { P2_23ciW :: new (self , 23) } # [doc = "Bit 24 - Clear GPIO port Interrupts for P2\\[24\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_24ci (& mut self) -> P2_24ciW < '_ , Clr2Spec > { P2_24ciW :: new (self , 24) } # [doc = "Bit 25 - Clear GPIO port Interrupts for P2\\[25\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_25ci (& mut self) -> P2_25ciW < '_ , Clr2Spec > { P2_25ciW :: new (self , 25) } # [doc = "Bit 26 - Clear GPIO port Interrupts for P2\\[26\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_26ci (& mut self) -> P2_26ciW < '_ , Clr2Spec > { P2_26ciW :: new (self , 26) } # [doc = "Bit 27 - Clear GPIO port Interrupts for P2\\[27\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_27ci (& mut self) -> P2_27ciW < '_ , Clr2Spec > { P2_27ciW :: new (self , 27) } # [doc = "Bit 28 - Clear GPIO port Interrupts for P2\\[28\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_28ci (& mut self) -> P2_28ciW < '_ , Clr2Spec > { P2_28ciW :: new (self , 28) } # [doc = "Bit 29 - Clear GPIO port Interrupts for P2\\[29\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_29ci (& mut self) -> P2_29ciW < '_ , Clr2Spec > { P2_29ciW :: new (self , 29) } # [doc = "Bit 30 - Clear GPIO port Interrupts for P2\\[30\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_30ci (& mut self) -> P2_30ciW < '_ , Clr2Spec > { P2_30ciW :: new (self , 30) } # [doc = "Bit 31 - Clear GPIO port Interrupts for P2\\[31\\]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF."] # [inline (always)] pub fn p2_31ci (& mut self) -> P2_31ciW < '_ , Clr2Spec > { P2_31ciW :: new (self , 31) } } # [doc = "GPIO Interrupt Clear.\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`clr2::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct Clr2Spec ; impl crate :: RegisterSpec for Clr2Spec { type Ux = u32 ; } # [doc = "`write(|w| ..)` method takes [`clr2::W`](W) writer structure"] impl crate :: Writable for Clr2Spec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets CLR2 to value 0"] impl crate :: Resettable for Clr2Spec { }