{"Source Block": ["hdl/projects/fmcjesdadc1/vc707/system_top.v@198:239@HdlStmProcess", "  assign fan_pwm = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_0_enable_b, adc_0_enable_a})\n      2'b11: begin\n        dma_0_wr <= 1'b1;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[31:16];\n        dma_0_data[31:16] <= adc_0_data_b[15: 0];\n        dma_0_data[15: 0] <= adc_0_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_b[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      2'b01: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_a[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      default: begin\n        dma_0_wr <= 1'b0;\n        dma_0_data[63:48] <= 16'd0;\n        dma_0_data[47:32] <= 16'd0;\n        dma_0_data[31:16] <= 16'd0;\n        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/zc706/system_top.v@172:213", "  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_0_enable_b, adc_0_enable_a})\n      2'b11: begin\n        dma_0_wr <= 1'b1;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[31:16];\n        dma_0_data[31:16] <= adc_0_data_b[15: 0];\n        dma_0_data[15: 0] <= adc_0_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_b[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      2'b01: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_a[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      default: begin\n        dma_0_wr <= 1'b0;\n        dma_0_data[63:48] <= 16'd0;\n        dma_0_data[47:32] <= 16'd0;\n        dma_0_data[31:16] <= 16'd0;\n        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@204:245", "  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_0_enable_b, adc_0_enable_a})\n      2'b11: begin\n        dma_0_wr <= 1'b1;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[31:16];\n        dma_0_data[31:16] <= adc_0_data_b[15: 0];\n        dma_0_data[15: 0] <= adc_0_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_b[31:16];\n        dma_0_data[47:32] <= adc_0_data_b[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      2'b01: begin\n        dma_0_wr <= ~dma_0_wr;\n        dma_0_data[63:48] <= adc_0_data_a[31:16];\n        dma_0_data[47:32] <= adc_0_data_a[15: 0];\n        dma_0_data[31:16] <= dma_0_data[63:48];\n        dma_0_data[15: 0] <= dma_0_data[47:32];\n      end\n      default: begin\n        dma_0_wr <= 1'b0;\n        dma_0_data[63:48] <= 16'd0;\n        dma_0_data[47:32] <= 16'd0;\n        dma_0_data[31:16] <= 16'd0;\n        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n"]], "Diff Content": {"Delete": [[203, "  always @(posedge adc_clk) begin\n"], [204, "    case ({adc_0_enable_b, adc_0_enable_a})\n"], [205, "      2'b11: begin\n"], [206, "        dma_0_wr <= 1'b1;\n"], [207, "        dma_0_data[63:48] <= adc_0_data_b[31:16];\n"], [208, "        dma_0_data[47:32] <= adc_0_data_a[31:16];\n"], [209, "        dma_0_data[31:16] <= adc_0_data_b[15: 0];\n"], [210, "        dma_0_data[15: 0] <= adc_0_data_a[15: 0];\n"], [211, "      end\n"], [212, "      2'b10: begin\n"], [213, "        dma_0_wr <= ~dma_0_wr;\n"], [214, "        dma_0_data[63:48] <= adc_0_data_b[31:16];\n"], [215, "        dma_0_data[47:32] <= adc_0_data_b[15: 0];\n"], [216, "        dma_0_data[31:16] <= dma_0_data[63:48];\n"], [217, "        dma_0_data[15: 0] <= dma_0_data[47:32];\n"], [218, "      end\n"], [219, "      2'b01: begin\n"], [220, "        dma_0_wr <= ~dma_0_wr;\n"], [221, "        dma_0_data[63:48] <= adc_0_data_a[31:16];\n"], [222, "        dma_0_data[47:32] <= adc_0_data_a[15: 0];\n"], [223, "        dma_0_data[31:16] <= dma_0_data[63:48];\n"], [224, "        dma_0_data[15: 0] <= dma_0_data[47:32];\n"], [225, "      end\n"], [226, "      default: begin\n"], [227, "        dma_0_wr <= 1'b0;\n"], [228, "        dma_0_data[63:48] <= 16'd0;\n"], [229, "        dma_0_data[47:32] <= 16'd0;\n"], [230, "        dma_0_data[31:16] <= 16'd0;\n"], [231, "        dma_0_data[15: 0] <= 16'd0;\n"], [232, "      end\n"], [233, "    endcase\n"], [234, "  end\n"]], "Add": []}}