Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot direct_control_top_tb_behav xil_defaultlib.direct_control_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967294 is out of target constraint range 0 to 2147483647 [/proj/xbuilds/9999.0_INT_0221_2109/installs/all_platforms/Vivado/9999.0/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3329]
WARNING: [VRFC 10-1537] value 2147483648 is out of target constraint range 0 to 2147483647 [/proj/xbuilds/9999.0_INT_0221_2109/installs/all_platforms/Vivado/9999.0/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3331]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
