
C:\work\projects\Project_Safety_Hat\src\Console_vcp\Debug\Console_usb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004930  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  08004b14  08004b14  00014b14  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004dcc  08004dcc  00014dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004dd0  08004dd0  00014dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001c8  20000000  08004dd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000035fc  200001c8  08004f9c  000201c8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200037c4  08004f9c  000237c4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201c8  2**0
                  CONTENTS, READONLY
  9 .debug_line   00007323  00000000  00000000  000201f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000147c7  00000000  00000000  00027514  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003ee3  00000000  00000000  0003bcdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f58  00000000  00000000  0003fbc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011f0  00000000  00000000  00040b18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000aa42  00000000  00000000  00041d08  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004ef0  00000000  00000000  0004c74a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0005163a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002cb0  00000000  00000000  000516b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200001c8 	.word	0x200001c8
 8000200:	00000000 	.word	0x00000000
 8000204:	08004afc 	.word	0x08004afc

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200001cc 	.word	0x200001cc
 8000220:	08004afc 	.word	0x08004afc

08000224 <strcmp>:
 8000224:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
 800022c:	2a01      	cmp	r2, #1
 800022e:	bf28      	it	cs
 8000230:	429a      	cmpcs	r2, r3
 8000232:	d0f7      	beq.n	8000224 <strcmp>
 8000234:	1ad0      	subs	r0, r2, r3
 8000236:	4770      	bx	lr

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000248:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800024a:	e003      	b.n	8000254 <LoopCopyDataInit>

0800024c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800024c:	4b0b      	ldr	r3, [pc, #44]	; (800027c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800024e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000250:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000252:	3104      	adds	r1, #4

08000254 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000254:	480a      	ldr	r0, [pc, #40]	; (8000280 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000256:	4b0b      	ldr	r3, [pc, #44]	; (8000284 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000258:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800025a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800025c:	d3f6      	bcc.n	800024c <CopyDataInit>
  ldr r2, =_sbss
 800025e:	4a0a      	ldr	r2, [pc, #40]	; (8000288 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000260:	e002      	b.n	8000268 <LoopFillZerobss>

08000262 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000262:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000264:	f842 3b04 	str.w	r3, [r2], #4

08000268 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800026a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800026c:	d3f9      	bcc.n	8000262 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800026e:	f003 fbf1 	bl	8003a54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000272:	f003 ffbf 	bl	80041f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000276:	f003 fb7d 	bl	8003974 <main>
  bx lr
 800027a:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 800027c:	08004dd4 	.word	0x08004dd4
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8000280:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000284:	200001c8 	.word	0x200001c8
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8000288:	200001c8 	.word	0x200001c8
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 800028c:	200037c4 	.word	0x200037c4

08000290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000290:	e7fe      	b.n	8000290 <ADC1_2_IRQHandler>

08000292 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000292:	b510      	push	{r4, lr}
 8000294:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000296:	f001 f8e7 	bl	8001468 <HAL_RCC_GetHCLKFreq>
 800029a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800029e:	fbb0 f0f3 	udiv	r0, r0, r3
 80002a2:	f000 f887 	bl	80003b4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80002a6:	2200      	movs	r2, #0
 80002a8:	4621      	mov	r1, r4
 80002aa:	f04f 30ff 	mov.w	r0, #4294967295
 80002ae:	f000 f841 	bl	8000334 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80002b2:	2000      	movs	r0, #0
 80002b4:	bd10      	pop	{r4, pc}
	...

080002b8 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002b8:	4a06      	ldr	r2, [pc, #24]	; (80002d4 <HAL_Init+0x1c>)
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002ba:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002bc:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002be:	2003      	movs	r0, #3
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002c0:	f043 0310 	orr.w	r3, r3, #16
 80002c4:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002c6:	f000 f823 	bl	8000310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002ca:	200f      	movs	r0, #15
 80002cc:	f7ff ffe1 	bl	8000292 <HAL_InitTick>
  /* Init the low level hardware */
//  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 80002d0:	2000      	movs	r0, #0
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	40022000 	.word	0x40022000

080002d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80002d8:	4a02      	ldr	r2, [pc, #8]	; (80002e4 <HAL_IncTick+0xc>)
 80002da:	6813      	ldr	r3, [r2, #0]
 80002dc:	3301      	adds	r3, #1
 80002de:	6013      	str	r3, [r2, #0]
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	200001e4 	.word	0x200001e4

080002e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002e8:	4b01      	ldr	r3, [pc, #4]	; (80002f0 <HAL_GetTick+0x8>)
 80002ea:	6818      	ldr	r0, [r3, #0]
}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	200001e4 	.word	0x200001e4

080002f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002f4:	b513      	push	{r0, r1, r4, lr}
 80002f6:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 80002f8:	f7ff fff6 	bl	80002e8 <HAL_GetTick>
 80002fc:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80002fe:	f7ff fff3 	bl	80002e8 <HAL_GetTick>
 8000302:	9b01      	ldr	r3, [sp, #4]
 8000304:	1b00      	subs	r0, r0, r4
 8000306:	4298      	cmp	r0, r3
 8000308:	d3f9      	bcc.n	80002fe <HAL_Delay+0xa>
  {
  }
}
 800030a:	b002      	add	sp, #8
 800030c:	bd10      	pop	{r4, pc}
	...

08000310 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000310:	4a07      	ldr	r2, [pc, #28]	; (8000330 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000312:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000314:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000316:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800031a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800031e:	041b      	lsls	r3, r3, #16
 8000320:	0c1b      	lsrs	r3, r3, #16
 8000322:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000326:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800032a:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800032c:	60d3      	str	r3, [r2, #12]
 800032e:	4770      	bx	lr
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000334:	4b17      	ldr	r3, [pc, #92]	; (8000394 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000336:	b530      	push	{r4, r5, lr}
 8000338:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800033a:	f3c3 2302 	ubfx	r3, r3, #8, #3
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800033e:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000342:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000344:	2c04      	cmp	r4, #4
 8000346:	bf28      	it	cs
 8000348:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800034a:	2d06      	cmp	r5, #6

  return (
 800034c:	f04f 0501 	mov.w	r5, #1
 8000350:	fa05 f404 	lsl.w	r4, r5, r4
 8000354:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000358:	bf8c      	ite	hi
 800035a:	3b03      	subhi	r3, #3
 800035c:	2300      	movls	r3, #0

  return (
 800035e:	400c      	ands	r4, r1
 8000360:	409c      	lsls	r4, r3
 8000362:	fa05 f303 	lsl.w	r3, r5, r3
 8000366:	3b01      	subs	r3, #1
 8000368:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 800036a:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 800036c:	ea42 0204 	orr.w	r2, r2, r4
 8000370:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000374:	bfaf      	iteee	ge
 8000376:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800037a:	4b07      	ldrlt	r3, [pc, #28]	; (8000398 <HAL_NVIC_SetPriority+0x64>)
 800037c:	f000 000f 	andlt.w	r0, r0, #15
 8000380:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000382:	bfa5      	ittet	ge
 8000384:	b2d2      	uxtbge	r2, r2
 8000386:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800038a:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800038c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	bf00      	nop
 8000394:	e000ed00 	.word	0xe000ed00
 8000398:	e000ed14 	.word	0xe000ed14

0800039c <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800039c:	0942      	lsrs	r2, r0, #5
 800039e:	2301      	movs	r3, #1
 80003a0:	f000 001f 	and.w	r0, r0, #31
 80003a4:	fa03 f000 	lsl.w	r0, r3, r0
 80003a8:	4b01      	ldr	r3, [pc, #4]	; (80003b0 <HAL_NVIC_EnableIRQ+0x14>)
 80003aa:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80003ae:	4770      	bx	lr
 80003b0:	e000e100 	.word	0xe000e100

080003b4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003b4:	3801      	subs	r0, #1
 80003b6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80003ba:	d20a      	bcs.n	80003d2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003bc:	4b06      	ldr	r3, [pc, #24]	; (80003d8 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003be:	4a07      	ldr	r2, [pc, #28]	; (80003dc <HAL_SYSTICK_Config+0x28>)
 80003c0:	21f0      	movs	r1, #240	; 0xf0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003c2:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003c8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ca:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003cc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ce:	601a      	str	r2, [r3, #0]
 80003d0:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80003d2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	e000e010 	.word	0xe000e010
 80003dc:	e000ed00 	.word	0xe000ed00

080003e0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80003e0:	4b04      	ldr	r3, [pc, #16]	; (80003f4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80003e2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80003e4:	681a      	ldr	r2, [r3, #0]
 80003e6:	bf0c      	ite	eq
 80003e8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80003ec:	f022 0204 	bicne.w	r2, r2, #4
 80003f0:	601a      	str	r2, [r3, #0]
 80003f2:	4770      	bx	lr
 80003f4:	e000e010 	.word	0xe000e010

080003f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 80003fc:	2400      	movs	r4, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80003fe:	4626      	mov	r6, r4
 8000400:	4b6a      	ldr	r3, [pc, #424]	; (80005ac <HAL_GPIO_Init+0x1b4>)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000402:	f8df e1b0 	ldr.w	lr, [pc, #432]	; 80005b4 <HAL_GPIO_Init+0x1bc>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000406:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 80005b8 <HAL_GPIO_Init+0x1c0>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800040a:	2201      	movs	r2, #1
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 800040c:	680d      	ldr	r5, [r1, #0]

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800040e:	40b2      	lsls	r2, r6
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8000410:	ea32 0505 	bics.w	r5, r2, r5
 8000414:	f040 80c2 	bne.w	800059c <HAL_GPIO_Init+0x1a4>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000418:	684d      	ldr	r5, [r1, #4]
 800041a:	2d12      	cmp	r5, #18
 800041c:	d02b      	beq.n	8000476 <HAL_GPIO_Init+0x7e>
 800041e:	d80e      	bhi.n	800043e <HAL_GPIO_Init+0x46>
 8000420:	2d02      	cmp	r5, #2
 8000422:	d025      	beq.n	8000470 <HAL_GPIO_Init+0x78>
 8000424:	d804      	bhi.n	8000430 <HAL_GPIO_Init+0x38>
 8000426:	b34d      	cbz	r5, 800047c <HAL_GPIO_Init+0x84>
 8000428:	2d01      	cmp	r5, #1
 800042a:	d130      	bne.n	800048e <HAL_GPIO_Init+0x96>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800042c:	68cc      	ldr	r4, [r1, #12]
          break;
 800042e:	e02e      	b.n	800048e <HAL_GPIO_Init+0x96>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000430:	2d03      	cmp	r5, #3
 8000432:	d01b      	beq.n	800046c <HAL_GPIO_Init+0x74>
 8000434:	2d11      	cmp	r5, #17
 8000436:	d12a      	bne.n	800048e <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in OUTPUT open-drain mode */
        case GPIO_MODE_OUTPUT_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000438:	68cc      	ldr	r4, [r1, #12]
 800043a:	3404      	adds	r4, #4
          break;
 800043c:	e027      	b.n	800048e <HAL_GPIO_Init+0x96>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800043e:	4565      	cmp	r5, ip
 8000440:	d01c      	beq.n	800047c <HAL_GPIO_Init+0x84>
 8000442:	d806      	bhi.n	8000452 <HAL_GPIO_Init+0x5a>
 8000444:	f8df 8174 	ldr.w	r8, [pc, #372]	; 80005bc <HAL_GPIO_Init+0x1c4>
 8000448:	4545      	cmp	r5, r8
 800044a:	d017      	beq.n	800047c <HAL_GPIO_Init+0x84>
 800044c:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8000450:	e009      	b.n	8000466 <HAL_GPIO_Init+0x6e>
 8000452:	f8df 816c 	ldr.w	r8, [pc, #364]	; 80005c0 <HAL_GPIO_Init+0x1c8>
 8000456:	4545      	cmp	r5, r8
 8000458:	d010      	beq.n	800047c <HAL_GPIO_Init+0x84>
 800045a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 800045e:	4545      	cmp	r5, r8
 8000460:	d00c      	beq.n	800047c <HAL_GPIO_Init+0x84>
 8000462:	f5a8 1880 	sub.w	r8, r8, #1048576	; 0x100000
 8000466:	4545      	cmp	r5, r8
 8000468:	d111      	bne.n	800048e <HAL_GPIO_Init+0x96>
 800046a:	e007      	b.n	800047c <HAL_GPIO_Init+0x84>
          }
          break; 
          
        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800046c:	2400      	movs	r4, #0
 800046e:	e00e      	b.n	800048e <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
        case GPIO_MODE_AF_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000470:	68cc      	ldr	r4, [r1, #12]
 8000472:	3408      	adds	r4, #8
          break;
 8000474:	e00b      	b.n	800048e <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
        case GPIO_MODE_AF_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000476:	68cc      	ldr	r4, [r1, #12]
 8000478:	340c      	adds	r4, #12
          break;
 800047a:	e008      	b.n	800048e <HAL_GPIO_Init+0x96>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
 800047c:	688c      	ldr	r4, [r1, #8]
 800047e:	b12c      	cbz	r4, 800048c <HAL_GPIO_Init+0x94>
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8000480:	2c01      	cmp	r4, #1
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
 8000482:	bf0c      	ite	eq
 8000484:	6102      	streq	r2, [r0, #16]
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8000486:	6142      	strne	r2, [r0, #20]
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
          }
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000488:	2408      	movs	r4, #8
 800048a:	e000      	b.n	800048e <HAL_GPIO_Init+0x96>
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800048c:	2404      	movs	r4, #4
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800048e:	2aff      	cmp	r2, #255	; 0xff
 8000490:	bf97      	itett	ls
 8000492:	4683      	movls	fp, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8000494:	f1a6 0508 	subhi.w	r5, r6, #8
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000498:	f8d0 9000 	ldrls.w	r9, [r0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 800049c:	00b5      	lslls	r5, r6, #2
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800049e:	bf84      	itt	hi
 80004a0:	f8d0 9004 	ldrhi.w	r9, [r0, #4]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80004a4:	00ad      	lslhi	r5, r5, #2
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80004a6:	f04f 080f 	mov.w	r8, #15
 80004aa:	fa08 fa05 	lsl.w	sl, r8, r5
 80004ae:	ea29 090a 	bic.w	r9, r9, sl
 80004b2:	fa04 f505 	lsl.w	r5, r4, r5
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004b6:	bf88      	it	hi
 80004b8:	f100 0b04 	addhi.w	fp, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80004bc:	ea49 0505 	orr.w	r5, r9, r5
 80004c0:	f8cb 5000 	str.w	r5, [fp]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80004c4:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80004c8:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 80004cc:	d066      	beq.n	800059c <HAL_GPIO_Init+0x1a4>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80004ce:	4d38      	ldr	r5, [pc, #224]	; (80005b0 <HAL_GPIO_Init+0x1b8>)
 80004d0:	4f37      	ldr	r7, [pc, #220]	; (80005b0 <HAL_GPIO_Init+0x1b8>)
 80004d2:	69ad      	ldr	r5, [r5, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 80004d4:	f006 0a03 	and.w	sl, r6, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80004d8:	f045 0501 	orr.w	r5, r5, #1
 80004dc:	61bd      	str	r5, [r7, #24]
 80004de:	69bd      	ldr	r5, [r7, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 80004e0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80004e4:	f005 0501 	and.w	r5, r5, #1
 80004e8:	9501      	str	r5, [sp, #4]
 80004ea:	9d01      	ldr	r5, [sp, #4]
 80004ec:	f026 0503 	bic.w	r5, r6, #3
 80004f0:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 80004f4:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
 80004f8:	f8d5 b008 	ldr.w	fp, [r5, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80004fc:	f5a7 3784 	sub.w	r7, r7, #67584	; 0x10800
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000500:	fa08 f80a 	lsl.w	r8, r8, sl
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000504:	42b8      	cmp	r0, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000506:	ea2b 0808 	bic.w	r8, fp, r8
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800050a:	d016      	beq.n	800053a <HAL_GPIO_Init+0x142>
 800050c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000510:	42b8      	cmp	r0, r7
 8000512:	d015      	beq.n	8000540 <HAL_GPIO_Init+0x148>
 8000514:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000518:	42b8      	cmp	r0, r7
 800051a:	d014      	beq.n	8000546 <HAL_GPIO_Init+0x14e>
 800051c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000520:	42b8      	cmp	r0, r7
 8000522:	d013      	beq.n	800054c <HAL_GPIO_Init+0x154>
 8000524:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000528:	42b8      	cmp	r0, r7
 800052a:	d012      	beq.n	8000552 <HAL_GPIO_Init+0x15a>
 800052c:	4570      	cmp	r0, lr
 800052e:	bf0c      	ite	eq
 8000530:	f04f 0b05 	moveq.w	fp, #5
 8000534:	f04f 0b06 	movne.w	fp, #6
 8000538:	e00d      	b.n	8000556 <HAL_GPIO_Init+0x15e>
 800053a:	f04f 0b00 	mov.w	fp, #0
 800053e:	e00a      	b.n	8000556 <HAL_GPIO_Init+0x15e>
 8000540:	f04f 0b01 	mov.w	fp, #1
 8000544:	e007      	b.n	8000556 <HAL_GPIO_Init+0x15e>
 8000546:	f04f 0b02 	mov.w	fp, #2
 800054a:	e004      	b.n	8000556 <HAL_GPIO_Init+0x15e>
 800054c:	f04f 0b03 	mov.w	fp, #3
 8000550:	e001      	b.n	8000556 <HAL_GPIO_Init+0x15e>
 8000552:	f04f 0b04 	mov.w	fp, #4
 8000556:	fa0b fa0a 	lsl.w	sl, fp, sl
 800055a:	ea4a 0a08 	orr.w	sl, sl, r8
        AFIO->EXTICR[position >> 2] = temp;
 800055e:	f8c5 a008 	str.w	sl, [r5, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8000562:	681d      	ldr	r5, [r3, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        AFIO->EXTICR[position >> 2] = temp;
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000564:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8000568:	bf14      	ite	ne
 800056a:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 800056c:	4395      	biceq	r5, r2
 800056e:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8000570:	685d      	ldr	r5, [r3, #4]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000572:	f419 3f00 	tst.w	r9, #131072	; 0x20000
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8000576:	bf14      	ite	ne
 8000578:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 800057a:	4395      	biceq	r5, r2
 800057c:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 800057e:	689d      	ldr	r5, [r3, #8]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000580:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8000584:	bf14      	ite	ne
 8000586:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8000588:	4395      	biceq	r5, r2
 800058a:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 800058c:	68dd      	ldr	r5, [r3, #12]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800058e:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8000592:	bf14      	ite	ne
 8000594:	432a      	orrne	r2, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8000596:	ea25 0202 	biceq.w	r2, r5, r2
 800059a:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800059c:	3601      	adds	r6, #1
 800059e:	2e10      	cmp	r6, #16
 80005a0:	f47f af33 	bne.w	800040a <HAL_GPIO_Init+0x12>
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
        }
      }
    }
  }
}
 80005a4:	b003      	add	sp, #12
 80005a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005aa:	bf00      	nop
 80005ac:	40010400 	.word	0x40010400
 80005b0:	40021000 	.word	0x40021000
 80005b4:	40011c00 	.word	0x40011c00
 80005b8:	10210000 	.word	0x10210000
 80005bc:	10110000 	.word	0x10110000
 80005c0:	10310000 	.word	0x10310000

080005c4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80005c4:	b902      	cbnz	r2, 80005c8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80005c6:	0409      	lsls	r1, r1, #16
 80005c8:	6101      	str	r1, [r0, #16]
 80005ca:	4770      	bx	lr

080005cc <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80005cc:	68c3      	ldr	r3, [r0, #12]
 80005ce:	4059      	eors	r1, r3
 80005d0:	60c1      	str	r1, [r0, #12]
 80005d2:	4770      	bx	lr

080005d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80005d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80005d8:	4604      	mov	r4, r0
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80005da:	b086      	sub	sp, #24
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80005dc:	2800      	cmp	r0, #0
 80005de:	d05f      	beq.n	80006a0 <HAL_PCD_Init+0xcc>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 80005e0:	f890 33e9 	ldrb.w	r3, [r0, #1001]	; 0x3e9
 80005e4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80005e8:	b91b      	cbnz	r3, 80005f2 <HAL_PCD_Init+0x1e>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80005ea:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80005ee:	f003 fac7 	bl	8003b80 <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80005f2:	4625      	mov	r5, r4
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 80005f4:	466e      	mov	r6, sp

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 80005f6:	2303      	movs	r3, #3
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80005f8:	f855 0b10 	ldr.w	r0, [r5], #16

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 80005fc:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000600:	f000 ffd2 	bl	80015a8 <USB_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000604:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000606:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000608:	682b      	ldr	r3, [r5, #0]
 800060a:	1d27      	adds	r7, r4, #4
 800060c:	6033      	str	r3, [r6, #0]
 800060e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000612:	6820      	ldr	r0, [r4, #0]
 8000614:	f000 ffb8 	bl	8001588 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8000618:	2100      	movs	r1, #0
 800061a:	6820      	ldr	r0, [r4, #0]
 800061c:	f000 ffce 	bl	80015bc <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8000620:	2100      	movs	r1, #0
 8000622:	4623      	mov	r3, r4
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8000624:	4622      	mov	r2, r4
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8000626:	4608      	mov	r0, r1
 8000628:	f104 0510 	add.w	r5, r4, #16
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 800062c:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
 800062e:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
    hpcd->IN_ep[index].tx_fifo_num = index;
 8000632:	8691      	strh	r1, [r2, #52]	; 0x34
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8000634:	3101      	adds	r1, #1
 8000636:	290f      	cmp	r1, #15
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8000638:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 800063c:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
    hpcd->IN_ep[index].maxpacket =  0;
 8000640:	6390      	str	r0, [r2, #56]	; 0x38
    hpcd->IN_ep[index].xfer_buff = 0;
 8000642:	63d0      	str	r0, [r2, #60]	; 0x3c
    hpcd->IN_ep[index].xfer_len = 0;
 8000644:	6410      	str	r0, [r2, #64]	; 0x40
 8000646:	f102 0220 	add.w	r2, r2, #32
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 800064a:	d1f0      	bne.n	800062e <HAL_PCD_Init+0x5a>
 800064c:	2200      	movs	r2, #0
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 800064e:	4611      	mov	r1, r2
    hpcd->OUT_ep[index].num = index;
 8000650:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    hpcd->IN_ep[index].tx_fifo_num = index;
 8000654:	869a      	strh	r2, [r3, #52]	; 0x34
    hpcd->IN_ep[index].maxpacket =  0;
    hpcd->IN_ep[index].xfer_buff = 0;
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
 8000656:	3201      	adds	r2, #1
 8000658:	2a0f      	cmp	r2, #15
  {
    hpcd->OUT_ep[index].is_in = 0;
 800065a:	f883 1209 	strb.w	r1, [r3, #521]	; 0x209
    hpcd->OUT_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 800065e:	f883 120b 	strb.w	r1, [r3, #523]	; 0x20b
    hpcd->OUT_ep[index].maxpacket = 0;
 8000662:	f8c3 1218 	str.w	r1, [r3, #536]	; 0x218
    hpcd->OUT_ep[index].xfer_buff = 0;
 8000666:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
    hpcd->OUT_ep[index].xfer_len = 0;
 800066a:	f8c3 1220 	str.w	r1, [r3, #544]	; 0x220
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 800066e:	f04f 0800 	mov.w	r8, #0
 8000672:	f103 0320 	add.w	r3, r3, #32
    hpcd->IN_ep[index].maxpacket =  0;
    hpcd->IN_ep[index].xfer_buff = 0;
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
 8000676:	d1eb      	bne.n	8000650 <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[index].xfer_buff = 0;
    hpcd->OUT_ep[index].xfer_len = 0;
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8000678:	466e      	mov	r6, sp
 800067a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800067c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800067e:	682b      	ldr	r3, [r5, #0]
 8000680:	6033      	str	r3, [r6, #0]
 8000682:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000686:	6820      	ldr	r0, [r4, #0]
 8000688:	f000 ff9a 	bl	80015c0 <USB_DevInit>
  
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
 800068c:	2301      	movs	r3, #1
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
  
  hpcd->USB_Address = 0;
 800068e:	f884 8024 	strb.w	r8, [r4, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
  
  USB_DevDisconnect (hpcd->Instance);  
 8000692:	6820      	ldr	r0, [r4, #0]
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
  
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
 8000694:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  
  USB_DevDisconnect (hpcd->Instance);  
 8000698:	f001 fa4b 	bl	8001b32 <USB_DevDisconnect>
  return HAL_OK;
 800069c:	4640      	mov	r0, r8
 800069e:	e000      	b.n	80006a2 <HAL_PCD_Init+0xce>
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 80006a0:	2001      	movs	r0, #1
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
  
  USB_DevDisconnect (hpcd->Instance);  
  return HAL_OK;
}
 80006a2:	b006      	add	sp, #24
 80006a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080006a8 <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 80006a8:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80006ac:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80006ae:	2b01      	cmp	r3, #1
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80006b0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80006b2:	d00e      	beq.n	80006d2 <HAL_PCD_Start+0x2a>
 80006b4:	2101      	movs	r1, #1
 80006b6:	f880 13e8 	strb.w	r1, [r0, #1000]	; 0x3e8
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 80006ba:	f003 fb88 	bl	8003dce <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 80006be:	6820      	ldr	r0, [r4, #0]
 80006c0:	f001 fa35 	bl	8001b2e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80006c4:	6820      	ldr	r0, [r4, #0]
 80006c6:	f000 ff66 	bl	8001596 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80006ca:	2000      	movs	r0, #0
 80006cc:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 80006d0:	bd10      	pop	{r4, pc}
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 80006d2:	2002      	movs	r0, #2
  HAL_PCDEx_SetConnectionState (hpcd, 1);
  USB_DevConnect (hpcd->Instance);
  __HAL_PCD_ENABLE(hpcd);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 80006d4:	bd10      	pop	{r4, pc}

080006d6 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 80006d6:	f890 23e8 	ldrb.w	r2, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80006da:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80006dc:	2a01      	cmp	r2, #1
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80006de:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80006e0:	d00b      	beq.n	80006fa <HAL_PCD_SetAddress+0x24>
 80006e2:	2201      	movs	r2, #1
 80006e4:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  hpcd->USB_Address = address;
 80006e8:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 80006ec:	6800      	ldr	r0, [r0, #0]
 80006ee:	f001 fa18 	bl	8001b22 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80006f2:	2000      	movs	r0, #0
 80006f4:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
 80006f8:	bd10      	pop	{r4, pc}
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 80006fa:	2002      	movs	r0, #2
  hpcd->USB_Address = address;
  USB_SetDevAddress(hpcd->Instance, address);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 80006fc:	bd10      	pop	{r4, pc}

080006fe <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80006fe:	b538      	push	{r3, r4, r5, lr}
 8000700:	4604      	mov	r4, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8000702:	b248      	sxtb	r0, r1
 8000704:	2800      	cmp	r0, #0
 8000706:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800070a:	bfb5      	itete	lt
 800070c:	eb04 1145 	addlt.w	r1, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000710:	eb04 1141 	addge.w	r1, r4, r1, lsl #5
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000714:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000716:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800071a:	0fc0      	lsrs	r0, r0, #31
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 800071c:	700d      	strb	r5, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800071e:	7048      	strb	r0, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8000720:	70cb      	strb	r3, [r1, #3]
    
  __HAL_LOCK(hpcd);
 8000722:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 8000726:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
    
  __HAL_LOCK(hpcd);
 8000728:	2b01      	cmp	r3, #1
 800072a:	d009      	beq.n	8000740 <HAL_PCD_EP_Open+0x42>
 800072c:	2301      	movs	r3, #1
 800072e:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8000732:	6820      	ldr	r0, [r4, #0]
 8000734:	f000 ff58 	bl	80015e8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000738:	2000      	movs	r0, #0
 800073a:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return ret;
 800073e:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
    
  __HAL_LOCK(hpcd);
 8000740:	2002      	movs	r0, #2
  USB_ActivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);
  return ret;
}
 8000742:	bd38      	pop	{r3, r4, r5, pc}

08000744 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8000744:	b24b      	sxtb	r3, r1
 8000746:	2b00      	cmp	r3, #0
 8000748:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800074c:	bfb5      	itete	lt
 800074e:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000752:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000756:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8000758:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800075c:	0fdb      	lsrs	r3, r3, #31
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 800075e:	b510      	push	{r4, lr}
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8000760:	700a      	strb	r2, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8000762:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8000764:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8000768:	4604      	mov	r4, r0
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd);
 800076a:	2b01      	cmp	r3, #1
 800076c:	d009      	beq.n	8000782 <HAL_PCD_EP_Close+0x3e>
 800076e:	2301      	movs	r3, #1
 8000770:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8000774:	6800      	ldr	r0, [r0, #0]
 8000776:	f001 f8a9 	bl	80018cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800077a:	2000      	movs	r0, #0
 800077c:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 8000780:	bd10      	pop	{r4, pc}
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd);
 8000782:	2002      	movs	r0, #2
  USB_DeactivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 8000784:	bd10      	pop	{r4, pc}

08000786 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000786:	b570      	push	{r4, r5, r6, lr}
 8000788:	4604      	mov	r4, r0
 800078a:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800078e:	0170      	lsls	r0, r6, #5
 8000790:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 8000792:	f8c5 3220 	str.w	r3, [r5, #544]	; 0x220
  ep->xfer_count = 0;
 8000796:	2300      	movs	r3, #0
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8000798:	f8c5 221c 	str.w	r2, [r5, #540]	; 0x21c
  ep->xfer_len = len;
  ep->xfer_count = 0;
 800079c:	f8c5 3224 	str.w	r3, [r5, #548]	; 0x224
  ep->is_in = 0;
 80007a0:	f885 3209 	strb.w	r3, [r5, #521]	; 0x209
  ep->num = ep_addr & 0x7F;
 80007a4:	f885 6208 	strb.w	r6, [r5, #520]	; 0x208
  
  __HAL_LOCK(hpcd);
 80007a8:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d00c      	beq.n	80007ca <HAL_PCD_EP_Receive+0x44>
 80007b0:	2301      	movs	r3, #1
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80007b2:	f500 7002 	add.w	r0, r0, #520	; 0x208
 80007b6:	1821      	adds	r1, r4, r0
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 80007b8:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 80007bc:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 80007be:	f001 f9d1 	bl	8001b64 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 80007c2:	2000      	movs	r0, #0
 80007c4:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 80007ca:	2002      	movs	r0, #2
    USB_EPStartXfer(hpcd->Instance , ep);
  }
  __HAL_UNLOCK(hpcd);
  
  return HAL_OK;
}
 80007cc:	bd70      	pop	{r4, r5, r6, pc}

080007ce <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 80007ce:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80007d2:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 80007d6:	f8b0 0224 	ldrh.w	r0, [r0, #548]	; 0x224
 80007da:	4770      	bx	lr

080007dc <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	4604      	mov	r4, r0
 80007e0:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80007e4:	0170      	lsls	r0, r6, #5
 80007e6:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 80007e8:	642b      	str	r3, [r5, #64]	; 0x40
  ep->xfer_count = 0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	646b      	str	r3, [r5, #68]	; 0x44
  ep->is_in = 1;
 80007ee:	2301      	movs	r3, #1
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80007f0:	63ea      	str	r2, [r5, #60]	; 0x3c
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
 80007f2:	f885 3029 	strb.w	r3, [r5, #41]	; 0x29
  ep->num = ep_addr & 0x7F;
 80007f6:	f885 6028 	strb.w	r6, [r5, #40]	; 0x28
  
  __HAL_LOCK(hpcd);
 80007fa:	f894 23e8 	ldrb.w	r2, [r4, #1000]	; 0x3e8
 80007fe:	429a      	cmp	r2, r3
 8000800:	d00a      	beq.n	8000818 <HAL_PCD_EP_Transmit+0x3c>
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000802:	3028      	adds	r0, #40	; 0x28
 8000804:	1821      	adds	r1, r4, r0
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 8000806:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 800080a:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 800080c:	f001 f9aa 	bl	8001b64 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 8000810:	2000      	movs	r0, #0
 8000812:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 8000816:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 8000818:	2002      	movs	r0, #2
  }
  
  __HAL_UNLOCK(hpcd);
  
  return HAL_OK;
}
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800081c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000820:	4604      	mov	r4, r0
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8000822:	6800      	ldr	r0, [r0, #0]
 8000824:	f001 f987 	bl	8001b36 <USB_ReadInterrupts>
 8000828:	0400      	lsls	r0, r0, #16
 800082a:	d416      	bmi.n	800085a <HAL_PCD_IRQHandler+0x3e>
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 800082c:	6820      	ldr	r0, [r4, #0]
 800082e:	f001 f982 	bl	8001b36 <USB_ReadInterrupts>
 8000832:	0541      	lsls	r1, r0, #21
 8000834:	f140 81db 	bpl.w	8000bee <HAL_PCD_IRQHandler+0x3d2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000838:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 800083a:	4620      	mov	r0, r4
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800083c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000840:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000844:	041b      	lsls	r3, r3, #16
 8000846:	0c1b      	lsrs	r3, r3, #16
 8000848:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 800084c:	f003 f9cf 	bl	8003bee <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8000850:	2100      	movs	r1, #0
 8000852:	4620      	mov	r0, r4
 8000854:	f7ff ff3f 	bl	80006d6 <HAL_PCD_SetAddress>
 8000858:	e1c9      	b.n	8000bee <HAL_PCD_IRQHandler+0x3d2>
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
 800085a:	2300      	movs	r3, #0
 800085c:	f8ad 3004 	strh.w	r3, [sp, #4]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8000860:	f504 777b 	add.w	r7, r4, #1004	; 0x3ec
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
  __IO uint16_t wEPVal = 0;
 8000864:	f8ad 3006 	strh.w	r3, [sp, #6]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8000868:	6820      	ldr	r0, [r4, #0]
 800086a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800086e:	b29b      	uxth	r3, r3
 8000870:	f8ad 3004 	strh.w	r3, [sp, #4]
 8000874:	041b      	lsls	r3, r3, #16
 8000876:	d5d9      	bpl.n	800082c <HAL_PCD_IRQHandler+0x10>
  {
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8000878:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    
    if (epindex == 0)
 800087c:	f015 050f 	ands.w	r5, r5, #15
 8000880:	f040 80b5 	bne.w	80009ee <HAL_PCD_IRQHandler+0x1d2>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8000884:	f8bd 1004 	ldrh.w	r1, [sp, #4]
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000888:	8803      	ldrh	r3, [r0, #0]
    if (epindex == 0)
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 800088a:	f001 0110 	and.w	r1, r1, #16
 800088e:	b289      	uxth	r1, r1
 8000890:	bb59      	cbnz	r1, 80008ea <HAL_PCD_IRQHandler+0xce>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000892:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8000896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800089a:	041b      	lsls	r3, r3, #16
 800089c:	0c1b      	lsrs	r3, r3, #16
 800089e:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80008a0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80008a4:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80008ae:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80008b2:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 80008b6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80008b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80008bc:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80008be:	4413      	add	r3, r2
 80008c0:	63e3      	str	r3, [r4, #60]	; 0x3c
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 80008c2:	4620      	mov	r0, r4
 80008c4:	f003 f988 	bl	8003bd8 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 80008c8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d0cb      	beq.n	8000868 <HAL_PCD_IRQHandler+0x4c>
 80008d0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80008d2:	2a00      	cmp	r2, #0
 80008d4:	d1c8      	bne.n	8000868 <HAL_PCD_IRQHandler+0x4c>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 80008d6:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80008da:	6821      	ldr	r1, [r4, #0]
 80008dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008e0:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0;
 80008e4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 80008e8:	e7be      	b.n	8000868 <HAL_PCD_IRQHandler+0x4c>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 80008f0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80008f4:	051a      	lsls	r2, r3, #20
 80008f6:	d51e      	bpl.n	8000936 <HAL_PCD_IRQHandler+0x11a>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80008f8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80008fc:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8000900:	b29b      	uxth	r3, r3
 8000902:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000906:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800090a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800090e:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000912:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000916:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800091a:	4639      	mov	r1, r7
 800091c:	f001 f9f2 	bl	8001d04 <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8000920:	6822      	ldr	r2, [r4, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8000922:	4620      	mov	r0, r4
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8000924:	8813      	ldrh	r3, [r2, #0]
 8000926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800092a:	051b      	lsls	r3, r3, #20
 800092c:	0d1b      	lsrs	r3, r3, #20
 800092e:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8000930:	f003 f944 	bl	8003bbc <HAL_PCD_SetupStageCallback>
 8000934:	e798      	b.n	8000868 <HAL_PCD_IRQHandler+0x4c>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 8000936:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800093a:	041b      	lsls	r3, r3, #16
 800093c:	d594      	bpl.n	8000868 <HAL_PCD_IRQHandler+0x4c>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800093e:	8803      	ldrh	r3, [r0, #0]
 8000940:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000944:	051b      	lsls	r3, r3, #20
 8000946:	0d1b      	lsrs	r3, r3, #20
 8000948:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800094a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800094e:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8000952:	b29b      	uxth	r3, r3
 8000954:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000958:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800095c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000964:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          
          if (ep->xfer_count != 0)
 8000968:	b163      	cbz	r3, 8000984 <HAL_PCD_IRQHandler+0x168>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 800096a:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
 800096e:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 8000972:	f001 f9c7 	bl	8001d04 <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8000976:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
 800097a:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 800097e:	4413      	add	r3, r2
 8000980:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 8000984:	2100      	movs	r1, #0
 8000986:	4620      	mov	r0, r4
 8000988:	f003 f91e 	bl	8003bc8 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800098c:	6822      	ldr	r2, [r4, #0]
 800098e:	f8d4 5218 	ldr.w	r5, [r4, #536]	; 0x218
 8000992:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8000996:	2d3e      	cmp	r5, #62	; 0x3e
 8000998:	b289      	uxth	r1, r1
 800099a:	f101 0106 	add.w	r1, r1, #6
 800099e:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 80009a2:	d90b      	bls.n	80009bc <HAL_PCD_IRQHandler+0x1a0>
 80009a4:	f3c5 134f 	ubfx	r3, r5, #5, #16
 80009a8:	06ee      	lsls	r6, r5, #27
 80009aa:	bf04      	itt	eq
 80009ac:	f103 33ff 	addeq.w	r3, r3, #4294967295
 80009b0:	b29b      	uxtheq	r3, r3
 80009b2:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 80009b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80009ba:	e006      	b.n	80009ca <HAL_PCD_IRQHandler+0x1ae>
 80009bc:	f3c5 034f 	ubfx	r3, r5, #1, #16
 80009c0:	07ed      	lsls	r5, r5, #31
 80009c2:	bf44      	itt	mi
 80009c4:	3301      	addmi	r3, #1
 80009c6:	b29b      	uxthmi	r3, r3
 80009c8:	029b      	lsls	r3, r3, #10
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80009d0:	8813      	ldrh	r3, [r2, #0]
 80009d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80009d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80009da:	041b      	lsls	r3, r3, #16
 80009dc:	0c1b      	lsrs	r3, r3, #16
 80009de:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80009e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009ea:	8013      	strh	r3, [r2, #0]
 80009ec:	e73c      	b.n	8000868 <HAL_PCD_IRQHandler+0x4c>
    else
    {
      /* Decode and service non control endpoints interrupt  */
	  
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80009ee:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 80009f8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80009fc:	0419      	lsls	r1, r3, #16
 80009fe:	d577      	bpl.n	8000af0 <HAL_PCD_IRQHandler+0x2d4>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8000a00:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8000a04:	ea4f 1845 	mov.w	r8, r5, lsl #5
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8000a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a0c:	051b      	lsls	r3, r3, #20
 8000a0e:	0d1b      	lsrs	r3, r3, #20
 8000a10:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8000a14:	eb04 0108 	add.w	r1, r4, r8
 8000a18:	f891 3212 	ldrb.w	r3, [r1, #530]	; 0x212
 8000a1c:	b9ab      	cbnz	r3, 8000a4a <HAL_PCD_IRQHandler+0x22e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000a1e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000a22:	f891 2208 	ldrb.w	r2, [r1, #520]	; 0x208
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000a2c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000a30:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8000a34:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0)
 8000a38:	b3de      	cbz	r6, 8000ab2 <HAL_PCD_IRQHandler+0x296>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8000a3a:	f8b1 220c 	ldrh.w	r2, [r1, #524]	; 0x20c
 8000a3e:	4633      	mov	r3, r6
 8000a40:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 8000a44:	f001 f95e 	bl	8001d04 <USB_ReadPMA>
 8000a48:	e033      	b.n	8000ab2 <HAL_PCD_IRQHandler+0x296>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8000a4a:	f891 3208 	ldrb.w	r3, [r1, #520]	; 0x208
 8000a4e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8000a52:	00db      	lsls	r3, r3, #3
 8000a54:	f412 4f80 	tst.w	r2, #16384	; 0x4000
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8000a58:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8000a5c:	b292      	uxth	r2, r2
 8000a5e:	4413      	add	r3, r2
 8000a60:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8000a64:	d008      	beq.n	8000a78 <HAL_PCD_IRQHandler+0x25c>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8000a66:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 8000a6a:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8000a6e:	b17e      	cbz	r6, 8000a90 <HAL_PCD_IRQHandler+0x274>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8000a70:	4633      	mov	r3, r6
 8000a72:	f8b1 220e 	ldrh.w	r2, [r1, #526]	; 0x20e
 8000a76:	e007      	b.n	8000a88 <HAL_PCD_IRQHandler+0x26c>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8000a78:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8000a7c:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8000a80:	b136      	cbz	r6, 8000a90 <HAL_PCD_IRQHandler+0x274>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8000a82:	4633      	mov	r3, r6
 8000a84:	f8b1 2210 	ldrh.w	r2, [r1, #528]	; 0x210
 8000a88:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 8000a8c:	f001 f93a 	bl	8001d04 <USB_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8000a90:	eb04 0308 	add.w	r3, r4, r8
 8000a94:	f893 1208 	ldrb.w	r1, [r3, #520]	; 0x208
 8000a98:	6822      	ldr	r2, [r4, #0]
 8000a9a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8000a9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000aa2:	051b      	lsls	r3, r3, #20
 8000aa4:	0d1b      	lsrs	r3, r3, #20
 8000aa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000aaa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000aae:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8000ab2:	eb04 0108 	add.w	r1, r4, r8
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8000ab6:	f8d1 3224 	ldr.w	r3, [r1, #548]	; 0x224
        ep->xfer_buff+=count;
 8000aba:	f8d1 221c 	ldr.w	r2, [r1, #540]	; 0x21c
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8000abe:	4433      	add	r3, r6
 8000ac0:	f8c1 3224 	str.w	r3, [r1, #548]	; 0x224
        ep->xfer_buff+=count;
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8000ac4:	f8d1 3220 	ldr.w	r3, [r1, #544]	; 0x220
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
        ep->xfer_buff+=count;
 8000ac8:	4432      	add	r2, r6
 8000aca:	f8c1 221c 	str.w	r2, [r1, #540]	; 0x21c
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8000ace:	b11b      	cbz	r3, 8000ad8 <HAL_PCD_IRQHandler+0x2bc>
 8000ad0:	f8d1 0218 	ldr.w	r0, [r1, #536]	; 0x218
 8000ad4:	4286      	cmp	r6, r0
 8000ad6:	d206      	bcs.n	8000ae6 <HAL_PCD_IRQHandler+0x2ca>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8000ad8:	44a0      	add	r8, r4
 8000ada:	f898 1208 	ldrb.w	r1, [r8, #520]	; 0x208
 8000ade:	4620      	mov	r0, r4
 8000ae0:	f003 f872 	bl	8003bc8 <HAL_PCD_DataOutStageCallback>
 8000ae4:	e004      	b.n	8000af0 <HAL_PCD_IRQHandler+0x2d4>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8000ae6:	f891 1208 	ldrb.w	r1, [r1, #520]	; 0x208
 8000aea:	4620      	mov	r0, r4
 8000aec:	f7ff fe4b 	bl	8000786 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 8000af0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000af4:	061a      	lsls	r2, r3, #24
 8000af6:	f57f aeb7 	bpl.w	8000868 <HAL_PCD_IRQHandler+0x4c>
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8000afa:	6820      	ldr	r0, [r4, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8000afc:	016e      	lsls	r6, r5, #5
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8000afe:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8000b02:	19a1      	adds	r1, r4, r6
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8000b04:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8000b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b0c:	041b      	lsls	r3, r3, #16
 8000b0e:	0c1b      	lsrs	r3, r3, #16
 8000b10:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8000b14:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 8000b18:	3502      	adds	r5, #2
 8000b1a:	b9b3      	cbnz	r3, 8000b4a <HAL_PCD_IRQHandler+0x32e>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000b1c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000b20:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000b2a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000b2e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000b32:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8000b36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b3a:	606b      	str	r3, [r5, #4]
          if (ep->xfer_count != 0)
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d038      	beq.n	8000bb2 <HAL_PCD_IRQHandler+0x396>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8000b40:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8000b42:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8000b44:	f000 fffd 	bl	8001b42 <USB_WritePMA>
 8000b48:	e033      	b.n	8000bb2 <HAL_PCD_IRQHandler+0x396>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8000b4a:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 8000b4e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8000b52:	00db      	lsls	r3, r3, #3
 8000b54:	f012 0f40 	tst.w	r2, #64	; 0x40
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8000b58:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8000b5c:	b292      	uxth	r2, r2
 8000b5e:	4413      	add	r3, r2
 8000b60:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8000b64:	d009      	beq.n	8000b7a <HAL_PCD_IRQHandler+0x35e>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8000b66:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000b6a:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8000b6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b72:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 8000b74:	b16b      	cbz	r3, 8000b92 <HAL_PCD_IRQHandler+0x376>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8000b76:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
 8000b78:	e008      	b.n	8000b8c <HAL_PCD_IRQHandler+0x370>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8000b7a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000b7e:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8000b82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b86:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 8000b88:	b11b      	cbz	r3, 8000b92 <HAL_PCD_IRQHandler+0x376>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8000b8a:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 8000b8c:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8000b8e:	f000 ffd8 	bl	8001b42 <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8000b92:	19a3      	adds	r3, r4, r6
 8000b94:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8000b98:	6822      	ldr	r2, [r4, #0]
 8000b9a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8000b9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000ba2:	051b      	lsls	r3, r3, #20
 8000ba4:	0d1b      	lsrs	r3, r3, #20
 8000ba6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bae:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000bb2:	6820      	ldr	r0, [r4, #0]
 8000bb4:	19a1      	adds	r1, r4, r6
 8000bb6:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8000bba:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 8000bbe:	b292      	uxth	r2, r2
 8000bc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8000bc4:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000bc8:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 8000bcc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000bce:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8000bd2:	644a      	str	r2, [r1, #68]	; 0x44
        ep->xfer_buff+=ep->xfer_count;
 8000bd4:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8000bd6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
 8000bd8:	63ca      	str	r2, [r1, #60]	; 0x3c
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8000bda:	4620      	mov	r0, r4
 8000bdc:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8000be0:	b913      	cbnz	r3, 8000be8 <HAL_PCD_IRQHandler+0x3cc>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8000be2:	f002 fff9 	bl	8003bd8 <HAL_PCD_DataInStageCallback>
 8000be6:	e63f      	b.n	8000868 <HAL_PCD_IRQHandler+0x4c>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8000be8:	f7ff fdf8 	bl	80007dc <HAL_PCD_EP_Transmit>
 8000bec:	e63c      	b.n	8000868 <HAL_PCD_IRQHandler+0x4c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
    HAL_PCD_ResetCallback(hpcd);
    HAL_PCD_SetAddress(hpcd, 0);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8000bee:	6820      	ldr	r0, [r4, #0]
 8000bf0:	f000 ffa1 	bl	8001b36 <USB_ReadInterrupts>
 8000bf4:	0447      	lsls	r7, r0, #17
 8000bf6:	d508      	bpl.n	8000c0a <HAL_PCD_IRQHandler+0x3ee>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8000bf8:	6822      	ldr	r2, [r4, #0]
 8000bfa:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000bfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c02:	041b      	lsls	r3, r3, #16
 8000c04:	0c1b      	lsrs	r3, r3, #16
 8000c06:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8000c0a:	6820      	ldr	r0, [r4, #0]
 8000c0c:	f000 ff93 	bl	8001b36 <USB_ReadInterrupts>
 8000c10:	0486      	lsls	r6, r0, #18
 8000c12:	d508      	bpl.n	8000c26 <HAL_PCD_IRQHandler+0x40a>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8000c14:	6822      	ldr	r2, [r4, #0]
 8000c16:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000c1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c1e:	041b      	lsls	r3, r3, #16
 8000c20:	0c1b      	lsrs	r3, r3, #16
 8000c22:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8000c26:	6820      	ldr	r0, [r4, #0]
 8000c28:	f000 ff85 	bl	8001b36 <USB_ReadInterrupts>
 8000c2c:	04c5      	lsls	r5, r0, #19
 8000c2e:	d518      	bpl.n	8000c62 <HAL_PCD_IRQHandler+0x446>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8000c30:	6822      	ldr	r2, [r4, #0]
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
    
    HAL_PCD_ResumeCallback(hpcd);
 8000c32:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8000c34:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000c38:	f023 0304 	bic.w	r3, r3, #4
 8000c3c:	041b      	lsls	r3, r3, #16
 8000c3e:	0c1b      	lsrs	r3, r3, #16
 8000c40:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8000c44:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8000c48:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8000c4c:	f002 ffec 	bl	8003c28 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8000c50:	6822      	ldr	r2, [r4, #0]
 8000c52:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000c56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c5a:	041b      	lsls	r3, r3, #16
 8000c5c:	0c1b      	lsrs	r3, r3, #16
 8000c5e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8000c62:	6820      	ldr	r0, [r4, #0]
 8000c64:	f000 ff67 	bl	8001b36 <USB_ReadInterrupts>
 8000c68:	0500      	lsls	r0, r0, #20
 8000c6a:	d51d      	bpl.n	8000ca8 <HAL_PCD_IRQHandler+0x48c>
  {
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8000c6c:	6820      	ldr	r0, [r4, #0]
 8000c6e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000c72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c76:	041b      	lsls	r3, r3, #16
 8000c78:	0c1b      	lsrs	r3, r3, #16
 8000c7a:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8000c7e:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	f043 0308 	orr.w	r3, r3, #8
 8000c88:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8000c8c:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	f043 0304 	orr.w	r3, r3, #4
 8000c96:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8000c9a:	f000 ff4c 	bl	8001b36 <USB_ReadInterrupts>
 8000c9e:	04c1      	lsls	r1, r0, #19
 8000ca0:	d402      	bmi.n	8000ca8 <HAL_PCD_IRQHandler+0x48c>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8000ca2:	4620      	mov	r0, r4
 8000ca4:	f002 ffb0 	bl	8003c08 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8000ca8:	6820      	ldr	r0, [r4, #0]
 8000caa:	f000 ff44 	bl	8001b36 <USB_ReadInterrupts>
 8000cae:	0582      	lsls	r2, r0, #22
 8000cb0:	d50b      	bpl.n	8000cca <HAL_PCD_IRQHandler+0x4ae>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8000cb2:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8000cb4:	4620      	mov	r0, r4
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8000cb6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000cba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000cbe:	041b      	lsls	r3, r3, #16
 8000cc0:	0c1b      	lsrs	r3, r3, #16
 8000cc2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8000cc6:	f002 ff8e 	bl	8003be6 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8000cca:	6820      	ldr	r0, [r4, #0]
 8000ccc:	f000 ff33 	bl	8001b36 <USB_ReadInterrupts>
 8000cd0:	05c3      	lsls	r3, r0, #23
 8000cd2:	d508      	bpl.n	8000ce6 <HAL_PCD_IRQHandler+0x4ca>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8000cd4:	6822      	ldr	r2, [r4, #0]
 8000cd6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000cda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000cde:	041b      	lsls	r3, r3, #16
 8000ce0:	0c1b      	lsrs	r3, r3, #16
 8000ce2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }
}
 8000ce6:	b002      	add	sp, #8
 8000ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000cec <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000cec:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
 8000cee:	b24b      	sxtb	r3, r1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000cf6:	bfb5      	itete	lt
 8000cf8:	eb00 1145 	addlt.w	r1, r0, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000cfc:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000d00:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000d02:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  
  ep->is_stall = 1;
 8000d06:	2201      	movs	r2, #1
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8000d08:	0fdb      	lsrs	r3, r3, #31
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
 8000d0a:	b2ed      	uxtb	r5, r5
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
 8000d0c:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8000d0e:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8000d10:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8000d12:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000d16:	4604      	mov	r4, r0
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd);
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d00e      	beq.n	8000d3a <HAL_PCD_EP_SetStall+0x4e>
 8000d1c:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  USB_EPSetStall(hpcd->Instance , ep);
 8000d20:	6800      	ldr	r0, [r0, #0]
 8000d22:	f000 fe8b 	bl	8001a3c <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8000d26:	b925      	cbnz	r5, 8000d32 <HAL_PCD_EP_SetStall+0x46>
  {
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8000d28:	f504 717b 	add.w	r1, r4, #1004	; 0x3ec
 8000d2c:	6820      	ldr	r0, [r4, #0]
 8000d2e:	f000 ff06 	bl	8001b3e <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 8000d32:	2000      	movs	r0, #0
 8000d34:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 8000d38:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd);
 8000d3a:	2002      	movs	r0, #2
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8000d3c:	bd38      	pop	{r3, r4, r5, pc}

08000d3e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000d3e:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
 8000d40:	b24b      	sxtb	r3, r1
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000d48:	bfb5      	itete	lt
 8000d4a:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000d4e:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000d52:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000d54:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8000d58:	0fdb      	lsrs	r3, r3, #31
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0;
 8000d5a:	2400      	movs	r4, #0
 8000d5c:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8000d5e:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8000d60:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8000d62:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000d66:	4605      	mov	r5, r0
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d009      	beq.n	8000d80 <HAL_PCD_EP_ClrStall+0x42>
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_EPClearStall(hpcd->Instance , ep);
 8000d72:	6800      	ldr	r0, [r0, #0]
 8000d74:	f000 fe93 	bl	8001a9e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8000d78:	f885 43e8 	strb.w	r4, [r5, #1000]	; 0x3e8
  
  return HAL_OK;
 8000d7c:	4620      	mov	r0, r4
 8000d7e:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8000d80:	2002      	movs	r0, #2
  USB_EPClearStall(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8000d82:	bd38      	pop	{r3, r4, r5, pc}

08000d84 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8000d84:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000d88:	bf1b      	ittet	ne
 8000d8a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8000d8e:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000d92:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8000d96:	3028      	addne	r0, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000d98:	bf08      	it	eq
 8000d9a:	f500 7002 	addeq.w	r0, r0, #520	; 0x208
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8000d9e:	b912      	cbnz	r2, 8000da6 <HAL_PCDEx_PMAConfig+0x22>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8000da0:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8000da2:	8083      	strh	r3, [r0, #4]
 8000da4:	e004      	b.n	8000db0 <HAL_PCDEx_PMAConfig+0x2c>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8000da6:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8000da8:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8000daa:	0c1b      	lsrs	r3, r3, #16
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8000dac:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8000dae:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK; 
}
 8000db0:	2000      	movs	r0, #0
 8000db2:	4770      	bx	lr

08000db4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000db4:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000db6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dba:	07dc      	lsls	r4, r3, #31
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dbc:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dbe:	d403      	bmi.n	8000dc8 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dc0:	682b      	ldr	r3, [r5, #0]
 8000dc2:	0798      	lsls	r0, r3, #30
 8000dc4:	d473      	bmi.n	8000eae <HAL_RCC_OscConfig+0xfa>
 8000dc6:	e0f2      	b.n	8000fae <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dc8:	4cb9      	ldr	r4, [pc, #740]	; (80010b0 <HAL_RCC_OscConfig+0x2fc>)
 8000dca:	6863      	ldr	r3, [r4, #4]
 8000dcc:	f003 030c 	and.w	r3, r3, #12
 8000dd0:	2b04      	cmp	r3, #4
 8000dd2:	d007      	beq.n	8000de4 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dd4:	6863      	ldr	r3, [r4, #4]
 8000dd6:	f003 030c 	and.w	r3, r3, #12
 8000dda:	2b08      	cmp	r3, #8
 8000ddc:	d116      	bne.n	8000e0c <HAL_RCC_OscConfig+0x58>
 8000dde:	6863      	ldr	r3, [r4, #4]
 8000de0:	03d9      	lsls	r1, r3, #15
 8000de2:	d513      	bpl.n	8000e0c <HAL_RCC_OscConfig+0x58>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000de8:	fa93 f2a3 	rbit	r2, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dec:	6822      	ldr	r2, [r4, #0]
 8000dee:	fa93 f3a3 	rbit	r3, r3
 8000df2:	fab3 f383 	clz	r3, r3
 8000df6:	f003 031f 	and.w	r3, r3, #31
 8000dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8000dfe:	07da      	lsls	r2, r3, #31
 8000e00:	d5de      	bpl.n	8000dc0 <HAL_RCC_OscConfig+0xc>
 8000e02:	686b      	ldr	r3, [r5, #4]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1db      	bne.n	8000dc0 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8000e08:	2001      	movs	r0, #1
 8000e0a:	e22d      	b.n	8001268 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e0c:	686b      	ldr	r3, [r5, #4]
 8000e0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e12:	d015      	beq.n	8000e40 <HAL_RCC_OscConfig+0x8c>
 8000e14:	b96b      	cbnz	r3, 8000e32 <HAL_RCC_OscConfig+0x7e>
 8000e16:	6823      	ldr	r3, [r4, #0]
 8000e18:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000e1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e20:	6023      	str	r3, [r4, #0]
 8000e22:	6823      	ldr	r3, [r4, #0]
 8000e24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e28:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2a:	f7ff fa5d 	bl	80002e8 <HAL_GetTick>
 8000e2e:	4607      	mov	r7, r0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e30:	e02f      	b.n	8000e92 <HAL_RCC_OscConfig+0xde>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e32:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e36:	6823      	ldr	r3, [r4, #0]
 8000e38:	d106      	bne.n	8000e48 <HAL_RCC_OscConfig+0x94>
 8000e3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e3e:	6023      	str	r3, [r4, #0]
 8000e40:	6823      	ldr	r3, [r4, #0]
 8000e42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e46:	e005      	b.n	8000e54 <HAL_RCC_OscConfig+0xa0>
 8000e48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e4c:	6023      	str	r3, [r4, #0]
 8000e4e:	6823      	ldr	r3, [r4, #0]
 8000e50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e54:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e56:	f7ff fa47 	bl	80002e8 <HAL_GetTick>
 8000e5a:	4607      	mov	r7, r0
 8000e5c:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000e60:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e64:	6822      	ldr	r2, [r4, #0]
 8000e66:	fa96 f3a6 	rbit	r3, r6
 8000e6a:	fab3 f383 	clz	r3, r3
 8000e6e:	f003 031f 	and.w	r3, r3, #31
 8000e72:	fa22 f303 	lsr.w	r3, r2, r3
 8000e76:	07db      	lsls	r3, r3, #31
 8000e78:	d4a2      	bmi.n	8000dc0 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7a:	f7ff fa35 	bl	80002e8 <HAL_GetTick>
 8000e7e:	1bc0      	subs	r0, r0, r7
 8000e80:	2864      	cmp	r0, #100	; 0x64
 8000e82:	d9ed      	bls.n	8000e60 <HAL_RCC_OscConfig+0xac>
          {
            return HAL_TIMEOUT;
 8000e84:	2003      	movs	r0, #3
 8000e86:	e1ef      	b.n	8001268 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e88:	f7ff fa2e 	bl	80002e8 <HAL_GetTick>
 8000e8c:	1bc0      	subs	r0, r0, r7
 8000e8e:	2864      	cmp	r0, #100	; 0x64
 8000e90:	d8f8      	bhi.n	8000e84 <HAL_RCC_OscConfig+0xd0>
 8000e92:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e96:	6822      	ldr	r2, [r4, #0]
 8000e98:	fa96 f3a6 	rbit	r3, r6
 8000e9c:	fab3 f383 	clz	r3, r3
 8000ea0:	f003 031f 	and.w	r3, r3, #31
 8000ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea8:	07d8      	lsls	r0, r3, #31
 8000eaa:	d4ed      	bmi.n	8000e88 <HAL_RCC_OscConfig+0xd4>
 8000eac:	e788      	b.n	8000dc0 <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000eae:	4c80      	ldr	r4, [pc, #512]	; (80010b0 <HAL_RCC_OscConfig+0x2fc>)
 8000eb0:	6863      	ldr	r3, [r4, #4]
 8000eb2:	f013 0f0c 	tst.w	r3, #12
 8000eb6:	d007      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x114>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000eb8:	6863      	ldr	r3, [r4, #4]
 8000eba:	f003 030c 	and.w	r3, r3, #12
 8000ebe:	2b08      	cmp	r3, #8
 8000ec0:	d121      	bne.n	8000f06 <HAL_RCC_OscConfig+0x152>
 8000ec2:	6863      	ldr	r3, [r4, #4]
 8000ec4:	03d9      	lsls	r1, r3, #15
 8000ec6:	d41e      	bmi.n	8000f06 <HAL_RCC_OscConfig+0x152>
 8000ec8:	2302      	movs	r3, #2
 8000eca:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ece:	6822      	ldr	r2, [r4, #0]
 8000ed0:	fa93 f3a3 	rbit	r3, r3
 8000ed4:	fab3 f383 	clz	r3, r3
 8000ed8:	f003 031f 	and.w	r3, r3, #31
 8000edc:	fa22 f303 	lsr.w	r3, r2, r3
 8000ee0:	07da      	lsls	r2, r3, #31
 8000ee2:	d502      	bpl.n	8000eea <HAL_RCC_OscConfig+0x136>
 8000ee4:	692b      	ldr	r3, [r5, #16]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d18e      	bne.n	8000e08 <HAL_RCC_OscConfig+0x54>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eea:	6823      	ldr	r3, [r4, #0]
 8000eec:	22f8      	movs	r2, #248	; 0xf8
 8000eee:	fa92 f2a2 	rbit	r2, r2
 8000ef2:	fab2 f282 	clz	r2, r2
 8000ef6:	6969      	ldr	r1, [r5, #20]
 8000ef8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000efc:	fa01 f202 	lsl.w	r2, r1, r2
 8000f00:	4313      	orrs	r3, r2
 8000f02:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f04:	e053      	b.n	8000fae <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f06:	692a      	ldr	r2, [r5, #16]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	b37a      	cbz	r2, 8000f6c <HAL_RCC_OscConfig+0x1b8>
 8000f0c:	fa93 f2a3 	rbit	r2, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f10:	fab2 f282 	clz	r2, r2
 8000f14:	0092      	lsls	r2, r2, #2
 8000f16:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 8000f1a:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 8000f1e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f20:	f7ff f9e2 	bl	80002e8 <HAL_GetTick>
 8000f24:	4607      	mov	r7, r0
 8000f26:	2602      	movs	r6, #2
 8000f28:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f2c:	4860      	ldr	r0, [pc, #384]	; (80010b0 <HAL_RCC_OscConfig+0x2fc>)
 8000f2e:	6822      	ldr	r2, [r4, #0]
 8000f30:	fa96 f3a6 	rbit	r3, r6
 8000f34:	fab3 f383 	clz	r3, r3
 8000f38:	f003 031f 	and.w	r3, r3, #31
 8000f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f40:	07db      	lsls	r3, r3, #31
 8000f42:	d405      	bmi.n	8000f50 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f44:	f7ff f9d0 	bl	80002e8 <HAL_GetTick>
 8000f48:	1bc0      	subs	r0, r0, r7
 8000f4a:	2802      	cmp	r0, #2
 8000f4c:	d9ec      	bls.n	8000f28 <HAL_RCC_OscConfig+0x174>
 8000f4e:	e799      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f50:	6803      	ldr	r3, [r0, #0]
 8000f52:	22f8      	movs	r2, #248	; 0xf8
 8000f54:	fa92 f2a2 	rbit	r2, r2
 8000f58:	fab2 f282 	clz	r2, r2
 8000f5c:	6969      	ldr	r1, [r5, #20]
 8000f5e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f62:	fa01 f202 	lsl.w	r2, r1, r2
 8000f66:	4313      	orrs	r3, r2
 8000f68:	6003      	str	r3, [r0, #0]
 8000f6a:	e020      	b.n	8000fae <HAL_RCC_OscConfig+0x1fa>
 8000f6c:	fa93 f3a3 	rbit	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f70:	fab3 f383 	clz	r3, r3
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000f7a:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000f7e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f80:	f7ff f9b2 	bl	80002e8 <HAL_GetTick>
 8000f84:	4607      	mov	r7, r0
 8000f86:	2602      	movs	r6, #2
 8000f88:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f8c:	6822      	ldr	r2, [r4, #0]
 8000f8e:	fa96 f3a6 	rbit	r3, r6
 8000f92:	fab3 f383 	clz	r3, r3
 8000f96:	f003 031f 	and.w	r3, r3, #31
 8000f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f9e:	07d9      	lsls	r1, r3, #31
 8000fa0:	d505      	bpl.n	8000fae <HAL_RCC_OscConfig+0x1fa>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa2:	f7ff f9a1 	bl	80002e8 <HAL_GetTick>
 8000fa6:	1bc0      	subs	r0, r0, r7
 8000fa8:	2802      	cmp	r0, #2
 8000faa:	d9ed      	bls.n	8000f88 <HAL_RCC_OscConfig+0x1d4>
 8000fac:	e76a      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fae:	682b      	ldr	r3, [r5, #0]
 8000fb0:	071a      	lsls	r2, r3, #28
 8000fb2:	d546      	bpl.n	8001042 <HAL_RCC_OscConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fb4:	69aa      	ldr	r2, [r5, #24]
 8000fb6:	4c3e      	ldr	r4, [pc, #248]	; (80010b0 <HAL_RCC_OscConfig+0x2fc>)
 8000fb8:	2301      	movs	r3, #1
 8000fba:	493e      	ldr	r1, [pc, #248]	; (80010b4 <HAL_RCC_OscConfig+0x300>)
 8000fbc:	b312      	cbz	r2, 8001004 <HAL_RCC_OscConfig+0x250>
 8000fbe:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fc2:	fab2 f282 	clz	r2, r2
 8000fc6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fca:	f7ff f98d 	bl	80002e8 <HAL_GetTick>
 8000fce:	4607      	mov	r7, r0
 8000fd0:	2602      	movs	r6, #2
 8000fd2:	fa96 f3a6 	rbit	r3, r6
 8000fd6:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fda:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000fdc:	fa96 f3a6 	rbit	r3, r6
 8000fe0:	fab3 f383 	clz	r3, r3
 8000fe4:	f003 031f 	and.w	r3, r3, #31
 8000fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fec:	07db      	lsls	r3, r3, #31
 8000fee:	d405      	bmi.n	8000ffc <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ff0:	f7ff f97a 	bl	80002e8 <HAL_GetTick>
 8000ff4:	1bc0      	subs	r0, r0, r7
 8000ff6:	2802      	cmp	r0, #2
 8000ff8:	d9eb      	bls.n	8000fd2 <HAL_RCC_OscConfig+0x21e>
 8000ffa:	e743      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f7ff f979 	bl	80002f4 <HAL_Delay>
 8001002:	e01e      	b.n	8001042 <HAL_RCC_OscConfig+0x28e>
 8001004:	fa93 f3a3 	rbit	r3, r3
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001008:	fab3 f383 	clz	r3, r3
 800100c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001010:	f7ff f96a 	bl	80002e8 <HAL_GetTick>
 8001014:	4607      	mov	r7, r0
 8001016:	2602      	movs	r6, #2
 8001018:	fa96 f3a6 	rbit	r3, r6
 800101c:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001020:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001022:	fa96 f3a6 	rbit	r3, r6
 8001026:	fab3 f383 	clz	r3, r3
 800102a:	f003 031f 	and.w	r3, r3, #31
 800102e:	fa22 f303 	lsr.w	r3, r2, r3
 8001032:	07d8      	lsls	r0, r3, #31
 8001034:	d505      	bpl.n	8001042 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001036:	f7ff f957 	bl	80002e8 <HAL_GetTick>
 800103a:	1bc0      	subs	r0, r0, r7
 800103c:	2802      	cmp	r0, #2
 800103e:	d9eb      	bls.n	8001018 <HAL_RCC_OscConfig+0x264>
 8001040:	e720      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001042:	682b      	ldr	r3, [r5, #0]
 8001044:	0759      	lsls	r1, r3, #29
 8001046:	d404      	bmi.n	8001052 <HAL_RCC_OscConfig+0x29e>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001048:	69ea      	ldr	r2, [r5, #28]
 800104a:	2a00      	cmp	r2, #0
 800104c:	f040 8081 	bne.w	8001152 <HAL_RCC_OscConfig+0x39e>
 8001050:	e0d8      	b.n	8001204 <HAL_RCC_OscConfig+0x450>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001052:	4c17      	ldr	r4, [pc, #92]	; (80010b0 <HAL_RCC_OscConfig+0x2fc>)
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001054:	4e18      	ldr	r6, [pc, #96]	; (80010b8 <HAL_RCC_OscConfig+0x304>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	69e3      	ldr	r3, [r4, #28]
 8001058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105c:	61e3      	str	r3, [r4, #28]
 800105e:	69e3      	ldr	r3, [r4, #28]
 8001060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001064:	9301      	str	r3, [sp, #4]
 8001066:	9b01      	ldr	r3, [sp, #4]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001068:	6833      	ldr	r3, [r6, #0]
 800106a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800106e:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001070:	f7ff f93a 	bl	80002e8 <HAL_GetTick>
 8001074:	4607      	mov	r7, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001076:	6833      	ldr	r3, [r6, #0]
 8001078:	05da      	lsls	r2, r3, #23
 800107a:	d405      	bmi.n	8001088 <HAL_RCC_OscConfig+0x2d4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800107c:	f7ff f934 	bl	80002e8 <HAL_GetTick>
 8001080:	1bc0      	subs	r0, r0, r7
 8001082:	2864      	cmp	r0, #100	; 0x64
 8001084:	d9f7      	bls.n	8001076 <HAL_RCC_OscConfig+0x2c2>
 8001086:	e6fd      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001088:	68eb      	ldr	r3, [r5, #12]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d01c      	beq.n	80010c8 <HAL_RCC_OscConfig+0x314>
 800108e:	b9ab      	cbnz	r3, 80010bc <HAL_RCC_OscConfig+0x308>
 8001090:	6a23      	ldr	r3, [r4, #32]
 8001092:	2602      	movs	r6, #2
 8001094:	f023 0301 	bic.w	r3, r3, #1
 8001098:	6223      	str	r3, [r4, #32]
 800109a:	6a23      	ldr	r3, [r4, #32]
 800109c:	4637      	mov	r7, r6
 800109e:	f023 0304 	bic.w	r3, r3, #4
 80010a2:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010a4:	f7ff f920 	bl	80002e8 <HAL_GetTick>
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010a8:	f241 3988 	movw	r9, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ac:	4680      	mov	r8, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010ae:	e048      	b.n	8001142 <HAL_RCC_OscConfig+0x38e>
 80010b0:	40021000 	.word	0x40021000
 80010b4:	42420480 	.word	0x42420480
 80010b8:	40007000 	.word	0x40007000
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010bc:	2b05      	cmp	r3, #5
 80010be:	6a23      	ldr	r3, [r4, #32]
 80010c0:	d106      	bne.n	80010d0 <HAL_RCC_OscConfig+0x31c>
 80010c2:	f043 0304 	orr.w	r3, r3, #4
 80010c6:	6223      	str	r3, [r4, #32]
 80010c8:	6a23      	ldr	r3, [r4, #32]
 80010ca:	f043 0301 	orr.w	r3, r3, #1
 80010ce:	e005      	b.n	80010dc <HAL_RCC_OscConfig+0x328>
 80010d0:	f023 0301 	bic.w	r3, r3, #1
 80010d4:	6223      	str	r3, [r4, #32]
 80010d6:	6a23      	ldr	r3, [r4, #32]
 80010d8:	f023 0304 	bic.w	r3, r3, #4
 80010dc:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010de:	f7ff f903 	bl	80002e8 <HAL_GetTick>
 80010e2:	2602      	movs	r6, #2
 80010e4:	4681      	mov	r9, r0
 80010e6:	46b0      	mov	r8, r6
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010e8:	f241 3788 	movw	r7, #5000	; 0x1388
 80010ec:	fa96 f3a6 	rbit	r3, r6
 80010f0:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f4:	b10b      	cbz	r3, 80010fa <HAL_RCC_OscConfig+0x346>
 80010f6:	6a22      	ldr	r2, [r4, #32]
 80010f8:	e000      	b.n	80010fc <HAL_RCC_OscConfig+0x348>
 80010fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010fc:	fa98 f3a8 	rbit	r3, r8
 8001100:	fab3 f383 	clz	r3, r3
 8001104:	f003 031f 	and.w	r3, r3, #31
 8001108:	fa22 f303 	lsr.w	r3, r2, r3
 800110c:	07db      	lsls	r3, r3, #31
 800110e:	d49b      	bmi.n	8001048 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001110:	f7ff f8ea 	bl	80002e8 <HAL_GetTick>
 8001114:	ebc9 0000 	rsb	r0, r9, r0
 8001118:	42b8      	cmp	r0, r7
 800111a:	d9e7      	bls.n	80010ec <HAL_RCC_OscConfig+0x338>
 800111c:	e6b2      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800111e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001120:	fa97 f3a7 	rbit	r3, r7
 8001124:	fab3 f383 	clz	r3, r3
 8001128:	f003 031f 	and.w	r3, r3, #31
 800112c:	fa22 f303 	lsr.w	r3, r2, r3
 8001130:	07d8      	lsls	r0, r3, #31
 8001132:	d589      	bpl.n	8001048 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001134:	f7ff f8d8 	bl	80002e8 <HAL_GetTick>
 8001138:	ebc8 0000 	rsb	r0, r8, r0
 800113c:	4548      	cmp	r0, r9
 800113e:	f63f aea1 	bhi.w	8000e84 <HAL_RCC_OscConfig+0xd0>
 8001142:	fa96 f3a6 	rbit	r3, r6
 8001146:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800114a:	2b00      	cmp	r3, #0
 800114c:	d0e7      	beq.n	800111e <HAL_RCC_OscConfig+0x36a>
 800114e:	6a22      	ldr	r2, [r4, #32]
 8001150:	e7e6      	b.n	8001120 <HAL_RCC_OscConfig+0x36c>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001152:	4c47      	ldr	r4, [pc, #284]	; (8001270 <HAL_RCC_OscConfig+0x4bc>)
 8001154:	6863      	ldr	r3, [r4, #4]
 8001156:	f003 030c 	and.w	r3, r3, #12
 800115a:	2b08      	cmp	r3, #8
 800115c:	f43f ae54 	beq.w	8000e08 <HAL_RCC_OscConfig+0x54>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001160:	2a02      	cmp	r2, #2
 8001162:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001166:	d15c      	bne.n	8001222 <HAL_RCC_OscConfig+0x46e>
 8001168:	fa93 f3a3 	rbit	r3, r3
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800116c:	fab3 f383 	clz	r3, r3
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001176:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117e:	f7ff f8b3 	bl	80002e8 <HAL_GetTick>
 8001182:	4680      	mov	r8, r0
 8001184:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8001188:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118c:	4f38      	ldr	r7, [pc, #224]	; (8001270 <HAL_RCC_OscConfig+0x4bc>)
 800118e:	6822      	ldr	r2, [r4, #0]
 8001190:	fa96 f3a6 	rbit	r3, r6
 8001194:	fab3 f383 	clz	r3, r3
 8001198:	f003 031f 	and.w	r3, r3, #31
 800119c:	fa22 f303 	lsr.w	r3, r2, r3
 80011a0:	07d9      	lsls	r1, r3, #31
 80011a2:	d431      	bmi.n	8001208 <HAL_RCC_OscConfig+0x454>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011a4:	6a2e      	ldr	r6, [r5, #32]
 80011a6:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 80011aa:	d105      	bne.n	80011b8 <HAL_RCC_OscConfig+0x404>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011ac:	6879      	ldr	r1, [r7, #4]
 80011ae:	f421 3000 	bic.w	r0, r1, #131072	; 0x20000
 80011b2:	68a9      	ldr	r1, [r5, #8]
 80011b4:	4301      	orrs	r1, r0
 80011b6:	6079      	str	r1, [r7, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011b8:	6863      	ldr	r3, [r4, #4]
 80011ba:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80011bc:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80011c0:	4332      	orrs	r2, r6
 80011c2:	4313      	orrs	r3, r2
 80011c4:	6063      	str	r3, [r4, #4]
 80011c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011ca:	fa93 f3a3 	rbit	r3, r3
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011ce:	fab3 f383 	clz	r3, r3
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80011d8:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80011dc:	2201      	movs	r2, #1
 80011de:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e0:	f7ff f882 	bl	80002e8 <HAL_GetTick>
 80011e4:	4606      	mov	r6, r0
 80011e6:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80011ea:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011ee:	6822      	ldr	r2, [r4, #0]
 80011f0:	fa95 f3a5 	rbit	r3, r5
 80011f4:	fab3 f383 	clz	r3, r3
 80011f8:	f003 031f 	and.w	r3, r3, #31
 80011fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001200:	07da      	lsls	r2, r3, #31
 8001202:	d508      	bpl.n	8001216 <HAL_RCC_OscConfig+0x462>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001204:	2000      	movs	r0, #0
 8001206:	e02f      	b.n	8001268 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001208:	f7ff f86e 	bl	80002e8 <HAL_GetTick>
 800120c:	ebc8 0000 	rsb	r0, r8, r0
 8001210:	2802      	cmp	r0, #2
 8001212:	d9b9      	bls.n	8001188 <HAL_RCC_OscConfig+0x3d4>
 8001214:	e636      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001216:	f7ff f867 	bl	80002e8 <HAL_GetTick>
 800121a:	1b80      	subs	r0, r0, r6
 800121c:	2802      	cmp	r0, #2
 800121e:	d9e4      	bls.n	80011ea <HAL_RCC_OscConfig+0x436>
 8001220:	e630      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
 8001222:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001226:	fab3 f383 	clz	r3, r3
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001230:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001238:	f7ff f856 	bl	80002e8 <HAL_GetTick>
 800123c:	4606      	mov	r6, r0
 800123e:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001242:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001246:	6822      	ldr	r2, [r4, #0]
 8001248:	fa95 f3a5 	rbit	r3, r5
 800124c:	fab3 f383 	clz	r3, r3
 8001250:	f003 031f 	and.w	r3, r3, #31
 8001254:	fa22 f303 	lsr.w	r3, r2, r3
 8001258:	07db      	lsls	r3, r3, #31
 800125a:	d5d3      	bpl.n	8001204 <HAL_RCC_OscConfig+0x450>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800125c:	f7ff f844 	bl	80002e8 <HAL_GetTick>
 8001260:	1b80      	subs	r0, r0, r6
 8001262:	2802      	cmp	r0, #2
 8001264:	d9ed      	bls.n	8001242 <HAL_RCC_OscConfig+0x48e>
 8001266:	e60d      	b.n	8000e84 <HAL_RCC_OscConfig+0xd0>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8001268:	b003      	add	sp, #12
 800126a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800126e:	bf00      	nop
 8001270:	40021000 	.word	0x40021000

08001274 <HAL_RCC_GetSysClockFreq>:
{
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001274:	4b1f      	ldr	r3, [pc, #124]	; (80012f4 <HAL_RCC_GetSysClockFreq+0x80>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001276:	b570      	push	{r4, r5, r6, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001278:	f103 0510 	add.w	r5, r3, #16
 800127c:	462e      	mov	r6, r5
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800127e:	b086      	sub	sp, #24
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001280:	ac02      	add	r4, sp, #8
 8001282:	4622      	mov	r2, r4
 8001284:	6818      	ldr	r0, [r3, #0]
 8001286:	6859      	ldr	r1, [r3, #4]
 8001288:	3308      	adds	r3, #8
 800128a:	c203      	stmia	r2!, {r0, r1}
 800128c:	42ab      	cmp	r3, r5
 800128e:	4614      	mov	r4, r2
 8001290:	d1f7      	bne.n	8001282 <HAL_RCC_GetSysClockFreq+0xe>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8001292:	8833      	ldrh	r3, [r6, #0]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8001294:	4c18      	ldr	r4, [pc, #96]	; (80012f8 <HAL_RCC_GetSysClockFreq+0x84>)
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8001296:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 800129a:	6860      	ldr	r0, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800129c:	f000 030c 	and.w	r3, r0, #12
 80012a0:	2b08      	cmp	r3, #8
 80012a2:	d124      	bne.n	80012ee <HAL_RCC_GetSysClockFreq+0x7a>
 80012a4:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80012a8:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 80012ac:	fab3 f383 	clz	r3, r3
 80012b0:	f400 1270 	and.w	r2, r0, #3932160	; 0x3c0000
 80012b4:	fa22 f303 	lsr.w	r3, r2, r3
 80012b8:	aa06      	add	r2, sp, #24
 80012ba:	4413      	add	r3, r2
 80012bc:	f813 1c10 	ldrb.w	r1, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012c0:	03c3      	lsls	r3, r0, #15
 80012c2:	d511      	bpl.n	80012e8 <HAL_RCC_GetSysClockFreq+0x74>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 80012c4:	6862      	ldr	r2, [r4, #4]
 80012c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ca:	fa93 f3a3 	rbit	r3, r3
 80012ce:	fab3 f083 	clz	r0, r3
 80012d2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80012d6:	40c3      	lsrs	r3, r0
 80012d8:	aa06      	add	r2, sp, #24
 80012da:	4413      	add	r3, r2
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80012dc:	f813 0c14 	ldrb.w	r0, [r3, #-20]
 80012e0:	4b06      	ldr	r3, [pc, #24]	; (80012fc <HAL_RCC_GetSysClockFreq+0x88>)
 80012e2:	fbb3 f0f0 	udiv	r0, r3, r0
 80012e6:	e000      	b.n	80012ea <HAL_RCC_GetSysClockFreq+0x76>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012e8:	4805      	ldr	r0, [pc, #20]	; (8001300 <HAL_RCC_GetSysClockFreq+0x8c>)
 80012ea:	4348      	muls	r0, r1
 80012ec:	e000      	b.n	80012f0 <HAL_RCC_GetSysClockFreq+0x7c>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012ee:	4803      	ldr	r0, [pc, #12]	; (80012fc <HAL_RCC_GetSysClockFreq+0x88>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80012f0:	b006      	add	sp, #24
 80012f2:	bd70      	pop	{r4, r5, r6, pc}
 80012f4:	08004b14 	.word	0x08004b14
 80012f8:	40021000 	.word	0x40021000
 80012fc:	007a1200 	.word	0x007a1200
 8001300:	003d0900 	.word	0x003d0900

08001304 <HAL_RCC_ClockConfig>:
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001304:	4a54      	ldr	r2, [pc, #336]	; (8001458 <HAL_RCC_ClockConfig+0x154>)
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001306:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800130a:	6813      	ldr	r3, [r2, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800130c:	4606      	mov	r6, r0
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	428b      	cmp	r3, r1
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001314:	460d      	mov	r5, r1
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001316:	d30a      	bcc.n	800132e <HAL_RCC_ClockConfig+0x2a>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001318:	6831      	ldr	r1, [r6, #0]
 800131a:	078c      	lsls	r4, r1, #30
 800131c:	d514      	bpl.n	8001348 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800131e:	484f      	ldr	r0, [pc, #316]	; (800145c <HAL_RCC_ClockConfig+0x158>)
 8001320:	6843      	ldr	r3, [r0, #4]
 8001322:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001326:	68b3      	ldr	r3, [r6, #8]
 8001328:	4313      	orrs	r3, r2
 800132a:	6043      	str	r3, [r0, #4]
 800132c:	e00c      	b.n	8001348 <HAL_RCC_ClockConfig+0x44>
#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132e:	6813      	ldr	r3, [r2, #0]
 8001330:	f023 0307 	bic.w	r3, r3, #7
 8001334:	430b      	orrs	r3, r1
 8001336:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001338:	6813      	ldr	r3, [r2, #0]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	4299      	cmp	r1, r3
 8001340:	d0ea      	beq.n	8001318 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001342:	2001      	movs	r0, #1
 8001344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001348:	07c8      	lsls	r0, r1, #31
 800134a:	d406      	bmi.n	800135a <HAL_RCC_ClockConfig+0x56>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800134c:	4a42      	ldr	r2, [pc, #264]	; (8001458 <HAL_RCC_ClockConfig+0x154>)
 800134e:	6813      	ldr	r3, [r2, #0]
 8001350:	f003 0307 	and.w	r3, r3, #7
 8001354:	429d      	cmp	r5, r3
 8001356:	d34a      	bcc.n	80013ee <HAL_RCC_ClockConfig+0xea>
 8001358:	e053      	b.n	8001402 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800135a:	6872      	ldr	r2, [r6, #4]
 800135c:	4c3f      	ldr	r4, [pc, #252]	; (800145c <HAL_RCC_ClockConfig+0x158>)
 800135e:	2a01      	cmp	r2, #1
 8001360:	d102      	bne.n	8001368 <HAL_RCC_ClockConfig+0x64>
 8001362:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001366:	e004      	b.n	8001372 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001368:	2a02      	cmp	r2, #2
 800136a:	bf0c      	ite	eq
 800136c:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001370:	2302      	movne	r3, #2
 8001372:	fa93 f1a3 	rbit	r1, r3
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001376:	6821      	ldr	r1, [r4, #0]
 8001378:	fa93 f3a3 	rbit	r3, r3
 800137c:	fab3 f383 	clz	r3, r3
 8001380:	f003 031f 	and.w	r3, r3, #31
 8001384:	fa21 f303 	lsr.w	r3, r1, r3
 8001388:	07d9      	lsls	r1, r3, #31
 800138a:	d5da      	bpl.n	8001342 <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800138c:	6863      	ldr	r3, [r4, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800138e:	f241 3888 	movw	r8, #5000	; 0x1388
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001392:	f023 0303 	bic.w	r3, r3, #3
 8001396:	431a      	orrs	r2, r3
 8001398:	6062      	str	r2, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800139a:	f7fe ffa5 	bl	80002e8 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139e:	6873      	ldr	r3, [r6, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a0:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d10c      	bne.n	80013c0 <HAL_RCC_ClockConfig+0xbc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80013a6:	6863      	ldr	r3, [r4, #4]
 80013a8:	f003 030c 	and.w	r3, r3, #12
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	d0cd      	beq.n	800134c <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013b0:	f7fe ff9a 	bl	80002e8 <HAL_GetTick>
 80013b4:	1bc0      	subs	r0, r0, r7
 80013b6:	4540      	cmp	r0, r8
 80013b8:	d9f5      	bls.n	80013a6 <HAL_RCC_ClockConfig+0xa2>
        {
          return HAL_TIMEOUT;
 80013ba:	2003      	movs	r0, #3
 80013bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d10f      	bne.n	80013e4 <HAL_RCC_ClockConfig+0xe0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013c4:	6863      	ldr	r3, [r4, #4]
 80013c6:	f003 030c 	and.w	r3, r3, #12
 80013ca:	2b08      	cmp	r3, #8
 80013cc:	d0be      	beq.n	800134c <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013ce:	f7fe ff8b 	bl	80002e8 <HAL_GetTick>
 80013d2:	1bc0      	subs	r0, r0, r7
 80013d4:	4540      	cmp	r0, r8
 80013d6:	d9f5      	bls.n	80013c4 <HAL_RCC_ClockConfig+0xc0>
 80013d8:	e7ef      	b.n	80013ba <HAL_RCC_ClockConfig+0xb6>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013da:	f7fe ff85 	bl	80002e8 <HAL_GetTick>
 80013de:	1bc0      	subs	r0, r0, r7
 80013e0:	4540      	cmp	r0, r8
 80013e2:	d8ea      	bhi.n	80013ba <HAL_RCC_ClockConfig+0xb6>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80013e4:	6863      	ldr	r3, [r4, #4]
 80013e6:	f013 0f0c 	tst.w	r3, #12
 80013ea:	d1f6      	bne.n	80013da <HAL_RCC_ClockConfig+0xd6>
 80013ec:	e7ae      	b.n	800134c <HAL_RCC_ClockConfig+0x48>
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ee:	6813      	ldr	r3, [r2, #0]
 80013f0:	f023 0307 	bic.w	r3, r3, #7
 80013f4:	432b      	orrs	r3, r5
 80013f6:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013f8:	6813      	ldr	r3, [r2, #0]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	429d      	cmp	r5, r3
 8001400:	d19f      	bne.n	8001342 <HAL_RCC_ClockConfig+0x3e>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001402:	6831      	ldr	r1, [r6, #0]
 8001404:	4c15      	ldr	r4, [pc, #84]	; (800145c <HAL_RCC_ClockConfig+0x158>)
 8001406:	f011 0f04 	tst.w	r1, #4
 800140a:	d005      	beq.n	8001418 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800140c:	6863      	ldr	r3, [r4, #4]
 800140e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001412:	68f3      	ldr	r3, [r6, #12]
 8001414:	4313      	orrs	r3, r2
 8001416:	6063      	str	r3, [r4, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001418:	070b      	lsls	r3, r1, #28
 800141a:	d506      	bpl.n	800142a <HAL_RCC_ClockConfig+0x126>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800141c:	6863      	ldr	r3, [r4, #4]
 800141e:	6932      	ldr	r2, [r6, #16]
 8001420:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001424:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001428:	6063      	str	r3, [r4, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800142a:	f7ff ff23 	bl	8001274 <HAL_RCC_GetSysClockFreq>
 800142e:	6863      	ldr	r3, [r4, #4]
 8001430:	22f0      	movs	r2, #240	; 0xf0
 8001432:	fa92 f2a2 	rbit	r2, r2
 8001436:	fab2 f282 	clz	r2, r2
 800143a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800143e:	40d3      	lsrs	r3, r2
 8001440:	4a07      	ldr	r2, [pc, #28]	; (8001460 <HAL_RCC_ClockConfig+0x15c>)
 8001442:	5cd3      	ldrb	r3, [r2, r3]
 8001444:	40d8      	lsrs	r0, r3
 8001446:	4b07      	ldr	r3, [pc, #28]	; (8001464 <HAL_RCC_ClockConfig+0x160>)
 8001448:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800144a:	200f      	movs	r0, #15
 800144c:	f7fe ff21 	bl	8000292 <HAL_InitTick>
  
  return HAL_OK;
 8001450:	2000      	movs	r0, #0
}
 8001452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001456:	bf00      	nop
 8001458:	40022000 	.word	0x40022000
 800145c:	40021000 	.word	0x40021000
 8001460:	08004b47 	.word	0x08004b47
 8001464:	20000114 	.word	0x20000114

08001468 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001468:	4b01      	ldr	r3, [pc, #4]	; (8001470 <HAL_RCC_GetHCLKFreq+0x8>)
 800146a:	6818      	ldr	r0, [r3, #0]
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	20000114 	.word	0x20000114

08001474 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001474:	6803      	ldr	r3, [r0, #0]
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001476:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800147a:	07dc      	lsls	r4, r3, #31
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800147c:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800147e:	d564      	bpl.n	800154a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001480:	4c3e      	ldr	r4, [pc, #248]	; (800157c <HAL_RCCEx_PeriphCLKConfig+0x108>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001482:	4e3f      	ldr	r6, [pc, #252]	; (8001580 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001484:	69e3      	ldr	r3, [r4, #28]
 8001486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800148a:	61e3      	str	r3, [r4, #28]
 800148c:	69e3      	ldr	r3, [r4, #28]
 800148e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001492:	9301      	str	r3, [sp, #4]
 8001494:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001496:	6833      	ldr	r3, [r6, #0]
 8001498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800149c:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800149e:	f7fe ff23 	bl	80002e8 <HAL_GetTick>
 80014a2:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80014a4:	6833      	ldr	r3, [r6, #0]
 80014a6:	05d8      	lsls	r0, r3, #23
 80014a8:	d406      	bmi.n	80014b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014aa:	f7fe ff1d 	bl	80002e8 <HAL_GetTick>
 80014ae:	1bc0      	subs	r0, r0, r7
 80014b0:	2864      	cmp	r0, #100	; 0x64
 80014b2:	d9f7      	bls.n	80014a4 <HAL_RCCEx_PeriphCLKConfig+0x30>
      {
        return HAL_TIMEOUT;
 80014b4:	2003      	movs	r0, #3
 80014b6:	e05d      	b.n	8001574 <HAL_RCCEx_PeriphCLKConfig+0x100>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80014b8:	6a23      	ldr	r3, [r4, #32]
 80014ba:	4830      	ldr	r0, [pc, #192]	; (800157c <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80014bc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80014c0:	d106      	bne.n	80014d0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80014c2:	6a23      	ldr	r3, [r4, #32]
 80014c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80014c8:	686b      	ldr	r3, [r5, #4]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	6223      	str	r3, [r4, #32]
 80014ce:	e03c      	b.n	800154a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80014d0:	686a      	ldr	r2, [r5, #4]
 80014d2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d0f3      	beq.n	80014c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80014da:	6a01      	ldr	r1, [r0, #32]
 80014dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014e0:	f421 7740 	bic.w	r7, r1, #768	; 0x300
 80014e4:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80014e8:	fab2 f282 	clz	r2, r2
 80014ec:	4e25      	ldr	r6, [pc, #148]	; (8001584 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80014ee:	f04f 0e01 	mov.w	lr, #1
 80014f2:	f846 e022 	str.w	lr, [r6, r2, lsl #2]
 80014f6:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80014fa:	fab3 f383 	clz	r3, r3
 80014fe:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001500:	07c9      	lsls	r1, r1, #31
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001502:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001506:	6207      	str	r7, [r0, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001508:	d5db      	bpl.n	80014c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 800150a:	f7fe feed 	bl	80002e8 <HAL_GetTick>
 800150e:	2602      	movs	r6, #2
 8001510:	4680      	mov	r8, r0
 8001512:	4637      	mov	r7, r6
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001514:	f241 3988 	movw	r9, #5000	; 0x1388
 8001518:	fa96 f3a6 	rbit	r3, r6
 800151c:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001520:	b10b      	cbz	r3, 8001526 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8001522:	6a22      	ldr	r2, [r4, #32]
 8001524:	e000      	b.n	8001528 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8001526:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001528:	fa97 f3a7 	rbit	r3, r7
 800152c:	fab3 f383 	clz	r3, r3
 8001530:	f003 031f 	and.w	r3, r3, #31
 8001534:	fa22 f303 	lsr.w	r3, r2, r3
 8001538:	07da      	lsls	r2, r3, #31
 800153a:	d4c2      	bmi.n	80014c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800153c:	f7fe fed4 	bl	80002e8 <HAL_GetTick>
 8001540:	ebc8 0000 	rsb	r0, r8, r0
 8001544:	4548      	cmp	r0, r9
 8001546:	d9e7      	bls.n	8001518 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8001548:	e7b4      	b.n	80014b4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800154a:	6828      	ldr	r0, [r5, #0]
 800154c:	0783      	lsls	r3, r0, #30
 800154e:	d506      	bpl.n	800155e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001550:	490a      	ldr	r1, [pc, #40]	; (800157c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001552:	684b      	ldr	r3, [r1, #4]
 8001554:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001558:	68ab      	ldr	r3, [r5, #8]
 800155a:	4313      	orrs	r3, r2
 800155c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800155e:	f010 0010 	ands.w	r0, r0, #16
 8001562:	d007      	beq.n	8001574 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001564:	4905      	ldr	r1, [pc, #20]	; (800157c <HAL_RCCEx_PeriphCLKConfig+0x108>)
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001566:	2000      	movs	r0, #0
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001568:	684b      	ldr	r3, [r1, #4]
 800156a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800156e:	696b      	ldr	r3, [r5, #20]
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
}
 8001574:	b003      	add	sp, #12
 8001576:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800157a:	bf00      	nop
 800157c:	40021000 	.word	0x40021000
 8001580:	40007000 	.word	0x40007000
 8001584:	42420400 	.word	0x42420400

08001588 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001588:	b084      	sub	sp, #16
 800158a:	a801      	add	r0, sp, #4
 800158c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001590:	b004      	add	sp, #16
 8001592:	2000      	movs	r0, #0
 8001594:	4770      	bx	lr

08001596 <USB_EnableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8001596:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800159a:	b29b      	uxth	r3, r3
 800159c:	f443 433d 	orr.w	r3, r3, #48384	; 0xbd00
 80015a0:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 80015a4:	2000      	movs	r0, #0
 80015a6:	4770      	bx	lr

080015a8 <USB_DisableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80015a8:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80015ac:	f423 5374 	bic.w	r3, r3, #15616	; 0x3d00
 80015b0:	045b      	lsls	r3, r3, #17
 80015b2:	0c5b      	lsrs	r3, r3, #17
 80015b4:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 80015b8:	2000      	movs	r0, #0
 80015ba:	4770      	bx	lr

080015bc <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80015bc:	2000      	movs	r0, #0
 80015be:	4770      	bx	lr

080015c0 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
 80015c0:	b084      	sub	sp, #16
 80015c2:	b510      	push	{r4, lr}
 80015c4:	ac03      	add	r4, sp, #12
 80015c6:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
    
  return HAL_OK;
}
 80015ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 80015ce:	2301      	movs	r3, #1
 80015d0:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
    
  return HAL_OK;
}
 80015da:	b004      	add	sp, #16
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80015dc:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80015e0:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    
  return HAL_OK;
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	4770      	bx	lr

080015e8 <USB_ActivateEndpoint>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  /* initialize Endpoint */
  switch (ep->type)
 80015e8:	78cb      	ldrb	r3, [r1, #3]
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80015ea:	b530      	push	{r4, r5, lr}
 80015ec:	780a      	ldrb	r2, [r1, #0]
  /* initialize Endpoint */
  switch (ep->type)
 80015ee:	2b03      	cmp	r3, #3
 80015f0:	d82b      	bhi.n	800164a <USB_ActivateEndpoint+0x62>
 80015f2:	e8df f003 	tbb	[pc, r3]
 80015f6:	1f02      	.short	0x1f02
 80015f8:	150c      	.short	0x150c
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 80015fa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80015fe:	b29b      	uxth	r3, r3
 8001600:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001604:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001608:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800160c:	e01b      	b.n	8001646 <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 800160e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001612:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001616:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800161a:	041b      	lsls	r3, r3, #16
 800161c:	0c1b      	lsrs	r3, r3, #16
 800161e:	e012      	b.n	8001646 <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8001620:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001624:	b29b      	uxth	r3, r3
 8001626:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800162a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800162e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8001632:	e008      	b.n	8001646 <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8001634:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001638:	b29b      	uxth	r3, r3
 800163a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800163e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001642:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001646:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
  default:
      break;
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800164a:	780c      	ldrb	r4, [r1, #0]
 800164c:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8001650:	f444 4200 	orr.w	r2, r4, #32768	; 0x8000
 8001654:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001658:	051b      	lsls	r3, r3, #20
 800165a:	0d1b      	lsrs	r3, r3, #20
 800165c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001660:	4313      	orrs	r3, r2
 8001662:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8001666:	7a8b      	ldrb	r3, [r1, #10]
 8001668:	780d      	ldrb	r5, [r1, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d174      	bne.n	8001758 <USB_ActivateEndpoint+0x170>
  {
    if (ep->is_in)
 800166e:	784a      	ldrb	r2, [r1, #1]
 8001670:	888b      	ldrh	r3, [r1, #4]
 8001672:	b33a      	cbz	r2, 80016c4 <USB_ActivateEndpoint+0xdc>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8001674:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8001678:	085b      	lsrs	r3, r3, #1
 800167a:	b292      	uxth	r2, r2
 800167c:	eb02 04c5 	add.w	r4, r2, r5, lsl #3
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 8001686:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800168a:	780a      	ldrb	r2, [r1, #0]
 800168c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001690:	065b      	lsls	r3, r3, #25
 8001692:	d50b      	bpl.n	80016ac <USB_ActivateEndpoint+0xc4>
 8001694:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001698:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800169c:	051b      	lsls	r3, r3, #20
 800169e:	0d1b      	lsrs	r3, r3, #20
 80016a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80016a8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 80016ac:	780a      	ldrb	r2, [r1, #0]
 80016ae:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80016b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80016b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80016ba:	041b      	lsls	r3, r3, #16
 80016bc:	0c1b      	lsrs	r3, r3, #16
 80016be:	f083 0320 	eor.w	r3, r3, #32
 80016c2:	e0fb      	b.n	80018bc <USB_ActivateEndpoint+0x2d4>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80016c4:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 80016c8:	085b      	lsrs	r3, r3, #1
 80016ca:	b2a4      	uxth	r4, r4
 80016cc:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80016d0:	3404      	adds	r4, #4
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 80016d8:	f842 3014 	str.w	r3, [r2, r4, lsl #1]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80016dc:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 80016e0:	780b      	ldrb	r3, [r1, #0]
 80016e2:	690d      	ldr	r5, [r1, #16]
 80016e4:	b2a4      	uxth	r4, r4
 80016e6:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 80016ea:	2d3e      	cmp	r5, #62	; 0x3e
 80016ec:	f104 0406 	add.w	r4, r4, #6
 80016f0:	d90b      	bls.n	800170a <USB_ActivateEndpoint+0x122>
 80016f2:	f3c5 134f 	ubfx	r3, r5, #5, #16
 80016f6:	06ed      	lsls	r5, r5, #27
 80016f8:	bf04      	itt	eq
 80016fa:	f103 33ff 	addeq.w	r3, r3, #4294967295
 80016fe:	b29b      	uxtheq	r3, r3
 8001700:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 8001704:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001708:	e006      	b.n	8001718 <USB_ActivateEndpoint+0x130>
 800170a:	f3c5 034f 	ubfx	r3, r5, #1, #16
 800170e:	07ed      	lsls	r5, r5, #31
 8001710:	bf44      	itt	mi
 8001712:	3301      	addmi	r3, #1
 8001714:	b29b      	uxthmi	r3, r3
 8001716:	029b      	lsls	r3, r3, #10
 8001718:	b29b      	uxth	r3, r3
 800171a:	f842 3014 	str.w	r3, [r2, r4, lsl #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800171e:	780a      	ldrb	r2, [r1, #0]
 8001720:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001724:	045c      	lsls	r4, r3, #17
 8001726:	d50b      	bpl.n	8001740 <USB_ActivateEndpoint+0x158>
 8001728:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800172c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001730:	051b      	lsls	r3, r3, #20
 8001732:	0d1b      	lsrs	r3, r3, #20
 8001734:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800173c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001740:	780a      	ldrb	r2, [r1, #0]
 8001742:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001746:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800174a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800174e:	041b      	lsls	r3, r3, #16
 8001750:	0c1b      	lsrs	r3, r3, #16
 8001752:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001756:	e0b1      	b.n	80018bc <USB_ActivateEndpoint+0x2d4>
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(USBx, ep->num);
 8001758:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 800175c:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 8001760:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001764:	051b      	lsls	r3, r3, #20
 8001766:	0d1b      	lsrs	r3, r3, #20
 8001768:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800176c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001770:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8001774:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001778:	780a      	ldrb	r2, [r1, #0]
 800177a:	b29b      	uxth	r3, r3
 800177c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001780:	88ca      	ldrh	r2, [r1, #6]
 8001782:	0852      	lsrs	r2, r2, #1
 8001784:	0052      	lsls	r2, r2, #1
 8001786:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
 800178a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800178e:	780a      	ldrb	r2, [r1, #0]
 8001790:	b29b      	uxth	r3, r3
 8001792:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001796:	890a      	ldrh	r2, [r1, #8]
 8001798:	3304      	adds	r3, #4
 800179a:	0852      	lsrs	r2, r2, #1
 800179c:	0052      	lsls	r2, r2, #1
 800179e:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
    
    if (ep->is_in==0)
 80017a2:	784b      	ldrb	r3, [r1, #1]
 80017a4:	780a      	ldrb	r2, [r1, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d146      	bne.n	8001838 <USB_ActivateEndpoint+0x250>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80017aa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80017ae:	045b      	lsls	r3, r3, #17
 80017b0:	d50b      	bpl.n	80017ca <USB_ActivateEndpoint+0x1e2>
 80017b2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80017b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017ba:	051b      	lsls	r3, r3, #20
 80017bc:	0d1b      	lsrs	r3, r3, #20
 80017be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017c6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80017ca:	780a      	ldrb	r2, [r1, #0]
 80017cc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80017d0:	065d      	lsls	r5, r3, #25
 80017d2:	d50b      	bpl.n	80017ec <USB_ActivateEndpoint+0x204>
 80017d4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80017d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017dc:	051b      	lsls	r3, r3, #20
 80017de:	0d1b      	lsrs	r3, r3, #20
 80017e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80017e8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80017ec:	780a      	ldrb	r2, [r1, #0]
 80017ee:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80017f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017f6:	051b      	lsls	r3, r3, #20
 80017f8:	0d1b      	lsrs	r3, r3, #20
 80017fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017fe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001802:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001806:	780a      	ldrb	r2, [r1, #0]
 8001808:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800180c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001810:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001814:	041b      	lsls	r3, r3, #16
 8001816:	0c1b      	lsrs	r3, r3, #16
 8001818:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800181c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001824:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8001828:	780a      	ldrb	r2, [r1, #0]
 800182a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800182e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001832:	051b      	lsls	r3, r3, #20
 8001834:	0d1b      	lsrs	r3, r3, #20
 8001836:	e041      	b.n	80018bc <USB_ActivateEndpoint+0x2d4>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001838:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800183c:	045c      	lsls	r4, r3, #17
 800183e:	d50b      	bpl.n	8001858 <USB_ActivateEndpoint+0x270>
 8001840:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001844:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001848:	051b      	lsls	r3, r3, #20
 800184a:	0d1b      	lsrs	r3, r3, #20
 800184c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001854:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001858:	780a      	ldrb	r2, [r1, #0]
 800185a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800185e:	065b      	lsls	r3, r3, #25
 8001860:	d50b      	bpl.n	800187a <USB_ActivateEndpoint+0x292>
 8001862:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001866:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800186a:	051b      	lsls	r3, r3, #20
 800186c:	0d1b      	lsrs	r3, r3, #20
 800186e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001872:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001876:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 800187a:	780a      	ldrb	r2, [r1, #0]
 800187c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001880:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001884:	051b      	lsls	r3, r3, #20
 8001886:	0d1b      	lsrs	r3, r3, #20
 8001888:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800188c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001890:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8001894:	780a      	ldrb	r2, [r1, #0]
 8001896:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800189a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800189e:	051b      	lsls	r3, r3, #20
 80018a0:	0d1b      	lsrs	r3, r3, #20
 80018a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018aa:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80018ae:	780a      	ldrb	r2, [r1, #0]
 80018b0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80018b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018b8:	049b      	lsls	r3, r3, #18
 80018ba:	0c9b      	lsrs	r3, r3, #18
 80018bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018c4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  
  return HAL_OK;
}
 80018c8:	2000      	movs	r0, #0
 80018ca:	bd30      	pop	{r4, r5, pc}

080018cc <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80018cc:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0) 
 80018ce:	7a8c      	ldrb	r4, [r1, #10]
 80018d0:	784a      	ldrb	r2, [r1, #1]
 80018d2:	780b      	ldrb	r3, [r1, #0]
 80018d4:	bb1c      	cbnz	r4, 800191e <USB_DeactivateEndpoint+0x52>
  {
    if (ep->is_in)
 80018d6:	b182      	cbz	r2, 80018fa <USB_DeactivateEndpoint+0x2e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80018d8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80018dc:	0652      	lsls	r2, r2, #25
 80018de:	d55b      	bpl.n	8001998 <USB_DeactivateEndpoint+0xcc>
 80018e0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80018e4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80018e8:	0512      	lsls	r2, r2, #20
 80018ea:	0d12      	lsrs	r2, r2, #20
 80018ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018f0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80018f4:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 80018f8:	e04e      	b.n	8001998 <USB_DeactivateEndpoint+0xcc>
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80018fa:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80018fe:	0454      	lsls	r4, r2, #17
 8001900:	f140 808d 	bpl.w	8001a1e <USB_DeactivateEndpoint+0x152>
 8001904:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8001908:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800190c:	0512      	lsls	r2, r2, #20
 800190e:	0d12      	lsrs	r2, r2, #20
 8001910:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001914:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001918:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 800191c:	e07f      	b.n	8001a1e <USB_DeactivateEndpoint+0x152>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 800191e:	2a00      	cmp	r2, #0
 8001920:	d142      	bne.n	80019a8 <USB_DeactivateEndpoint+0xdc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001922:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8001926:	0452      	lsls	r2, r2, #17
 8001928:	d50b      	bpl.n	8001942 <USB_DeactivateEndpoint+0x76>
 800192a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800192e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001932:	0512      	lsls	r2, r2, #20
 8001934:	0d12      	lsrs	r2, r2, #20
 8001936:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800193a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800193e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001942:	780a      	ldrb	r2, [r1, #0]
 8001944:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001948:	065c      	lsls	r4, r3, #25
 800194a:	d50b      	bpl.n	8001964 <USB_DeactivateEndpoint+0x98>
 800194c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001950:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001954:	051b      	lsls	r3, r3, #20
 8001956:	0d1b      	lsrs	r3, r3, #20
 8001958:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800195c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001960:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8001964:	780a      	ldrb	r2, [r1, #0]
 8001966:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800196a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800196e:	051b      	lsls	r3, r3, #20
 8001970:	0d1b      	lsrs	r3, r3, #20
 8001972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001976:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800197a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800197e:	780a      	ldrb	r2, [r1, #0]
 8001980:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001984:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001988:	049b      	lsls	r3, r3, #18
 800198a:	0c9b      	lsrs	r3, r3, #18
 800198c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001994:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8001998:	780a      	ldrb	r2, [r1, #0]
 800199a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800199e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80019a2:	051b      	lsls	r3, r3, #20
 80019a4:	0d1b      	lsrs	r3, r3, #20
 80019a6:	e041      	b.n	8001a2c <USB_DeactivateEndpoint+0x160>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80019a8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80019ac:	0452      	lsls	r2, r2, #17
 80019ae:	d50b      	bpl.n	80019c8 <USB_DeactivateEndpoint+0xfc>
 80019b0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80019b4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80019b8:	0512      	lsls	r2, r2, #20
 80019ba:	0d12      	lsrs	r2, r2, #20
 80019bc:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80019c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80019c4:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80019c8:	780a      	ldrb	r2, [r1, #0]
 80019ca:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80019ce:	065b      	lsls	r3, r3, #25
 80019d0:	d50b      	bpl.n	80019ea <USB_DeactivateEndpoint+0x11e>
 80019d2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80019d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019da:	051b      	lsls	r3, r3, #20
 80019dc:	0d1b      	lsrs	r3, r3, #20
 80019de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80019e6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 80019ea:	780a      	ldrb	r2, [r1, #0]
 80019ec:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80019f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019f4:	051b      	lsls	r3, r3, #20
 80019f6:	0d1b      	lsrs	r3, r3, #20
 80019f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a00:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8001a04:	780a      	ldrb	r2, [r1, #0]
 8001a06:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001a0a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001a0e:	051b      	lsls	r3, r3, #20
 8001a10:	0d1b      	lsrs	r3, r3, #20
 8001a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a1a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8001a1e:	780a      	ldrb	r2, [r1, #0]
 8001a20:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001a24:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a28:	049b      	lsls	r3, r3, #18
 8001a2a:	0c9b      	lsrs	r3, r3, #18
 8001a2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a34:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  
  return HAL_OK;
}
 8001a38:	2000      	movs	r0, #0
 8001a3a:	bd10      	pop	{r4, pc}

08001a3c <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
  if (ep->num == 0)
 8001a3c:	780a      	ldrb	r2, [r1, #0]
 8001a3e:	b97a      	cbnz	r2, 8001a60 <USB_EPSetStall+0x24>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8001a40:	8803      	ldrh	r3, [r0, #0]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001a48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a4c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8001a50:	f083 0310 	eor.w	r3, r3, #16
 8001a54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a5c:	8003      	strh	r3, [r0, #0]
 8001a5e:	e01c      	b.n	8001a9a <USB_EPSetStall+0x5e>
  }
  else
  {
    if (ep->is_in)
 8001a60:	784b      	ldrb	r3, [r1, #1]
 8001a62:	b153      	cbz	r3, 8001a7a <USB_EPSetStall+0x3e>
    {
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8001a64:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001a68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001a6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a70:	041b      	lsls	r3, r3, #16
 8001a72:	0c1b      	lsrs	r3, r3, #16
 8001a74:	f083 0310 	eor.w	r3, r3, #16
 8001a78:	e009      	b.n	8001a8e <USB_EPSetStall+0x52>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 8001a7a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001a7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a86:	041b      	lsls	r3, r3, #16
 8001a88:	0c1b      	lsrs	r3, r3, #16
 8001a8a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8001a8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a96:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  return HAL_OK;
}
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	4770      	bx	lr

08001a9e <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in)
 8001a9e:	784b      	ldrb	r3, [r1, #1]
 8001aa0:	780a      	ldrb	r2, [r1, #0]
 8001aa2:	b1db      	cbz	r3, 8001adc <USB_EPClearStall+0x3e>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001aa4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001aa8:	065b      	lsls	r3, r3, #25
 8001aaa:	d50b      	bpl.n	8001ac4 <USB_EPClearStall+0x26>
 8001aac:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001ab0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ab4:	051b      	lsls	r3, r3, #20
 8001ab6:	0d1b      	lsrs	r3, r3, #20
 8001ab8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001abc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001ac0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8001ac4:	780a      	ldrb	r2, [r1, #0]
 8001ac6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001aca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001ace:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001ad2:	041b      	lsls	r3, r3, #16
 8001ad4:	0c1b      	lsrs	r3, r3, #16
 8001ad6:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8001ada:	e01a      	b.n	8001b12 <USB_EPClearStall+0x74>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001adc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001ae0:	045b      	lsls	r3, r3, #17
 8001ae2:	d50b      	bpl.n	8001afc <USB_EPClearStall+0x5e>
 8001ae4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001ae8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001aec:	051b      	lsls	r3, r3, #20
 8001aee:	0d1b      	lsrs	r3, r3, #20
 8001af0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001af8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001afc:	780a      	ldrb	r2, [r1, #0]
 8001afe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001b02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b0a:	041b      	lsls	r3, r3, #16
 8001b0c:	0c1b      	lsrs	r3, r3, #16
 8001b0e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001b12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b1a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  return HAL_OK;
}
 8001b1e:	2000      	movs	r0, #0
 8001b20:	4770      	bx	lr

08001b22 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
  if(address == 0) 
 8001b22:	b911      	cbnz	r1, 8001b2a <USB_SetDevAddress+0x8>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 8001b24:	2380      	movs	r3, #128	; 0x80
 8001b26:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }
  
  return HAL_OK;
}
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	4770      	bx	lr

08001b2e <USB_DevConnect>:
 8001b2e:	2000      	movs	r0, #0
 8001b30:	4770      	bx	lr

08001b32 <USB_DevDisconnect>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001b32:	2000      	movs	r0, #0
 8001b34:	4770      	bx	lr

08001b36 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->ISTR;
 8001b36:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8001b3a:	b280      	uxth	r0, r0
 8001b3c:	4770      	bx	lr

08001b3e <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001b3e:	2000      	movs	r0, #0
 8001b40:	4770      	bx	lr

08001b42 <USB_WritePMA>:
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8001b42:	3301      	adds	r3, #1
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8001b44:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8001b48:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8001b4a:	105b      	asrs	r3, r3, #1
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8001b4c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8001b50:	2400      	movs	r4, #0
 8001b52:	42a3      	cmp	r3, r4
 8001b54:	d005      	beq.n	8001b62 <USB_WritePMA+0x20>
 8001b56:	f831 0b02 	ldrh.w	r0, [r1], #2
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
 8001b5a:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 8001b5e:	3401      	adds	r4, #1
 8001b60:	e7f7      	b.n	8001b52 <USB_WritePMA+0x10>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8001b62:	bd10      	pop	{r4, pc}

08001b64 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8001b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b66:	4604      	mov	r4, r0
  uint16_t pmabuffer = 0;
  uint32_t len = ep->xfer_len;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8001b68:	7848      	ldrb	r0, [r1, #1]
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8001b6a:	460e      	mov	r6, r1
  uint16_t pmabuffer = 0;
  uint32_t len = ep->xfer_len;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8001b6c:	2801      	cmp	r0, #1
 8001b6e:	698b      	ldr	r3, [r1, #24]
 8001b70:	690a      	ldr	r2, [r1, #16]
 8001b72:	7a8f      	ldrb	r7, [r1, #10]
 8001b74:	d157      	bne.n	8001c26 <USB_EPStartXfer+0xc2>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8001b76:	461d      	mov	r5, r3
 8001b78:	4293      	cmp	r3, r2
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 8001b7a:	bf83      	ittte	hi
 8001b7c:	1a9d      	subhi	r5, r3, r2
 8001b7e:	618d      	strhi	r5, [r1, #24]
 8001b80:	4615      	movhi	r5, r2
    }
    else
    {  
      len=ep->xfer_len;
      ep->xfer_len =0;
 8001b82:	2300      	movls	r3, #0
 8001b84:	bf98      	it	ls
 8001b86:	618b      	strls	r3, [r1, #24]
 8001b88:	b2ab      	uxth	r3, r5
    }
    
    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0) 
 8001b8a:	b97f      	cbnz	r7, 8001bac <USB_EPStartXfer+0x48>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 8001b8c:	888a      	ldrh	r2, [r1, #4]
 8001b8e:	4620      	mov	r0, r4
 8001b90:	6949      	ldr	r1, [r1, #20]
 8001b92:	f7ff ffd6 	bl	8001b42 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8001b96:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 8001b9a:	7832      	ldrb	r2, [r6, #0]
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001ba2:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8001ba6:	f8c3 5404 	str.w	r5, [r3, #1028]	; 0x404
 8001baa:	e030      	b.n	8001c0e <USB_EPStartXfer+0xaa>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8001bac:	780a      	ldrb	r2, [r1, #0]
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8001bae:	4620      	mov	r0, r4
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8001bb0:	f834 1022 	ldrh.w	r1, [r4, r2, lsl #2]
 8001bb4:	00d2      	lsls	r2, r2, #3
 8001bb6:	f011 0f40 	tst.w	r1, #64	; 0x40
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8001bba:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 8001bbe:	b289      	uxth	r1, r1
 8001bc0:	440a      	add	r2, r1
 8001bc2:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8001bc6:	f8c2 5404 	str.w	r5, [r2, #1028]	; 0x404
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8001bca:	6971      	ldr	r1, [r6, #20]
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr1;
 8001bcc:	bf14      	ite	ne
 8001bce:	8932      	ldrhne	r2, [r6, #8]
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
 8001bd0:	88f2      	ldrheq	r2, [r6, #6]
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8001bd2:	f7ff ffb6 	bl	8001b42 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8001bd6:	7873      	ldrb	r3, [r6, #1]
 8001bd8:	7832      	ldrb	r2, [r6, #0]
 8001bda:	b953      	cbnz	r3, 8001bf2 <USB_EPStartXfer+0x8e>
 8001bdc:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8001be0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001be4:	051b      	lsls	r3, r3, #20
 8001be6:	0d1b      	lsrs	r3, r3, #20
 8001be8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001bf0:	e00b      	b.n	8001c0a <USB_EPStartXfer+0xa6>
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d10b      	bne.n	8001c0e <USB_EPStartXfer+0xaa>
 8001bf6:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8001bfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bfe:	051b      	lsls	r3, r3, #20
 8001c00:	0d1b      	lsrs	r3, r3, #20
 8001c02:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c0a:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
    }
    
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8001c0e:	7832      	ldrb	r2, [r6, #0]
 8001c10:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8001c14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001c18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c1c:	041b      	lsls	r3, r3, #16
 8001c1e:	0c1b      	lsrs	r3, r3, #16
 8001c20:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8001c24:	e066      	b.n	8001cf4 <USB_EPStartXfer+0x190>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8001c26:	4293      	cmp	r3, r2
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 8001c28:	bf8b      	itete	hi
 8001c2a:	1a9b      	subhi	r3, r3, r2
    }
    else
    {
      len=ep->xfer_len;
      ep->xfer_len =0;
 8001c2c:	2200      	movls	r2, #0
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 8001c2e:	618b      	strhi	r3, [r1, #24]
    }
    else
    {
      len=ep->xfer_len;
      ep->xfer_len =0;
 8001c30:	618a      	strls	r2, [r1, #24]
 8001c32:	bf88      	it	hi
 8001c34:	4613      	movhi	r3, r2
 8001c36:	7809      	ldrb	r1, [r1, #0]
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 8001c38:	b327      	cbz	r7, 8001c84 <USB_EPStartXfer+0x120>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8001c3a:	bb00      	cbnz	r0, 8001c7e <USB_EPStartXfer+0x11a>
 8001c3c:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8001c40:	2b3e      	cmp	r3, #62	; 0x3e
 8001c42:	b292      	uxth	r2, r2
 8001c44:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8001c48:	f101 0102 	add.w	r1, r1, #2
 8001c4c:	f504 6080 	add.w	r0, r4, #1024	; 0x400
 8001c50:	d90b      	bls.n	8001c6a <USB_EPStartXfer+0x106>
 8001c52:	f3c3 124f 	ubfx	r2, r3, #5, #16
 8001c56:	06dd      	lsls	r5, r3, #27
 8001c58:	bf04      	itt	eq
 8001c5a:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8001c5e:	b292      	uxtheq	r2, r2
 8001c60:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8001c64:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8001c68:	e006      	b.n	8001c78 <USB_EPStartXfer+0x114>
 8001c6a:	f3c3 024f 	ubfx	r2, r3, #1, #16
 8001c6e:	07df      	lsls	r7, r3, #31
 8001c70:	bf44      	itt	mi
 8001c72:	3201      	addmi	r2, #1
 8001c74:	b292      	uxthmi	r2, r2
 8001c76:	0292      	lsls	r2, r2, #10
 8001c78:	b292      	uxth	r2, r2
 8001c7a:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 8001c7e:	7872      	ldrb	r2, [r6, #1]
 8001c80:	7831      	ldrb	r1, [r6, #0]
 8001c82:	bb0a      	cbnz	r2, 8001cc8 <USB_EPStartXfer+0x164>
 8001c84:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8001c88:	2b3e      	cmp	r3, #62	; 0x3e
 8001c8a:	b292      	uxth	r2, r2
 8001c8c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8001c90:	f101 0106 	add.w	r1, r1, #6
 8001c94:	f504 6080 	add.w	r0, r4, #1024	; 0x400
 8001c98:	d90b      	bls.n	8001cb2 <USB_EPStartXfer+0x14e>
 8001c9a:	f3c3 124f 	ubfx	r2, r3, #5, #16
 8001c9e:	06dd      	lsls	r5, r3, #27
 8001ca0:	bf04      	itt	eq
 8001ca2:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8001ca6:	b292      	uxtheq	r2, r2
 8001ca8:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8001cac:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8001cb0:	e006      	b.n	8001cc0 <USB_EPStartXfer+0x15c>
 8001cb2:	f3c3 024f 	ubfx	r2, r3, #1, #16
 8001cb6:	07db      	lsls	r3, r3, #31
 8001cb8:	bf44      	itt	mi
 8001cba:	3201      	addmi	r2, #1
 8001cbc:	b292      	uxthmi	r2, r2
 8001cbe:	0292      	lsls	r2, r2, #10
 8001cc0:	b292      	uxth	r2, r2
 8001cc2:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 8001cc6:	e00a      	b.n	8001cde <USB_EPStartXfer+0x17a>
 8001cc8:	2a01      	cmp	r2, #1
 8001cca:	d108      	bne.n	8001cde <USB_EPStartXfer+0x17a>
 8001ccc:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8001cd0:	b292      	uxth	r2, r2
 8001cd2:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8001cd6:	eb04 0141 	add.w	r1, r4, r1, lsl #1
 8001cda:	f8c1 3404 	str.w	r3, [r1, #1028]	; 0x404
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001cde:	7832      	ldrb	r2, [r6, #0]
 8001ce0:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8001ce4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cec:	041b      	lsls	r3, r3, #16
 8001cee:	0c1b      	lsrs	r3, r3, #16
 8001cf0:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001cf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cfc:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
  }
  
  return HAL_OK;
}
 8001d00:	2000      	movs	r0, #0
 8001d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001d04 <USB_ReadPMA>:
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8001d04:	3301      	adds	r3, #1
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8001d06:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8001d0a:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8001d0c:	105b      	asrs	r3, r3, #1
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8001d0e:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8001d12:	2400      	movs	r4, #0
 8001d14:	42a3      	cmp	r3, r4
 8001d16:	d005      	beq.n	8001d24 <USB_ReadPMA+0x20>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8001d18:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8001d1c:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 8001d20:	3401      	adds	r4, #1
 8001d22:	e7f7      	b.n	8001d14 <USB_ReadPMA+0x10>
    pbUsrBuf++;
  }
}
 8001d24:	bd10      	pop	{r4, pc}

08001d26 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001d26:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8001d2a:	b11b      	cbz	r3, 8001d34 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8001d32:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8001d34:	2002      	movs	r0, #2
  }
}
 8001d36:	4770      	bx	lr

08001d38 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8001d38:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8001d3c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001d3e:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8001d42:	b15b      	cbz	r3, 8001d5c <USBD_CDC_EP0_RxReady+0x24>
 8001d44:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8001d48:	28ff      	cmp	r0, #255	; 0xff
 8001d4a:	d007      	beq.n	8001d5c <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8001d52:	4621      	mov	r1, r4
 8001d54:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8001d56:	23ff      	movs	r3, #255	; 0xff
 8001d58:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	bd10      	pop	{r4, pc}

08001d60 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8001d60:	2343      	movs	r3, #67	; 0x43
 8001d62:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8001d64:	4800      	ldr	r0, [pc, #0]	; (8001d68 <USBD_CDC_GetFSCfgDesc+0x8>)
 8001d66:	4770      	bx	lr
 8001d68:	20000000 	.word	0x20000000

08001d6c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8001d6c:	2343      	movs	r3, #67	; 0x43
 8001d6e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8001d70:	4800      	ldr	r0, [pc, #0]	; (8001d74 <USBD_CDC_GetHSCfgDesc+0x8>)
 8001d72:	4770      	bx	lr
 8001d74:	200000cc 	.word	0x200000cc

08001d78 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8001d78:	2343      	movs	r3, #67	; 0x43
 8001d7a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8001d7c:	4800      	ldr	r0, [pc, #0]	; (8001d80 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8001d7e:	4770      	bx	lr
 8001d80:	20000088 	.word	0x20000088

08001d84 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8001d84:	230a      	movs	r3, #10
 8001d86:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8001d88:	4800      	ldr	r0, [pc, #0]	; (8001d8c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8001d8a:	4770      	bx	lr
 8001d8c:	2000007c 	.word	0x2000007c

08001d90 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8001d90:	b538      	push	{r3, r4, r5, lr}
 8001d92:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001d94:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8001d98:	f002 f80e 	bl	8003db8 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8001d9c:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8001da0:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8001da4:	b14b      	cbz	r3, 8001dba <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8001da6:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8001daa:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8001db4:	4798      	blx	r3

    return USBD_OK;
 8001db6:	2000      	movs	r0, #0
 8001db8:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8001dba:	2002      	movs	r0, #2
  }
}
 8001dbc:	bd38      	pop	{r3, r4, r5, pc}
	...

08001dc0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8001dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001dc2:	780f      	ldrb	r7, [r1, #0]
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8001dc4:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001dc6:	f017 0360 	ands.w	r3, r7, #96	; 0x60
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8001dca:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001dcc:	d022      	beq.n	8001e14 <USBD_CDC_Setup+0x54>
 8001dce:	2b20      	cmp	r3, #32
 8001dd0:	d127      	bne.n	8001e22 <USBD_CDC_Setup+0x62>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8001dd2:	88ca      	ldrh	r2, [r1, #6]
 8001dd4:	784b      	ldrb	r3, [r1, #1]
 8001dd6:	b1ba      	cbz	r2, 8001e08 <USBD_CDC_Setup+0x48>
    {
      if (req->bmRequest & 0x80)
 8001dd8:	0639      	lsls	r1, r7, #24
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001dda:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
    {
      if (req->bmRequest & 0x80)
 8001dde:	d509      	bpl.n	8001df4 <USBD_CDC_Setup+0x34>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8001de0:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8001de4:	4618      	mov	r0, r3
 8001de6:	688f      	ldr	r7, [r1, #8]
 8001de8:	4629      	mov	r1, r5
 8001dea:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8001dec:	88e2      	ldrh	r2, [r4, #6]
 8001dee:	4629      	mov	r1, r5
 8001df0:	4630      	mov	r0, r6
 8001df2:	e014      	b.n	8001e1e <USBD_CDC_Setup+0x5e>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8001df4:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8001df8:	88e3      	ldrh	r3, [r4, #6]
        
        USBD_CtlPrepareRx (pdev, 
 8001dfa:	4629      	mov	r1, r5
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
        hcdc->CmdLength = req->wLength;
 8001dfc:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8001e00:	88e2      	ldrh	r2, [r4, #6]
 8001e02:	f000 fba7 	bl	8002554 <USBD_CtlPrepareRx>
 8001e06:	e00c      	b.n	8001e22 <USBD_CDC_Setup+0x62>
      }
      
    }
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8001e08:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8001e0c:	6884      	ldr	r4, [r0, #8]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	47a0      	blx	r4
 8001e12:	e006      	b.n	8001e22 <USBD_CDC_Setup+0x62>
                                                        0);
    }
    break;

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8001e14:	784b      	ldrb	r3, [r1, #1]
 8001e16:	2b0a      	cmp	r3, #10
 8001e18:	d103      	bne.n	8001e22 <USBD_CDC_Setup+0x62>
    {      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 8001e1a:	4903      	ldr	r1, [pc, #12]	; (8001e28 <USBD_CDC_Setup+0x68>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f000 fb84 	bl	800252a <USBD_CtlSendData>
 
  default: 
    break;
  }
  return USBD_OK;
}
 8001e22:	2000      	movs	r0, #0
 8001e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200001e8 	.word	0x200001e8

08001e2c <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8001e2c:	b510      	push	{r4, lr}
 8001e2e:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8001e30:	2181      	movs	r1, #129	; 0x81
 8001e32:	f001 ff5d 	bl	8003cf0 <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8001e36:	2101      	movs	r1, #1
 8001e38:	4620      	mov	r0, r4
 8001e3a:	f001 ff59 	bl	8003cf0 <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8001e3e:	2182      	movs	r1, #130	; 0x82
 8001e40:	4620      	mov	r0, r4
 8001e42:	f001 ff55 	bl	8003cf0 <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8001e46:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8001e4a:	b153      	cbz	r3, 8001e62 <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8001e4c:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8001e54:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8001e58:	f001 ffb8 	bl	8003dcc <USBD_static_free>
    pdev->pClassData = NULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 8001e62:	2000      	movs	r0, #0
 8001e64:	bd10      	pop	{r4, pc}

08001e66 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8001e66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8001e68:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8001e6a:	4604      	mov	r4, r0
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8001e6c:	b943      	cbnz	r3, 8001e80 <USBD_CDC_Init+0x1a>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8001e6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e72:	2202      	movs	r2, #2
 8001e74:	2181      	movs	r1, #129	; 0x81
 8001e76:	f001 ff2b 	bl	8003cd0 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8001e7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e7e:	e005      	b.n	8001e8c <USBD_CDC_Init+0x26>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8001e80:	2340      	movs	r3, #64	; 0x40
 8001e82:	2202      	movs	r2, #2
 8001e84:	2181      	movs	r1, #129	; 0x81
 8001e86:	f001 ff23 	bl	8003cd0 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8001e8a:	2340      	movs	r3, #64	; 0x40
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	2101      	movs	r1, #1
 8001e90:	4620      	mov	r0, r4
 8001e92:	f001 ff1d 	bl	8003cd0 <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8001e96:	2308      	movs	r3, #8
 8001e98:	2203      	movs	r2, #3
 8001e9a:	2182      	movs	r1, #130	; 0x82
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	f001 ff17 	bl	8003cd0 <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8001ea2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8001ea6:	f001 ff8d 	bl	8003dc4 <USBD_static_malloc>
 8001eaa:	4606      	mov	r6, r0
 8001eac:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8001eb0:	b1e8      	cbz	r0, 8001eee <USBD_CDC_Init+0x88>
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8001eb2:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8001eb6:	2500      	movs	r5, #0
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8001ebc:	7c27      	ldrb	r7, [r4, #16]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8001ebe:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 8001ec2:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8001ec6:	b94f      	cbnz	r7, 8001edc <USBD_CDC_Init+0x76>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8001ec8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ecc:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	4620      	mov	r0, r4
 8001ed4:	f001 ff62 	bl	8003d9c <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8001ed8:	4638      	mov	r0, r7
 8001eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8001edc:	2340      	movs	r3, #64	; 0x40
 8001ede:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	f001 ff59 	bl	8003d9c <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8001eea:	4628      	mov	r0, r5
 8001eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 8001eee:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 8001ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001ef2 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8001ef2:	b119      	cbz	r1, 8001efc <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8001ef4:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8001ef8:	2000      	movs	r0, #0
 8001efa:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 8001efc:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 8001efe:	4770      	bx	lr

08001f00 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001f00:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8001f04:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 8001f06:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8001f0a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 8001f0e:	4770      	bx	lr

08001f10 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8001f10:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8001f14:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8001f16:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 8001f1a:	4770      	bx	lr

08001f1c <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001f1c:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8001f20:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if(pdev->pClassData != NULL)
 8001f22:	b172      	cbz	r2, 8001f42 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8001f24:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8001f28:	2301      	movs	r3, #1
 8001f2a:	b964      	cbnz	r4, 8001f46 <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8001f2c:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8001f30:	2181      	movs	r1, #129	; 0x81
 8001f32:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 8001f36:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8001f3a:	f001 ff21 	bl	8003d80 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8001f3e:	4620      	mov	r0, r4
 8001f40:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8001f42:	2002      	movs	r0, #2
 8001f44:	bd10      	pop	{r4, pc}
      
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8001f46:	4618      	mov	r0, r3
  }
  else
  {
    return USBD_FAIL;
  }
}
 8001f48:	bd10      	pop	{r4, pc}

08001f4a <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001f4a:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8001f4e:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8001f50:	b162      	cbz	r2, 8001f6c <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8001f52:	7c04      	ldrb	r4, [r0, #16]
 8001f54:	b914      	cbnz	r4, 8001f5c <USBD_CDC_ReceivePacket+0x12>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8001f56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f5a:	e000      	b.n	8001f5e <USBD_CDC_ReceivePacket+0x14>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8001f5c:	2340      	movs	r3, #64	; 0x40
 8001f5e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8001f62:	2101      	movs	r1, #1
 8001f64:	f001 ff1a 	bl	8003d9c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8001f68:	2000      	movs	r0, #0
 8001f6a:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 8001f6c:	2002      	movs	r0, #2
  }
}
 8001f6e:	bd10      	pop	{r4, pc}

08001f70 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8001f70:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8001f72:	b180      	cbz	r0, 8001f96 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8001f74:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001f78:	b113      	cbz	r3, 8001f80 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8001f80:	b109      	cbz	r1, 8001f86 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8001f82:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8001f86:	2301      	movs	r3, #1
 8001f88:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8001f8c:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8001f8e:	f001 fe4f 	bl	8003c30 <USBD_LL_Init>
  
  return USBD_OK; 
 8001f92:	2000      	movs	r0, #0
 8001f94:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8001f96:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 8001f98:	bd08      	pop	{r3, pc}

08001f9a <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8001f9a:	b119      	cbz	r1, 8001fa4 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8001f9c:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8001fa4:	2002      	movs	r0, #2
  }
  
  return status;
}
 8001fa6:	4770      	bx	lr

08001fa8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8001fa8:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8001faa:	f001 fe83 	bl	8003cb4 <USBD_LL_Start>
  
  return USBD_OK;  
}
 8001fae:	2000      	movs	r0, #0
 8001fb0:	bd08      	pop	{r3, pc}

08001fb2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8001fb2:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8001fb4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001fb8:	b90b      	cbnz	r3, 8001fbe <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8001fba:	2002      	movs	r0, #2
 8001fbc:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4798      	blx	r3
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	d1f9      	bne.n	8001fba <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8001fc6:	bd08      	pop	{r3, pc}

08001fc8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8001fc8:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8001fca:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	4798      	blx	r3
  return USBD_OK;
}
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	bd08      	pop	{r3, pc}

08001fd6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8001fd6:	b538      	push	{r3, r4, r5, lr}
 8001fd8:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8001fda:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8001fde:	4628      	mov	r0, r5
 8001fe0:	f000 f8e2 	bl	80021a8 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8001fea:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
  pdev->ep0_data_len = pdev->request.wLength;
 8001fee:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8001ff2:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8001ff6:	f001 031f 	and.w	r3, r1, #31
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d00c      	beq.n	8002018 <USBD_LL_SetupStage+0x42>
 8001ffe:	d306      	bcc.n	800200e <USBD_LL_SetupStage+0x38>
 8002000:	2b02      	cmp	r3, #2
 8002002:	d10e      	bne.n	8002022 <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8002004:	4629      	mov	r1, r5
 8002006:	4620      	mov	r0, r4
 8002008:	f000 fa10 	bl	800242c <USBD_StdEPReq>
    break;
 800200c:	e00e      	b.n	800202c <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 800200e:	4629      	mov	r1, r5
 8002010:	4620      	mov	r0, r4
 8002012:	f000 f8e9 	bl	80021e8 <USBD_StdDevReq>
    break;
 8002016:	e009      	b.n	800202c <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8002018:	4629      	mov	r1, r5
 800201a:	4620      	mov	r0, r4
 800201c:	f000 f9ee 	bl	80023fc <USBD_StdItfReq>
    break;
 8002020:	e004      	b.n	800202c <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8002022:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002026:	4620      	mov	r0, r4
 8002028:	f001 fe70 	bl	8003d0c <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 800202c:	2000      	movs	r0, #0
 800202e:	bd38      	pop	{r3, r4, r5, pc}

08002030 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8002030:	b538      	push	{r3, r4, r5, lr}
 8002032:	4604      	mov	r4, r0
 8002034:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8002036:	bb09      	cbnz	r1, 800207c <USBD_LL_DataOutStage+0x4c>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8002038:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 800203c:	2b03      	cmp	r3, #3
 800203e:	d126      	bne.n	800208e <USBD_LL_DataOutStage+0x5e>
    {
      if(pep->rem_length > pep->maxpacket)
 8002040:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 8002044:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8002048:	4291      	cmp	r1, r2
 800204a:	d90a      	bls.n	8002062 <USBD_LL_DataOutStage+0x32>
      {
        pep->rem_length -=  pep->maxpacket;
 800204c:	1a8b      	subs	r3, r1, r2
       
        USBD_CtlContinueRx (pdev, 
 800204e:	429a      	cmp	r2, r3
 8002050:	bf28      	it	cs
 8002052:	461a      	movcs	r2, r3
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 8002054:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 8002058:	b292      	uxth	r2, r2
 800205a:	4629      	mov	r1, r5
 800205c:	f000 fa89 	bl	8002572 <USBD_CtlContinueRx>
 8002060:	e015      	b.n	800208e <USBD_LL_DataOutStage+0x5e>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8002062:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	b123      	cbz	r3, 8002074 <USBD_LL_DataOutStage+0x44>
 800206a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800206e:	2a03      	cmp	r2, #3
 8002070:	d100      	bne.n	8002074 <USBD_LL_DataOutStage+0x44>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8002072:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8002074:	4620      	mov	r0, r4
 8002076:	f000 fa84 	bl	8002582 <USBD_CtlSendStatus>
 800207a:	e008      	b.n	800208e <USBD_LL_DataOutStage+0x5e>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 800207c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	b123      	cbz	r3, 800208e <USBD_LL_DataOutStage+0x5e>
 8002084:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002088:	2a03      	cmp	r2, #3
 800208a:	d100      	bne.n	800208e <USBD_LL_DataOutStage+0x5e>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 800208c:	4798      	blx	r3
  }  
  return USBD_OK;
}
 800208e:	2000      	movs	r0, #0
 8002090:	bd38      	pop	{r3, r4, r5, pc}

08002092 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8002092:	b570      	push	{r4, r5, r6, lr}
 8002094:	4613      	mov	r3, r2
 8002096:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8002098:	460e      	mov	r6, r1
 800209a:	2900      	cmp	r1, #0
 800209c:	d13c      	bne.n	8002118 <USBD_LL_DataInStage+0x86>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800209e:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 80020a2:	2a02      	cmp	r2, #2
 80020a4:	d130      	bne.n	8002108 <USBD_LL_DataInStage+0x76>
    {
      if(pep->rem_length > pep->maxpacket)
 80020a6:	69c5      	ldr	r5, [r0, #28]
 80020a8:	6a02      	ldr	r2, [r0, #32]
 80020aa:	4295      	cmp	r5, r2
 80020ac:	d907      	bls.n	80020be <USBD_LL_DataInStage+0x2c>
      {
        pep->rem_length -=  pep->maxpacket;
 80020ae:	1aaa      	subs	r2, r5, r2
 80020b0:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 80020b2:	4619      	mov	r1, r3
 80020b4:	b292      	uxth	r2, r2
 80020b6:	f000 fa45 	bl	8002544 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80020ba:	4633      	mov	r3, r6
 80020bc:	e011      	b.n	80020e2 <USBD_LL_DataInStage+0x50>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 80020be:	6983      	ldr	r3, [r0, #24]
 80020c0:	fbb3 f5f2 	udiv	r5, r3, r2
 80020c4:	fb02 3515 	mls	r5, r2, r5, r3
 80020c8:	b98d      	cbnz	r5, 80020ee <USBD_LL_DataInStage+0x5c>
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d80f      	bhi.n	80020ee <USBD_LL_DataInStage+0x5c>
           (pep->total_length >= pep->maxpacket) &&
 80020ce:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d20b      	bcs.n	80020ee <USBD_LL_DataInStage+0x5c>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80020d6:	462a      	mov	r2, r5
 80020d8:	f000 fa34 	bl	8002544 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80020dc:	462b      	mov	r3, r5
           (pep->total_length >= pep->maxpacket) &&
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
 80020de:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80020e2:	461a      	mov	r2, r3
 80020e4:	4619      	mov	r1, r3
 80020e6:	4620      	mov	r0, r4
 80020e8:	f001 fe58 	bl	8003d9c <USBD_LL_PrepareReceive>
 80020ec:	e00c      	b.n	8002108 <USBD_LL_DataInStage+0x76>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80020ee:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	b12b      	cbz	r3, 8002102 <USBD_LL_DataInStage+0x70>
 80020f6:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 80020fa:	2a03      	cmp	r2, #3
 80020fc:	d101      	bne.n	8002102 <USBD_LL_DataInStage+0x70>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 80020fe:	4620      	mov	r0, r4
 8002100:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8002102:	4620      	mov	r0, r4
 8002104:	f000 fa48 	bl	8002598 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8002108:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 800210c:	2b01      	cmp	r3, #1
 800210e:	d10c      	bne.n	800212a <USBD_LL_DataInStage+0x98>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8002116:	e008      	b.n	800212a <USBD_LL_DataInStage+0x98>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8002118:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800211c:	695b      	ldr	r3, [r3, #20]
 800211e:	b123      	cbz	r3, 800212a <USBD_LL_DataInStage+0x98>
 8002120:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002124:	2a03      	cmp	r2, #3
 8002126:	d100      	bne.n	800212a <USBD_LL_DataInStage+0x98>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8002128:	4798      	blx	r3
  }  
  return USBD_OK;
}
 800212a:	2000      	movs	r0, #0
 800212c:	bd70      	pop	{r4, r5, r6, pc}

0800212e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800212e:	b538      	push	{r3, r4, r5, lr}
 8002130:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8002132:	2200      	movs	r2, #0
 8002134:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002136:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8002138:	2340      	movs	r3, #64	; 0x40
 800213a:	f001 fdc9 	bl	8003cd0 <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800213e:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002140:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8002144:	2200      	movs	r2, #0
 8002146:	2180      	movs	r1, #128	; 0x80
 8002148:	4620      	mov	r0, r4
 800214a:	f001 fdc1 	bl	8003cd0 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800214e:	2301      	movs	r3, #1
 8002150:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8002154:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002158:	6225      	str	r5, [r4, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 800215a:	b12b      	cbz	r3, 8002168 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800215c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002160:	7921      	ldrb	r1, [r4, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	4620      	mov	r0, r4
 8002166:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8002168:	2000      	movs	r0, #0
 800216a:	bd38      	pop	{r3, r4, r5, pc}

0800216c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800216c:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 800216e:	2000      	movs	r0, #0
 8002170:	4770      	bx	lr

08002172 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8002172:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002176:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800217a:	2304      	movs	r3, #4
 800217c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8002180:	2000      	movs	r0, #0
 8002182:	4770      	bx	lr

08002184 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8002184:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8002188:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 800218c:	2000      	movs	r0, #0
 800218e:	4770      	bx	lr

08002190 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8002190:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8002192:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002196:	2a03      	cmp	r2, #3
 8002198:	d104      	bne.n	80021a4 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 800219a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800219e:	69db      	ldr	r3, [r3, #28]
 80021a0:	b103      	cbz	r3, 80021a4 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 80021a2:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 80021a4:	2000      	movs	r0, #0
 80021a6:	bd08      	pop	{r3, pc}

080021a8 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 80021a8:	780b      	ldrb	r3, [r1, #0]
 80021aa:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80021ac:	784b      	ldrb	r3, [r1, #1]
 80021ae:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80021b0:	78ca      	ldrb	r2, [r1, #3]
 80021b2:	788b      	ldrb	r3, [r1, #2]
 80021b4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80021b8:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 80021ba:	794a      	ldrb	r2, [r1, #5]
 80021bc:	790b      	ldrb	r3, [r1, #4]
 80021be:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80021c2:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 80021c4:	79ca      	ldrb	r2, [r1, #7]
 80021c6:	798b      	ldrb	r3, [r1, #6]
 80021c8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80021cc:	80c3      	strh	r3, [r0, #6]
 80021ce:	4770      	bx	lr

080021d0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80021d0:	b510      	push	{r4, lr}
 80021d2:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 80021d4:	2180      	movs	r1, #128	; 0x80
 80021d6:	f001 fd99 	bl	8003d0c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80021da:	4620      	mov	r0, r4
}
 80021dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 80021e0:	2100      	movs	r1, #0
 80021e2:	f001 bd93 	b.w	8003d0c <USBD_LL_StallEP>
	...

080021e8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80021e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 80021ea:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80021ec:	4604      	mov	r4, r0
 80021ee:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 80021f0:	2b09      	cmp	r3, #9
 80021f2:	f200 80f9 	bhi.w	80023e8 <USBD_StdDevReq+0x200>
 80021f6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80021fa:	00cb      	.short	0x00cb
 80021fc:	00f700e2 	.word	0x00f700e2
 8002200:	00f700de 	.word	0x00f700de
 8002204:	000a0075 	.word	0x000a0075
 8002208:	00bb00f7 	.word	0x00bb00f7
 800220c:	0091      	.short	0x0091
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 800220e:	884b      	ldrh	r3, [r1, #2]
 8002210:	0a1a      	lsrs	r2, r3, #8
 8002212:	3a01      	subs	r2, #1
 8002214:	2a06      	cmp	r2, #6
 8002216:	f200 80e7 	bhi.w	80023e8 <USBD_StdDevReq+0x200>
 800221a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800221e:	0007      	.short	0x0007
 8002220:	0017000b 	.word	0x0017000b
 8002224:	00e500e5 	.word	0x00e500e5
 8002228:	0047003c 	.word	0x0047003c
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800222c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	e017      	b.n	8002264 <USBD_StdDevReq+0x7c>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8002234:	7c02      	ldrb	r2, [r0, #16]
 8002236:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800223a:	b90a      	cbnz	r2, 8002240 <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800223c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223e:	e000      	b.n	8002242 <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002242:	f10d 0006 	add.w	r0, sp, #6
 8002246:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002248:	2302      	movs	r3, #2
 800224a:	e03a      	b.n	80022c2 <USBD_StdDevReq+0xda>
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b05      	cmp	r3, #5
 8002250:	f200 80ca 	bhi.w	80023e8 <USBD_StdDevReq+0x200>
 8002254:	e8df f003 	tbb	[pc, r3]
 8002258:	130f0b03 	.word	0x130f0b03
 800225c:	1b17      	.short	0x1b17
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 800225e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f10d 0106 	add.w	r1, sp, #6
 8002268:	7c20      	ldrb	r0, [r4, #16]
 800226a:	4798      	blx	r3
 800226c:	e02a      	b.n	80022c4 <USBD_StdDevReq+0xdc>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800226e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	e7f6      	b.n	8002264 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8002276:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	e7f2      	b.n	8002264 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800227e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	e7ee      	b.n	8002264 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002286:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	e7ea      	b.n	8002264 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800228e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	e7e6      	b.n	8002264 <USBD_StdDevReq+0x7c>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002296:	7c03      	ldrb	r3, [r0, #16]
 8002298:	2b00      	cmp	r3, #0
 800229a:	f040 80a5 	bne.w	80023e8 <USBD_StdDevReq+0x200>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800229e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80022a2:	f10d 0006 	add.w	r0, sp, #6
 80022a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022a8:	4798      	blx	r3
 80022aa:	e00b      	b.n	80022c4 <USBD_StdDevReq+0xdc>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80022ac:	7c03      	ldrb	r3, [r0, #16]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f040 809a 	bne.w	80023e8 <USBD_StdDevReq+0x200>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80022b4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80022b8:	f10d 0006 	add.w	r0, sp, #6
 80022bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022be:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80022c0:	2307      	movs	r3, #7
 80022c2:	7043      	strb	r3, [r0, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 80022c4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80022c8:	2a00      	cmp	r2, #0
 80022ca:	f000 8091 	beq.w	80023f0 <USBD_StdDevReq+0x208>
 80022ce:	88eb      	ldrh	r3, [r5, #6]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 808d 	beq.w	80023f0 <USBD_StdDevReq+0x208>
  {
    
    len = MIN(len , req->wLength);
 80022d6:	429a      	cmp	r2, r3
 80022d8:	bf28      	it	cs
 80022da:	461a      	movcs	r2, r3
    
    USBD_CtlSendData (pdev, 
 80022dc:	4601      	mov	r1, r0
  }
  
  if((len != 0)&& (req->wLength != 0))
  {
    
    len = MIN(len , req->wLength);
 80022de:	f8ad 2006 	strh.w	r2, [sp, #6]
 80022e2:	e064      	b.n	80023ae <USBD_StdDevReq+0x1c6>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 80022e4:	888b      	ldrh	r3, [r1, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d17e      	bne.n	80023e8 <USBD_StdDevReq+0x200>
 80022ea:	88cb      	ldrh	r3, [r1, #6]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d17b      	bne.n	80023e8 <USBD_StdDevReq+0x200>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80022f0:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80022f4:	788e      	ldrb	r6, [r1, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80022f6:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80022f8:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80022fc:	d074      	beq.n	80023e8 <USBD_StdDevReq+0x200>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 80022fe:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8002302:	4631      	mov	r1, r6
 8002304:	f001 fd2e 	bl	8003d64 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8002308:	4620      	mov	r0, r4
 800230a:	f000 f93a 	bl	8002582 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 800230e:	b10e      	cbz	r6, 8002314 <USBD_StdDevReq+0x12c>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8002310:	2302      	movs	r3, #2
 8002312:	e000      	b.n	8002316 <USBD_StdDevReq+0x12e>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002314:	2301      	movs	r3, #1
 8002316:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 800231a:	e069      	b.n	80023f0 <USBD_StdDevReq+0x208>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 800231c:	7889      	ldrb	r1, [r1, #2]
 800231e:	4e36      	ldr	r6, [pc, #216]	; (80023f8 <USBD_StdDevReq+0x210>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002320:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8002322:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002324:	d860      	bhi.n	80023e8 <USBD_StdDevReq+0x200>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8002326:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800232a:	2b02      	cmp	r3, #2
 800232c:	d002      	beq.n	8002334 <USBD_StdDevReq+0x14c>
 800232e:	2b03      	cmp	r3, #3
 8002330:	d008      	beq.n	8002344 <USBD_StdDevReq+0x15c>
 8002332:	e059      	b.n	80023e8 <USBD_StdDevReq+0x200>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8002334:	2900      	cmp	r1, #0
 8002336:	d053      	beq.n	80023e0 <USBD_StdDevReq+0x1f8>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8002338:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800233a:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 800233c:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800233e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8002342:	e00f      	b.n	8002364 <USBD_StdDevReq+0x17c>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8002344:	b931      	cbnz	r1, 8002354 <USBD_StdDevReq+0x16c>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002346:	2302      	movs	r3, #2
 8002348:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 800234c:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 800234e:	f7ff fe3b 	bl	8001fc8 <USBD_ClrClassConfig>
 8002352:	e045      	b.n	80023e0 <USBD_StdDevReq+0x1f8>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8002354:	6841      	ldr	r1, [r0, #4]
 8002356:	2901      	cmp	r1, #1
 8002358:	d042      	beq.n	80023e0 <USBD_StdDevReq+0x1f8>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 800235a:	b2c9      	uxtb	r1, r1
 800235c:	f7ff fe34 	bl	8001fc8 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8002360:	7831      	ldrb	r1, [r6, #0]
 8002362:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8002364:	4620      	mov	r0, r4
 8002366:	f7ff fe24 	bl	8001fb2 <USBD_SetClassConfig>
 800236a:	2802      	cmp	r0, #2
 800236c:	d138      	bne.n	80023e0 <USBD_StdDevReq+0x1f8>
 800236e:	e03b      	b.n	80023e8 <USBD_StdDevReq+0x200>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8002370:	88ca      	ldrh	r2, [r1, #6]
 8002372:	2a01      	cmp	r2, #1
 8002374:	d138      	bne.n	80023e8 <USBD_StdDevReq+0x200>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8002376:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800237a:	2b02      	cmp	r3, #2
 800237c:	d003      	beq.n	8002386 <USBD_StdDevReq+0x19e>
 800237e:	2b03      	cmp	r3, #3
 8002380:	d132      	bne.n	80023e8 <USBD_StdDevReq+0x200>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8002382:	1d01      	adds	r1, r0, #4
 8002384:	e013      	b.n	80023ae <USBD_StdDevReq+0x1c6>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8002386:	4601      	mov	r1, r0
 8002388:	2300      	movs	r3, #0
 800238a:	f841 3f08 	str.w	r3, [r1, #8]!
 800238e:	e00e      	b.n	80023ae <USBD_StdDevReq+0x1c6>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8002390:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002394:	3b02      	subs	r3, #2
 8002396:	2b01      	cmp	r3, #1
 8002398:	d826      	bhi.n	80023e8 <USBD_StdDevReq+0x200>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 800239a:	2301      	movs	r3, #1
 800239c:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 800239e:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 80023a2:	b10b      	cbz	r3, 80023a8 <USBD_StdDevReq+0x1c0>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 80023a4:	2303      	movs	r3, #3
 80023a6:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 80023a8:	2202      	movs	r2, #2
 80023aa:	f104 010c 	add.w	r1, r4, #12
 80023ae:	4620      	mov	r0, r4
 80023b0:	f000 f8bb 	bl	800252a <USBD_CtlSendData>
 80023b4:	e01c      	b.n	80023f0 <USBD_StdDevReq+0x208>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80023b6:	884b      	ldrh	r3, [r1, #2]
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d119      	bne.n	80023f0 <USBD_StdDevReq+0x208>
 80023bc:	e008      	b.n	80023d0 <USBD_StdDevReq+0x1e8>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 80023be:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80023c2:	3b02      	subs	r3, #2
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d80f      	bhi.n	80023e8 <USBD_StdDevReq+0x200>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80023c8:	884b      	ldrh	r3, [r1, #2]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d110      	bne.n	80023f0 <USBD_StdDevReq+0x208>
    {
      pdev->dev_remote_wakeup = 0; 
 80023ce:	2300      	movs	r3, #0
 80023d0:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 80023d4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80023d8:	4629      	mov	r1, r5
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	4620      	mov	r0, r4
 80023de:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80023e0:	4620      	mov	r0, r4
 80023e2:	f000 f8ce 	bl	8002582 <USBD_CtlSendStatus>
 80023e6:	e003      	b.n	80023f0 <USBD_StdDevReq+0x208>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 80023e8:	4629      	mov	r1, r5
 80023ea:	4620      	mov	r0, r4
 80023ec:	f7ff fef0 	bl	80021d0 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 80023f0:	2000      	movs	r0, #0
 80023f2:	b002      	add	sp, #8
 80023f4:	bd70      	pop	{r4, r5, r6, pc}
 80023f6:	bf00      	nop
 80023f8:	200001e9 	.word	0x200001e9

080023fc <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80023fc:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 80023fe:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8002402:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8002404:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8002406:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8002408:	d10c      	bne.n	8002424 <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 800240a:	790b      	ldrb	r3, [r1, #4]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d809      	bhi.n	8002424 <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8002410:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8002418:	88eb      	ldrh	r3, [r5, #6]
 800241a:	b92b      	cbnz	r3, 8002428 <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 800241c:	4620      	mov	r0, r4
 800241e:	f000 f8b0 	bl	8002582 <USBD_CtlSendStatus>
 8002422:	e001      	b.n	8002428 <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8002424:	f7ff fed4 	bl	80021d0 <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8002428:	2000      	movs	r0, #0
 800242a:	bd38      	pop	{r3, r4, r5, pc}

0800242c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800242c:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 800242e:	780a      	ldrb	r2, [r1, #0]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8002430:	888e      	ldrh	r6, [r1, #4]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8002432:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8002436:	2a20      	cmp	r2, #32
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8002438:	4604      	mov	r4, r0
 800243a:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 800243c:	b2f3      	uxtb	r3, r6
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 800243e:	d104      	bne.n	800244a <USBD_StdEPReq+0x1e>
  {
    pdev->pClass->Setup (pdev, req);
 8002440:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	4798      	blx	r3
    
    return USBD_OK;
 8002448:	e051      	b.n	80024ee <USBD_StdEPReq+0xc2>
  }
  
  switch (req->bRequest) 
 800244a:	784a      	ldrb	r2, [r1, #1]
 800244c:	2a01      	cmp	r2, #1
 800244e:	d010      	beq.n	8002472 <USBD_StdEPReq+0x46>
 8002450:	d326      	bcc.n	80024a0 <USBD_StdEPReq+0x74>
 8002452:	2a03      	cmp	r2, #3
 8002454:	d14b      	bne.n	80024ee <USBD_StdEPReq+0xc2>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8002456:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800245a:	2a02      	cmp	r2, #2
 800245c:	d027      	beq.n	80024ae <USBD_StdEPReq+0x82>
 800245e:	2a03      	cmp	r2, #3
 8002460:	d143      	bne.n	80024ea <USBD_StdEPReq+0xbe>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002462:	884a      	ldrh	r2, [r1, #2]
 8002464:	b992      	cbnz	r2, 800248c <USBD_StdEPReq+0x60>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002466:	065e      	lsls	r6, r3, #25
 8002468:	d010      	beq.n	800248c <USBD_StdEPReq+0x60>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 800246a:	4619      	mov	r1, r3
 800246c:	f001 fc4e 	bl	8003d0c <USBD_LL_StallEP>
 8002470:	e00c      	b.n	800248c <USBD_StdEPReq+0x60>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8002472:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002476:	2a02      	cmp	r2, #2
 8002478:	d019      	beq.n	80024ae <USBD_StdEPReq+0x82>
 800247a:	2a03      	cmp	r2, #3
 800247c:	d135      	bne.n	80024ea <USBD_StdEPReq+0xbe>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 800247e:	884a      	ldrh	r2, [r1, #2]
 8002480:	bbaa      	cbnz	r2, 80024ee <USBD_StdEPReq+0xc2>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8002482:	0659      	lsls	r1, r3, #25
 8002484:	d008      	beq.n	8002498 <USBD_StdEPReq+0x6c>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8002486:	4619      	mov	r1, r3
 8002488:	f001 fc4e 	bl	8003d28 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 800248c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002490:	4629      	mov	r1, r5
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	4620      	mov	r0, r4
 8002496:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8002498:	4620      	mov	r0, r4
 800249a:	f000 f872 	bl	8002582 <USBD_CtlSendStatus>
 800249e:	e026      	b.n	80024ee <USBD_StdEPReq+0xc2>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 80024a0:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80024a4:	2a02      	cmp	r2, #2
 80024a6:	d002      	beq.n	80024ae <USBD_StdEPReq+0x82>
 80024a8:	2a03      	cmp	r2, #3
 80024aa:	d006      	beq.n	80024ba <USBD_StdEPReq+0x8e>
 80024ac:	e01d      	b.n	80024ea <USBD_StdEPReq+0xbe>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 80024ae:	065a      	lsls	r2, r3, #25
 80024b0:	d01d      	beq.n	80024ee <USBD_StdEPReq+0xc2>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 80024b2:	4619      	mov	r1, r3
 80024b4:	f001 fc2a 	bl	8003d0c <USBD_LL_StallEP>
 80024b8:	e019      	b.n	80024ee <USBD_StdEPReq+0xc2>
 80024ba:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80024be:	f016 0f80 	tst.w	r6, #128	; 0x80
 80024c2:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80024c6:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80024c8:	bf14      	ite	ne
 80024ca:	3514      	addne	r5, #20
 80024cc:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80024d0:	f001 fc38 	bl	8003d44 <USBD_LL_IsStallEP>
 80024d4:	b110      	cbz	r0, 80024dc <USBD_StdEPReq+0xb0>
      {
        pep->status = 0x0001;     
 80024d6:	2301      	movs	r3, #1
 80024d8:	602b      	str	r3, [r5, #0]
 80024da:	e000      	b.n	80024de <USBD_StdEPReq+0xb2>
      }
      else
      {
        pep->status = 0x0000;  
 80024dc:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 80024de:	2202      	movs	r2, #2
 80024e0:	4629      	mov	r1, r5
 80024e2:	4620      	mov	r0, r4
 80024e4:	f000 f821 	bl	800252a <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 80024e8:	e001      	b.n	80024ee <USBD_StdEPReq+0xc2>
      
    default:                         
      USBD_CtlError(pdev , req);
 80024ea:	f7ff fe71 	bl	80021d0 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 80024ee:	2000      	movs	r0, #0
 80024f0:	bd70      	pop	{r4, r5, r6, pc}

080024f2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80024f2:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 80024f4:	b1c0      	cbz	r0, 8002528 <USBD_GetString+0x36>
 80024f6:	4605      	mov	r5, r0
 80024f8:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 80024fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2c00      	cmp	r4, #0
 8002502:	d1f9      	bne.n	80024f8 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	3302      	adds	r3, #2
 8002508:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 800250a:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800250c:	2303      	movs	r3, #3
 800250e:	704b      	strb	r3, [r1, #1]
 8002510:	3801      	subs	r0, #1
 8002512:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8002514:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8002518:	b135      	cbz	r5, 8002528 <USBD_GetString+0x36>
    {
      unicode[idx++] = *desc++;
 800251a:	1c5a      	adds	r2, r3, #1
 800251c:	54cd      	strb	r5, [r1, r3]
 800251e:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0x00;
 8002520:	3302      	adds	r3, #2
 8002522:	b2db      	uxtb	r3, r3
 8002524:	548c      	strb	r4, [r1, r2]
 8002526:	e7f5      	b.n	8002514 <USBD_GetString+0x22>
 8002528:	bd30      	pop	{r4, r5, pc}

0800252a <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800252a:	4613      	mov	r3, r2
 800252c:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800252e:	2202      	movs	r2, #2
 8002530:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8002534:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002536:	460a      	mov	r2, r1
                               uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 8002538:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800253a:	2100      	movs	r1, #0
 800253c:	f001 fc20 	bl	8003d80 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002540:	2000      	movs	r0, #0
 8002542:	bd10      	pop	{r4, pc}

08002544 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8002544:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8002546:	4613      	mov	r3, r2
 8002548:	460a      	mov	r2, r1
 800254a:	2100      	movs	r1, #0
 800254c:	f001 fc18 	bl	8003d80 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002550:	2000      	movs	r0, #0
 8002552:	bd08      	pop	{r3, pc}

08002554 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8002554:	4613      	mov	r3, r2
 8002556:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8002558:	2203      	movs	r2, #3
 800255a:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 800255e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8002562:	460a      	mov	r2, r1
                                  uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length   = len;
 8002564:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8002568:	2100      	movs	r1, #0
 800256a:	f001 fc17 	bl	8003d9c <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 800256e:	2000      	movs	r0, #0
 8002570:	bd10      	pop	{r4, pc}

08002572 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8002572:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8002574:	4613      	mov	r3, r2
 8002576:	460a      	mov	r2, r1
 8002578:	2100      	movs	r1, #0
 800257a:	f001 fc0f 	bl	8003d9c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 800257e:	2000      	movs	r0, #0
 8002580:	bd08      	pop	{r3, pc}

08002582 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8002582:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8002584:	2304      	movs	r3, #4
 8002586:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 800258a:	2300      	movs	r3, #0
 800258c:	461a      	mov	r2, r3
 800258e:	4619      	mov	r1, r3
 8002590:	f001 fbf6 	bl	8003d80 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002594:	2000      	movs	r0, #0
 8002596:	bd08      	pop	{r3, pc}

08002598 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8002598:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 800259a:	2305      	movs	r3, #5
 800259c:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80025a0:	2300      	movs	r3, #0
 80025a2:	461a      	mov	r2, r3
 80025a4:	4619      	mov	r1, r3
 80025a6:	f001 fbf9 	bl	8003d9c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 80025aa:	2000      	movs	r0, #0
 80025ac:	bd08      	pop	{r3, pc}

080025ae <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80025ae:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80025b0:	f001 f8c4 	bl	800373c <xTaskGetSchedulerState>
 80025b4:	2801      	cmp	r0, #1
 80025b6:	d003      	beq.n	80025c0 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80025b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80025bc:	f000 b8e8 	b.w	8002790 <xPortSysTickHandler>
 80025c0:	bd08      	pop	{r3, pc}

080025c2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025c2:	f100 0308 	add.w	r3, r0, #8
 80025c6:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80025c8:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025cc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025ce:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80025d0:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80025d2:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80025d4:	6003      	str	r3, [r0, #0]
 80025d6:	4770      	bx	lr

080025d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	6103      	str	r3, [r0, #16]
 80025dc:	4770      	bx	lr

080025de <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80025de:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80025e0:	689a      	ldr	r2, [r3, #8]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80025e2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80025e4:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80025ea:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80025ec:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80025ee:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80025f0:	3301      	adds	r3, #1
 80025f2:	6003      	str	r3, [r0, #0]
 80025f4:	4770      	bx	lr

080025f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80025f6:	680a      	ldr	r2, [r1, #0]
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80025f8:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80025fa:	1c53      	adds	r3, r2, #1
 80025fc:	d101      	bne.n	8002602 <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80025fe:	6903      	ldr	r3, [r0, #16]
 8002600:	e007      	b.n	8002612 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002602:	f100 0308 	add.w	r3, r0, #8
 8002606:	685c      	ldr	r4, [r3, #4]
 8002608:	6825      	ldr	r5, [r4, #0]
 800260a:	42aa      	cmp	r2, r5
 800260c:	d301      	bcc.n	8002612 <vListInsert+0x1c>
 800260e:	4623      	mov	r3, r4
 8002610:	e7f9      	b.n	8002606 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002616:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002618:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800261a:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800261c:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800261e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8002620:	3301      	adds	r3, #1
 8002622:	6003      	str	r3, [r0, #0]
 8002624:	bd30      	pop	{r4, r5, pc}

08002626 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002626:	6841      	ldr	r1, [r0, #4]
 8002628:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800262a:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800262c:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800262e:	6882      	ldr	r2, [r0, #8]
 8002630:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002632:	6859      	ldr	r1, [r3, #4]
 8002634:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002636:	bf08      	it	eq
 8002638:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800263a:	2200      	movs	r2, #0
 800263c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800263e:	6818      	ldr	r0, [r3, #0]
 8002640:	3801      	subs	r0, #1
 8002642:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8002644:	4770      	bx	lr
	...

08002648 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002648:	4806      	ldr	r0, [pc, #24]	; (8002664 <prvPortStartFirstTask+0x1c>)
 800264a:	6800      	ldr	r0, [r0, #0]
 800264c:	6800      	ldr	r0, [r0, #0]
 800264e:	f380 8808 	msr	MSP, r0
 8002652:	b662      	cpsie	i
 8002654:	b661      	cpsie	f
 8002656:	f3bf 8f4f 	dsb	sy
 800265a:	f3bf 8f6f 	isb	sy
 800265e:	df00      	svc	0
 8002660:	bf00      	nop
 8002662:	0000      	.short	0x0000
 8002664:	e000ed08 	.word	0xe000ed08

08002668 <pxPortInitialiseStack>:
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002668:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800266c:	e900 000a 	stmdb	r0, {r1, r3}
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002670:	4b03      	ldr	r3, [pc, #12]	; (8002680 <pxPortInitialiseStack+0x18>)
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002672:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002676:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 800267a:	3840      	subs	r0, #64	; 0x40
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	080026d1 	.word	0x080026d1

08002684 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002684:	4b07      	ldr	r3, [pc, #28]	; (80026a4 <pxCurrentTCBConst2>)
 8002686:	6819      	ldr	r1, [r3, #0]
 8002688:	6808      	ldr	r0, [r1, #0]
 800268a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800268e:	f380 8809 	msr	PSP, r0
 8002692:	f3bf 8f6f 	isb	sy
 8002696:	f04f 0000 	mov.w	r0, #0
 800269a:	f380 8811 	msr	BASEPRI, r0
 800269e:	f04e 0e0d 	orr.w	lr, lr, #13
 80026a2:	4770      	bx	lr

080026a4 <pxCurrentTCBConst2>:
 80026a4:	20002ae4 	.word	0x20002ae4

080026a8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80026a8:	4b04      	ldr	r3, [pc, #16]	; (80026bc <vPortYield+0x14>)
 80026aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026ae:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80026b0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80026b4:	f3bf 8f6f 	isb	sy
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000ed04 	.word	0xe000ed04

080026c0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
 80026c0:	f3ef 8011 	mrs	r0, BASEPRI
 80026c4:	f04f 0150 	mov.w	r1, #80	; 0x50
 80026c8:	f381 8811 	msr	BASEPRI, r1
 80026cc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
 80026ce:	2000      	movs	r0, #0

080026d0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80026d0:	b508      	push	{r3, lr}
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80026d2:	4b05      	ldr	r3, [pc, #20]	; (80026e8 <prvTaskExitError+0x18>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	3301      	adds	r3, #1
 80026d8:	d002      	beq.n	80026e0 <prvTaskExitError+0x10>
 80026da:	f7ff fff1 	bl	80026c0 <ulPortSetInterruptMask>
 80026de:	e7fe      	b.n	80026de <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
 80026e0:	f7ff ffee 	bl	80026c0 <ulPortSetInterruptMask>
 80026e4:	e7fe      	b.n	80026e4 <prvTaskExitError+0x14>
 80026e6:	bf00      	nop
 80026e8:	20000110 	.word	0x20000110

080026ec <vPortEnterCritical>:
	__asm volatile( "isb" );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80026ec:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 80026ee:	f7ff ffe7 	bl	80026c0 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 80026f2:	4a09      	ldr	r2, [pc, #36]	; (8002718 <vPortEnterCritical+0x2c>)
 80026f4:	6813      	ldr	r3, [r2, #0]
 80026f6:	3301      	adds	r3, #1
 80026f8:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 80026fa:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80026fe:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002702:	2b01      	cmp	r3, #1
 8002704:	d107      	bne.n	8002716 <vPortEnterCritical+0x2a>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002706:	4b05      	ldr	r3, [pc, #20]	; (800271c <vPortEnterCritical+0x30>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800270e:	d002      	beq.n	8002716 <vPortEnterCritical+0x2a>
 8002710:	f7ff ffd6 	bl	80026c0 <ulPortSetInterruptMask>
 8002714:	e7fe      	b.n	8002714 <vPortEnterCritical+0x28>
 8002716:	bd08      	pop	{r3, pc}
 8002718:	20000110 	.word	0x20000110
 800271c:	e000ed04 	.word	0xe000ed04

08002720 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
 8002720:	f380 8811 	msr	BASEPRI, r0
 8002724:	4770      	bx	lr
	...

08002728 <vPortExitCritical>:
	}
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002728:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting );
 800272a:	4b07      	ldr	r3, [pc, #28]	; (8002748 <vPortExitCritical+0x20>)
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	b910      	cbnz	r0, 8002736 <vPortExitCritical+0xe>
 8002730:	f7ff ffc6 	bl	80026c0 <ulPortSetInterruptMask>
 8002734:	e7fe      	b.n	8002734 <vPortExitCritical+0xc>
	uxCriticalNesting--;
 8002736:	3801      	subs	r0, #1
 8002738:	6018      	str	r0, [r3, #0]
	if( uxCriticalNesting == 0 )
 800273a:	b918      	cbnz	r0, 8002744 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
	}
}
 800273c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
	if( uxCriticalNesting == 0 )
	{
		portENABLE_INTERRUPTS();
 8002740:	f7ff bfee 	b.w	8002720 <vPortClearInterruptMask>
 8002744:	bd08      	pop	{r3, pc}
 8002746:	bf00      	nop
 8002748:	20000110 	.word	0x20000110

0800274c <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800274c:	f3ef 8009 	mrs	r0, PSP
 8002750:	f3bf 8f6f 	isb	sy
 8002754:	4b0d      	ldr	r3, [pc, #52]	; (800278c <pxCurrentTCBConst>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800275c:	6010      	str	r0, [r2, #0]
 800275e:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002762:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002766:	f380 8811 	msr	BASEPRI, r0
 800276a:	f000 fed5 	bl	8003518 <vTaskSwitchContext>
 800276e:	f04f 0000 	mov.w	r0, #0
 8002772:	f380 8811 	msr	BASEPRI, r0
 8002776:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800277a:	6819      	ldr	r1, [r3, #0]
 800277c:	6808      	ldr	r0, [r1, #0]
 800277e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002782:	f380 8809 	msr	PSP, r0
 8002786:	f3bf 8f6f 	isb	sy
 800278a:	4770      	bx	lr

0800278c <pxCurrentTCBConst>:
 800278c:	20002ae4 	.word	0x20002ae4

08002790 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002790:	b508      	push	{r3, lr}
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 8002792:	f7ff ff95 	bl	80026c0 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002796:	f000 fd3b 	bl	8003210 <xTaskIncrementTick>
 800279a:	b118      	cbz	r0, 80027a4 <xPortSysTickHandler+0x14>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800279c:	4b04      	ldr	r3, [pc, #16]	; (80027b0 <xPortSysTickHandler+0x20>)
 800279e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027a2:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 80027a4:	2000      	movs	r0, #0
}
 80027a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 80027aa:	f7ff bfb9 	b.w	8002720 <vPortClearInterruptMask>
 80027ae:	bf00      	nop
 80027b0:	e000ed04 	.word	0xe000ed04

080027b4 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80027b4:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80027b6:	4b3f      	ldr	r3, [pc, #252]	; (80028b4 <vPortSuppressTicksAndSleep+0x100>)
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80027b8:	b085      	sub	sp, #20
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80027ba:	681b      	ldr	r3, [r3, #0]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80027bc:	4a3e      	ldr	r2, [pc, #248]	; (80028b8 <vPortSuppressTicksAndSleep+0x104>)
	{
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80027be:	4298      	cmp	r0, r3
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80027c0:	9001      	str	r0, [sp, #4]
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 80027c2:	bf88      	it	hi
 80027c4:	9301      	strhi	r3, [sp, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80027c6:	6813      	ldr	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80027c8:	4d3c      	ldr	r5, [pc, #240]	; (80028bc <vPortSuppressTicksAndSleep+0x108>)

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80027ca:	f023 0301 	bic.w	r3, r3, #1
 80027ce:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80027d0:	9901      	ldr	r1, [sp, #4]
 80027d2:	6893      	ldr	r3, [r2, #8]
 80027d4:	682c      	ldr	r4, [r5, #0]
 80027d6:	3901      	subs	r1, #1
 80027d8:	fb04 3401 	mla	r4, r4, r1, r3
		if( ulReloadValue > ulStoppedTimerCompensation )
 80027dc:	4e38      	ldr	r6, [pc, #224]	; (80028c0 <vPortSuppressTicksAndSleep+0x10c>)
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80027de:	3208      	adds	r2, #8
		if( ulReloadValue > ulStoppedTimerCompensation )
 80027e0:	6833      	ldr	r3, [r6, #0]
 80027e2:	4617      	mov	r7, r2
 80027e4:	429c      	cmp	r4, r3
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 80027e6:	bf88      	it	hi
 80027e8:	1ae4      	subhi	r4, r4, r3
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" );
 80027ea:	b672      	cpsid	i

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 80027ec:	f000 ff8c 	bl	8003708 <eTaskConfirmSleepModeStatus>
 80027f0:	4b31      	ldr	r3, [pc, #196]	; (80028b8 <vPortSuppressTicksAndSleep+0x104>)
 80027f2:	4a34      	ldr	r2, [pc, #208]	; (80028c4 <vPortSuppressTicksAndSleep+0x110>)
 80027f4:	b950      	cbnz	r0, 800280c <vPortSuppressTicksAndSleep+0x58>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80027f6:	6839      	ldr	r1, [r7, #0]
 80027f8:	6011      	str	r1, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80027fa:	6819      	ldr	r1, [r3, #0]
 80027fc:	f041 0101 	orr.w	r1, r1, #1
 8002800:	6019      	str	r1, [r3, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8002802:	682b      	ldr	r3, [r5, #0]
 8002804:	3b01      	subs	r3, #1
 8002806:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 8002808:	b662      	cpsie	i
 800280a:	e050      	b.n	80028ae <vPortSuppressTicksAndSleep+0xfa>
		}
		else
		{
			/* Set the new reload value. */
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800280c:	6014      	str	r4, [r2, #0]

			/* Clear the SysTick count flag and set the count value back to
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800280e:	4a2e      	ldr	r2, [pc, #184]	; (80028c8 <vPortSuppressTicksAndSleep+0x114>)
 8002810:	2100      	movs	r1, #0
 8002812:	6011      	str	r1, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8002814:	681a      	ldr	r2, [r3, #0]
			/* Sleep until something happens.  configPRE_SLEEP_PROCESSING() can
			set its parameter to 0 to indicate that its implementation contains
			its own wait for interrupt or wait for event instruction, and so wfi
			should not be executed again.  However, the original expected idle
			time variable must remain unmodified, so a copy is taken. */
			xModifiableIdleTime = xExpectedIdleTime;
 8002816:	a804      	add	r0, sp, #16
			/* Clear the SysTick count flag and set the count value back to
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8002818:	f042 0201 	orr.w	r2, r2, #1
 800281c:	601a      	str	r2, [r3, #0]
			/* Sleep until something happens.  configPRE_SLEEP_PROCESSING() can
			set its parameter to 0 to indicate that its implementation contains
			its own wait for interrupt or wait for event instruction, and so wfi
			should not be executed again.  However, the original expected idle
			time variable must remain unmodified, so a copy is taken. */
			xModifiableIdleTime = xExpectedIdleTime;
 800281e:	9b01      	ldr	r3, [sp, #4]
 8002820:	f840 3d04 	str.w	r3, [r0, #-4]!
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 8002824:	f001 f83a 	bl	800389c <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 8002828:	9b03      	ldr	r3, [sp, #12]
 800282a:	b123      	cbz	r3, 8002836 <vPortSuppressTicksAndSleep+0x82>
			{
				__asm volatile( "dsb" );
 800282c:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8002830:	bf30      	wfi
				__asm volatile( "isb" );
 8002832:	f3bf 8f6f 	isb	sy
			}
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 8002836:	a801      	add	r0, sp, #4
 8002838:	f001 f831 	bl	800389e <PostSleepProcessing>

			/* Stop SysTick.  Again, the time the SysTick is stopped for is
			accounted for as best it can be, but using the tickless mode will
			inevitably result in some tiny drift of the time maintained by the
			kernel with respect to calendar time. */
			ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
 800283c:	4a1e      	ldr	r2, [pc, #120]	; (80028b8 <vPortSuppressTicksAndSleep+0x104>)
 800283e:	6813      	ldr	r3, [r2, #0]
			portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
 8002840:	f023 0101 	bic.w	r1, r3, #1
 8002844:	6011      	str	r1, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 8002846:	b662      	cpsie	i

			if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8002848:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800284c:	491e      	ldr	r1, [pc, #120]	; (80028c8 <vPortSuppressTicksAndSleep+0x114>)
 800284e:	d00f      	beq.n	8002870 <vPortSuppressTicksAndSleep+0xbc>

				/* The tick interrupt has already executed, and the SysTick
				count reloaded with ulReloadValue.  Reset the
				portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
				period. */
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8002850:	680b      	ldr	r3, [r1, #0]
 8002852:	682a      	ldr	r2, [r5, #0]

				/* Don't allow a tiny value, or values that have somehow
				underflowed because the post sleep hook did something
				that took too long. */
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8002854:	6831      	ldr	r1, [r6, #0]

				/* The tick interrupt has already executed, and the SysTick
				count reloaded with ulReloadValue.  Reset the
				portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
				period. */
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8002856:	4413      	add	r3, r2
 8002858:	3b01      	subs	r3, #1
 800285a:	1b1b      	subs	r3, r3, r4

				/* Don't allow a tiny value, or values that have somehow
				underflowed because the post sleep hook did something
				that took too long. */
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800285c:	428b      	cmp	r3, r1
 800285e:	d301      	bcc.n	8002864 <vPortSuppressTicksAndSleep+0xb0>
 8002860:	429a      	cmp	r2, r3
 8002862:	d200      	bcs.n	8002866 <vPortSuppressTicksAndSleep+0xb2>
				{
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8002864:	1e53      	subs	r3, r2, #1
				}

				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8002866:	4a17      	ldr	r2, [pc, #92]	; (80028c4 <vPortSuppressTicksAndSleep+0x110>)
 8002868:	6013      	str	r3, [r2, #0]
				/* The tick interrupt handler will already have pended the tick
				processing in the kernel.  As the pending tick will be
				processed as soon as this function exits, the tick value
				maintained by the tick is stepped forward by one less than the
				time spent waiting. */
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800286a:	9c01      	ldr	r4, [sp, #4]
 800286c:	3c01      	subs	r4, #1
 800286e:	e00b      	b.n	8002888 <vPortSuppressTicksAndSleep+0xd4>
			{
				/* Something other than the tick interrupt ended the sleep.
				Work out how long the sleep lasted rounded to complete tick
				periods (not the ulReload value which accounted for part
				ticks). */
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8002870:	682b      	ldr	r3, [r5, #0]
 8002872:	680a      	ldr	r2, [r1, #0]
 8002874:	9901      	ldr	r1, [sp, #4]
 8002876:	4359      	muls	r1, r3
 8002878:	1a8a      	subs	r2, r1, r2

				/* How many complete tick periods passed while the processor
				was waiting? */
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800287a:	fbb2 f4f3 	udiv	r4, r2, r3

				/* The reload value is set to whatever fraction of a single tick
				period remains. */
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800287e:	fb04 3303 	mla	r3, r4, r3, r3
 8002882:	1a9b      	subs	r3, r3, r2
 8002884:	4a0f      	ldr	r2, [pc, #60]	; (80028c4 <vPortSuppressTicksAndSleep+0x110>)
 8002886:	6013      	str	r3, [r2, #0]
			/* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
			again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
			value.  The critical section is used to ensure the tick interrupt
			can only execute once in the case that the reload register is near
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002888:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <vPortSuppressTicksAndSleep+0x114>)
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
			portENTER_CRITICAL();
 800288e:	f7ff ff2d 	bl	80026ec <vPortEnterCritical>
			{
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8002892:	4a09      	ldr	r2, [pc, #36]	; (80028b8 <vPortSuppressTicksAndSleep+0x104>)
				vTaskStepTick( ulCompleteTickPeriods );
 8002894:	4620      	mov	r0, r4
			can only execute once in the case that the reload register is near
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
			portENTER_CRITICAL();
			{
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8002896:	6813      	ldr	r3, [r2, #0]
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6013      	str	r3, [r2, #0]
				vTaskStepTick( ulCompleteTickPeriods );
 800289e:	f000 fca3 	bl	80031e8 <vTaskStepTick>
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80028a2:	682b      	ldr	r3, [r5, #0]
 80028a4:	4a07      	ldr	r2, [pc, #28]	; (80028c4 <vPortSuppressTicksAndSleep+0x110>)
 80028a6:	3b01      	subs	r3, #1
 80028a8:	6013      	str	r3, [r2, #0]
			}
			portEXIT_CRITICAL();
 80028aa:	f7ff ff3d 	bl	8002728 <vPortExitCritical>
		}
	}
 80028ae:	b005      	add	sp, #20
 80028b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028b2:	bf00      	nop
 80028b4:	200001fc 	.word	0x200001fc
 80028b8:	e000e010 	.word	0xe000e010
 80028bc:	200001ec 	.word	0x200001ec
 80028c0:	200001f0 	.word	0x200001f0
 80028c4:	e000e014 	.word	0xe000e014
 80028c8:	e000e018 	.word	0xe000e018

080028cc <vPortSetupTimerInterrupt>:
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 80028cc:	4b0d      	ldr	r3, [pc, #52]	; (8002904 <vPortSetupTimerInterrupt+0x38>)
 80028ce:	490e      	ldr	r1, [pc, #56]	; (8002908 <vPortSetupTimerInterrupt+0x3c>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028da:	600b      	str	r3, [r1, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 80028dc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80028e0:	fbb1 f1f3 	udiv	r1, r1, r3
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 80028e4:	fbb2 f2f2 	udiv	r2, r2, r2
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 80028e8:	4808      	ldr	r0, [pc, #32]	; (800290c <vPortSetupTimerInterrupt+0x40>)
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80028ea:	3b01      	subs	r3, #1
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 80028ec:	6001      	str	r1, [r0, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 80028ee:	212d      	movs	r1, #45	; 0x2d
 80028f0:	fbb1 f2f2 	udiv	r2, r1, r2
 80028f4:	4906      	ldr	r1, [pc, #24]	; (8002910 <vPortSetupTimerInterrupt+0x44>)
 80028f6:	600a      	str	r2, [r1, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80028f8:	4a06      	ldr	r2, [pc, #24]	; (8002914 <vPortSetupTimerInterrupt+0x48>)
 80028fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80028fc:	4b06      	ldr	r3, [pc, #24]	; (8002918 <vPortSetupTimerInterrupt+0x4c>)
 80028fe:	2207      	movs	r2, #7
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	4770      	bx	lr
 8002904:	20000114 	.word	0x20000114
 8002908:	200001ec 	.word	0x200001ec
 800290c:	200001fc 	.word	0x200001fc
 8002910:	200001f0 	.word	0x200001f0
 8002914:	e000e014 	.word	0xe000e014
 8002918:	e000e010 	.word	0xe000e010

0800291c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800291c:	b513      	push	{r0, r1, r4, lr}
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800291e:	4b1f      	ldr	r3, [pc, #124]	; (800299c <xPortStartScheduler+0x80>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002920:	2100      	movs	r1, #0
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002922:	781a      	ldrb	r2, [r3, #0]
 8002924:	b2d2      	uxtb	r2, r2
 8002926:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002928:	22ff      	movs	r2, #255	; 0xff
 800292a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800292c:	781b      	ldrb	r3, [r3, #0]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800292e:	4a1c      	ldr	r2, [pc, #112]	; (80029a0 <xPortStartScheduler+0x84>)
		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002930:	b2db      	uxtb	r3, r3
 8002932:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002936:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800293a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800293e:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002940:	4b18      	ldr	r3, [pc, #96]	; (80029a4 <xPortStartScheduler+0x88>)
 8002942:	2207      	movs	r2, #7
 8002944:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002946:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800294a:	1e54      	subs	r4, r2, #1
 800294c:	0600      	lsls	r0, r0, #24
 800294e:	d508      	bpl.n	8002962 <xPortStartScheduler+0x46>
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002950:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002954:	2101      	movs	r1, #1
 8002956:	0052      	lsls	r2, r2, #1
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	f88d 2003 	strb.w	r2, [sp, #3]
 800295e:	4622      	mov	r2, r4
 8002960:	e7f1      	b.n	8002946 <xPortStartScheduler+0x2a>
 8002962:	b101      	cbz	r1, 8002966 <xPortStartScheduler+0x4a>
 8002964:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	0212      	lsls	r2, r2, #8
 800296a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800296e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002970:	9b01      	ldr	r3, [sp, #4]
 8002972:	4a0a      	ldr	r2, [pc, #40]	; (800299c <xPortStartScheduler+0x80>)
 8002974:	b2db      	uxtb	r3, r3
 8002976:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <xPortStartScheduler+0x8c>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002980:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8002988:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800298a:	f7ff ff9f 	bl	80028cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800298e:	4b07      	ldr	r3, [pc, #28]	; (80029ac <xPortStartScheduler+0x90>)
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002994:	f7ff fe58 	bl	8002648 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8002998:	f7ff fe9a 	bl	80026d0 <prvTaskExitError>
 800299c:	e000e400 	.word	0xe000e400
 80029a0:	200001f4 	.word	0x200001f4
 80029a4:	200001f8 	.word	0x200001f8
 80029a8:	e000ed20 	.word	0xe000ed20
 80029ac:	20000110 	.word	0x20000110

080029b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80029b0:	b508      	push	{r3, lr}
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80029b2:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80029b6:	2b0f      	cmp	r3, #15
 80029b8:	d908      	bls.n	80029cc <vPortValidateInterruptPriority+0x1c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80029ba:	4a0a      	ldr	r2, [pc, #40]	; (80029e4 <vPortValidateInterruptPriority+0x34>)
 80029bc:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80029be:	4a0a      	ldr	r2, [pc, #40]	; (80029e8 <vPortValidateInterruptPriority+0x38>)
 80029c0:	7812      	ldrb	r2, [r2, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d902      	bls.n	80029cc <vPortValidateInterruptPriority+0x1c>
 80029c6:	f7ff fe7b 	bl	80026c0 <ulPortSetInterruptMask>
 80029ca:	e7fe      	b.n	80029ca <vPortValidateInterruptPriority+0x1a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80029cc:	4b07      	ldr	r3, [pc, #28]	; (80029ec <vPortValidateInterruptPriority+0x3c>)
 80029ce:	4a08      	ldr	r2, [pc, #32]	; (80029f0 <vPortValidateInterruptPriority+0x40>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6812      	ldr	r2, [r2, #0]
 80029d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80029d8:	4293      	cmp	r3, r2
 80029da:	d902      	bls.n	80029e2 <vPortValidateInterruptPriority+0x32>
 80029dc:	f7ff fe70 	bl	80026c0 <ulPortSetInterruptMask>
 80029e0:	e7fe      	b.n	80029e0 <vPortValidateInterruptPriority+0x30>
 80029e2:	bd08      	pop	{r3, pc}
 80029e4:	e000e3f0 	.word	0xe000e3f0
 80029e8:	200001f4 	.word	0x200001f4
 80029ec:	e000ed0c 	.word	0xe000ed0c
 80029f0:	200001f8 	.word	0x200001f8

080029f4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80029f4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80029f6:	4b0f      	ldr	r3, [pc, #60]	; (8002a34 <prvInsertBlockIntoFreeList+0x40>)
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	4282      	cmp	r2, r0
 80029fc:	d201      	bcs.n	8002a02 <prvInsertBlockIntoFreeList+0xe>
 80029fe:	4613      	mov	r3, r2
 8002a00:	e7fa      	b.n	80029f8 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002a02:	6859      	ldr	r1, [r3, #4]
 8002a04:	185c      	adds	r4, r3, r1
 8002a06:	42a0      	cmp	r0, r4
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002a08:	bf01      	itttt	eq
 8002a0a:	6840      	ldreq	r0, [r0, #4]
 8002a0c:	1809      	addeq	r1, r1, r0
 8002a0e:	4618      	moveq	r0, r3
 8002a10:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002a12:	6841      	ldr	r1, [r0, #4]
 8002a14:	1844      	adds	r4, r0, r1
 8002a16:	42a2      	cmp	r2, r4
 8002a18:	d107      	bne.n	8002a2a <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002a1a:	4c07      	ldr	r4, [pc, #28]	; (8002a38 <prvInsertBlockIntoFreeList+0x44>)
 8002a1c:	6824      	ldr	r4, [r4, #0]
 8002a1e:	42a2      	cmp	r2, r4
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002a20:	bf1f      	itttt	ne
 8002a22:	6854      	ldrne	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002a24:	6812      	ldrne	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002a26:	1909      	addne	r1, r1, r4
 8002a28:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002a2a:	4298      	cmp	r0, r3
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002a2c:	6002      	str	r2, [r0, #0]
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002a2e:	bf18      	it	ne
 8002a30:	6018      	strne	r0, [r3, #0]
 8002a32:	bd10      	pop	{r4, pc}
 8002a34:	20000208 	.word	0x20000208
 8002a38:	20000204 	.word	0x20000204

08002a3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a40:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8002a42:	f000 fbc9 	bl	80031d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002a46:	493c      	ldr	r1, [pc, #240]	; (8002b38 <pvPortMalloc+0xfc>)
 8002a48:	4d3c      	ldr	r5, [pc, #240]	; (8002b3c <pvPortMalloc+0x100>)
 8002a4a:	680b      	ldr	r3, [r1, #0]
 8002a4c:	bb0b      	cbnz	r3, 8002a92 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002a4e:	4a3c      	ldr	r2, [pc, #240]	; (8002b40 <pvPortMalloc+0x104>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002a50:	0756      	lsls	r6, r2, #29
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002a52:	bf1f      	itttt	ne
 8002a54:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a56:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002a5a:	f502 5320 	addne.w	r3, r2, #10240	; 0x2800
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a5e:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002a60:	bf14      	ite	ne
 8002a62:	1a1b      	subne	r3, r3, r0
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002a64:	f44f 5320 	moveq.w	r3, #10240	; 0x2800
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002a68:	4413      	add	r3, r2

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002a6a:	4e36      	ldr	r6, [pc, #216]	; (8002b44 <pvPortMalloc+0x108>)
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 8002a6c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a6e:	f023 0307 	bic.w	r3, r3, #7
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 8002a72:	2000      	movs	r0, #0
 8002a74:	6070      	str	r0, [r6, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002a76:	6032      	str	r2, [r6, #0]
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 8002a78:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002a7a:	6018      	str	r0, [r3, #0]
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 8002a7c:	600b      	str	r3, [r1, #0]
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002a7e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002a80:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002a82:	4b31      	ldr	r3, [pc, #196]	; (8002b48 <pvPortMalloc+0x10c>)
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002a84:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002a86:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002a88:	4b30      	ldr	r3, [pc, #192]	; (8002b4c <pvPortMalloc+0x110>)
 8002a8a:	6018      	str	r0, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002a8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002a90:	602b      	str	r3, [r5, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002a92:	682f      	ldr	r7, [r5, #0]
 8002a94:	4227      	tst	r7, r4
 8002a96:	d140      	bne.n	8002b1a <pvPortMalloc+0xde>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002a98:	2c00      	cmp	r4, #0
 8002a9a:	d03f      	beq.n	8002b1c <pvPortMalloc+0xe0>
			{
				xWantedSize += xHeapStructSize;
 8002a9c:	f104 0308 	add.w	r3, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002aa0:	0758      	lsls	r0, r3, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002aa2:	bf1c      	itt	ne
 8002aa4:	f023 0307 	bicne.w	r3, r3, #7
 8002aa8:	3308      	addne	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d033      	beq.n	8002b16 <pvPortMalloc+0xda>
 8002aae:	4a27      	ldr	r2, [pc, #156]	; (8002b4c <pvPortMalloc+0x110>)
 8002ab0:	6816      	ldr	r6, [r2, #0]
 8002ab2:	4690      	mov	r8, r2
 8002ab4:	42b3      	cmp	r3, r6
 8002ab6:	d830      	bhi.n	8002b1a <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8002ab8:	4a22      	ldr	r2, [pc, #136]	; (8002b44 <pvPortMalloc+0x108>)
 8002aba:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002abc:	6868      	ldr	r0, [r5, #4]
 8002abe:	4283      	cmp	r3, r0
 8002ac0:	d803      	bhi.n	8002aca <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002ac2:	6809      	ldr	r1, [r1, #0]
 8002ac4:	428d      	cmp	r5, r1
 8002ac6:	d106      	bne.n	8002ad6 <pvPortMalloc+0x9a>
 8002ac8:	e027      	b.n	8002b1a <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002aca:	682c      	ldr	r4, [r5, #0]
 8002acc:	2c00      	cmp	r4, #0
 8002ace:	d0f8      	beq.n	8002ac2 <pvPortMalloc+0x86>
 8002ad0:	462a      	mov	r2, r5
 8002ad2:	4625      	mov	r5, r4
 8002ad4:	e7f2      	b.n	8002abc <pvPortMalloc+0x80>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002ad6:	6829      	ldr	r1, [r5, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002ad8:	6814      	ldr	r4, [r2, #0]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002ada:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002adc:	1ac2      	subs	r2, r0, r3
 8002ade:	2a10      	cmp	r2, #16
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002ae0:	f104 0408 	add.w	r4, r4, #8
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002ae4:	d909      	bls.n	8002afa <pvPortMalloc+0xbe>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002ae6:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002ae8:	0741      	lsls	r1, r0, #29
 8002aea:	d002      	beq.n	8002af2 <pvPortMalloc+0xb6>
 8002aec:	f7ff fde8 	bl	80026c0 <ulPortSetInterruptMask>
 8002af0:	e7fe      	b.n	8002af0 <pvPortMalloc+0xb4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002af2:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002af4:	606b      	str	r3, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002af6:	f7ff ff7d 	bl	80029f4 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002afa:	4913      	ldr	r1, [pc, #76]	; (8002b48 <pvPortMalloc+0x10c>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002afc:	686a      	ldr	r2, [r5, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002afe:	6808      	ldr	r0, [r1, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002b00:	1ab3      	subs	r3, r6, r2

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002b02:	4283      	cmp	r3, r0
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002b04:	f8c8 3000 	str.w	r3, [r8]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002b08:	bf38      	it	cc
 8002b0a:	600b      	strcc	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002b0c:	4317      	orrs	r7, r2
					pxBlock->pxNextFreeBlock = NULL;
 8002b0e:	2300      	movs	r3, #0
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002b10:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002b12:	602b      	str	r3, [r5, #0]
 8002b14:	e002      	b.n	8002b1c <pvPortMalloc+0xe0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002b16:	461c      	mov	r4, r3
 8002b18:	e000      	b.n	8002b1c <pvPortMalloc+0xe0>
 8002b1a:	2400      	movs	r4, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002b1c:	f000 fc12 	bl	8003344 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8002b20:	b90c      	cbnz	r4, 8002b26 <pvPortMalloc+0xea>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8002b22:	f000 feba 	bl	800389a <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002b26:	0763      	lsls	r3, r4, #29
 8002b28:	d002      	beq.n	8002b30 <pvPortMalloc+0xf4>
 8002b2a:	f7ff fdc9 	bl	80026c0 <ulPortSetInterruptMask>
 8002b2e:	e7fe      	b.n	8002b2e <pvPortMalloc+0xf2>
	return pvReturn;
}
 8002b30:	4620      	mov	r0, r4
 8002b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b36:	bf00      	nop
 8002b38:	20000204 	.word	0x20000204
 8002b3c:	20002a10 	.word	0x20002a10
 8002b40:	20000210 	.word	0x20000210
 8002b44:	20000208 	.word	0x20000208
 8002b48:	20002a14 	.word	0x20002a14
 8002b4c:	20000200 	.word	0x20000200

08002b50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002b50:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8002b52:	4604      	mov	r4, r0
 8002b54:	b310      	cbz	r0, 8002b9c <vPortFree+0x4c>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002b56:	4a12      	ldr	r2, [pc, #72]	; (8002ba0 <vPortFree+0x50>)
 8002b58:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8002b5c:	6812      	ldr	r2, [r2, #0]
 8002b5e:	4213      	tst	r3, r2
 8002b60:	d102      	bne.n	8002b68 <vPortFree+0x18>
 8002b62:	f7ff fdad 	bl	80026c0 <ulPortSetInterruptMask>
 8002b66:	e7fe      	b.n	8002b66 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002b68:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002b6c:	b111      	cbz	r1, 8002b74 <vPortFree+0x24>
 8002b6e:	f7ff fda7 	bl	80026c0 <ulPortSetInterruptMask>
 8002b72:	e7fe      	b.n	8002b72 <vPortFree+0x22>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002b74:	ea23 0302 	bic.w	r3, r3, r2
 8002b78:	f840 3c04 	str.w	r3, [r0, #-4]

				vTaskSuspendAll();
 8002b7c:	f000 fb2c 	bl	80031d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002b80:	4a08      	ldr	r2, [pc, #32]	; (8002ba4 <vPortFree+0x54>)
 8002b82:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8002b86:	6813      	ldr	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b88:	f1a4 0008 	sub.w	r0, r4, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002b8c:	440b      	add	r3, r1
 8002b8e:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b90:	f7ff ff30 	bl	80029f4 <prvInsertBlockIntoFreeList>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
				}
				( void ) xTaskResumeAll();
 8002b98:	f000 bbd4 	b.w	8003344 <xTaskResumeAll>
 8002b9c:	bd10      	pop	{r4, pc}
 8002b9e:	bf00      	nop
 8002ba0:	20002a10 	.word	0x20002a10
 8002ba4:	20000200 	.word	0x20000200

08002ba8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002ba8:	b538      	push	{r3, r4, r5, lr}
 8002baa:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002bac:	6c02      	ldr	r2, [r0, #64]	; 0x40

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002bae:	4604      	mov	r4, r0
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002bb0:	b932      	cbnz	r2, 8002bc0 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002bb2:	6805      	ldr	r5, [r0, #0]
 8002bb4:	bb45      	cbnz	r5, 8002c08 <prvCopyDataToQueue+0x60>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002bb6:	6840      	ldr	r0, [r0, #4]
 8002bb8:	f000 fe1a 	bl	80037f0 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8002bbc:	6065      	str	r5, [r4, #4]
 8002bbe:	e024      	b.n	8002c0a <prvCopyDataToQueue+0x62>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002bc0:	b96d      	cbnz	r5, 8002bde <prvCopyDataToQueue+0x36>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002bc2:	6880      	ldr	r0, [r0, #8]
 8002bc4:	f001 fb3c 	bl	8004240 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002bc8:	68a2      	ldr	r2, [r4, #8]
 8002bca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002bcc:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bce:	6862      	ldr	r2, [r4, #4]
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002bd0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d318      	bcc.n	8002c08 <prvCopyDataToQueue+0x60>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bd6:	6823      	ldr	r3, [r4, #0]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8002bd8:	4628      	mov	r0, r5
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bda:	60a3      	str	r3, [r4, #8]
 8002bdc:	e015      	b.n	8002c0a <prvCopyDataToQueue+0x62>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bde:	68c0      	ldr	r0, [r0, #12]
 8002be0:	f001 fb2e 	bl	8004240 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002be4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002be6:	68e2      	ldr	r2, [r4, #12]
 8002be8:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bea:	6821      	ldr	r1, [r4, #0]
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002bec:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bee:	428a      	cmp	r2, r1
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002bf0:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002bf2:	bf3e      	ittt	cc
 8002bf4:	6862      	ldrcc	r2, [r4, #4]
 8002bf6:	189b      	addcc	r3, r3, r2
 8002bf8:	60e3      	strcc	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002bfa:	2d02      	cmp	r5, #2
 8002bfc:	d104      	bne.n	8002c08 <prvCopyDataToQueue+0x60>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002bfe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c00:	b113      	cbz	r3, 8002c08 <prvCopyDataToQueue+0x60>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8002c02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c04:	3b01      	subs	r3, #1
 8002c06:	63a3      	str	r3, [r4, #56]	; 0x38
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8002c08:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8002c0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
 8002c10:	bd38      	pop	{r3, r4, r5, pc}

08002c12 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002c12:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002c14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002c16:	b410      	push	{r4}
 8002c18:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002c1a:	b162      	cbz	r2, 8002c36 <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002c1c:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c1e:	685c      	ldr	r4, [r3, #4]

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002c20:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c22:	42a1      	cmp	r1, r4

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002c24:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002c26:	bf28      	it	cs
 8002c28:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 8002c2a:	bc10      	pop	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002c2c:	bf28      	it	cs
 8002c2e:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002c30:	68d9      	ldr	r1, [r3, #12]
 8002c32:	f001 bb05 	b.w	8004240 <memcpy>
	}
}
 8002c36:	bc10      	pop	{r4}
 8002c38:	4770      	bx	lr

08002c3a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c3a:	b538      	push	{r3, r4, r5, lr}
 8002c3c:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002c3e:	f7ff fd55 	bl	80026ec <vPortEnterCritical>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c42:	f104 0524 	add.w	r5, r4, #36	; 0x24
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8002c46:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	dd0b      	ble.n	8002c64 <prvUnlockQueue+0x2a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c4e:	b14b      	cbz	r3, 8002c64 <prvUnlockQueue+0x2a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c50:	4628      	mov	r0, r5
 8002c52:	f000 fcd7 	bl	8003604 <xTaskRemoveFromEventList>
 8002c56:	b108      	cbz	r0, 8002c5c <prvUnlockQueue+0x22>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 8002c58:	f000 fd50 	bl	80036fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 8002c5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	64a3      	str	r3, [r4, #72]	; 0x48
 8002c62:	e7f0      	b.n	8002c46 <prvUnlockQueue+0xc>
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8002c64:	f04f 33ff 	mov.w	r3, #4294967295
 8002c68:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 8002c6a:	f7ff fd5d 	bl	8002728 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002c6e:	f7ff fd3d 	bl	80026ec <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c72:	f104 0510 	add.w	r5, r4, #16
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8002c76:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	dd0b      	ble.n	8002c94 <prvUnlockQueue+0x5a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c7c:	6923      	ldr	r3, [r4, #16]
 8002c7e:	b14b      	cbz	r3, 8002c94 <prvUnlockQueue+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c80:	4628      	mov	r0, r5
 8002c82:	f000 fcbf 	bl	8003604 <xTaskRemoveFromEventList>
 8002c86:	b108      	cbz	r0, 8002c8c <prvUnlockQueue+0x52>
				{
					vTaskMissedYield();
 8002c88:	f000 fd38 	bl	80036fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 8002c8c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	6463      	str	r3, [r4, #68]	; 0x44
 8002c92:	e7f0      	b.n	8002c76 <prvUnlockQueue+0x3c>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 8002c94:	f04f 33ff 	mov.w	r3, #4294967295
 8002c98:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8002c9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
	}
	taskEXIT_CRITICAL();
 8002c9e:	f7ff bd43 	b.w	8002728 <vPortExitCritical>

08002ca2 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002ca2:	b538      	push	{r3, r4, r5, lr}
 8002ca4:	460d      	mov	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	b910      	cbnz	r0, 8002cb0 <xQueueGenericReset+0xe>
 8002caa:	f7ff fd09 	bl	80026c0 <ulPortSetInterruptMask>
 8002cae:	e7fe      	b.n	8002cae <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 8002cb0:	f7ff fd1c 	bl	80026ec <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002cb4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002cb6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002cb8:	6822      	ldr	r2, [r4, #0]
 8002cba:	4343      	muls	r3, r0
 8002cbc:	18d1      	adds	r1, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002cbe:	1a1b      	subs	r3, r3, r0
 8002cc0:	4413      	add	r3, r2

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002cc2:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002cc4:	60e3      	str	r3, [r4, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002cc6:	2100      	movs	r1, #0
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 8002cc8:	f04f 33ff 	mov.w	r3, #4294967295
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ccc:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002cce:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 8002cd0:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8002cd2:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8002cd4:	b955      	cbnz	r5, 8002cec <xQueueGenericReset+0x4a>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cd6:	6923      	ldr	r3, [r4, #16]
 8002cd8:	b183      	cbz	r3, 8002cfc <xQueueGenericReset+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8002cda:	f104 0010 	add.w	r0, r4, #16
 8002cde:	f000 fc91 	bl	8003604 <xTaskRemoveFromEventList>
 8002ce2:	2801      	cmp	r0, #1
 8002ce4:	d10a      	bne.n	8002cfc <xQueueGenericReset+0x5a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002ce6:	f7ff fcdf 	bl	80026a8 <vPortYield>
 8002cea:	e007      	b.n	8002cfc <xQueueGenericReset+0x5a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002cec:	f104 0010 	add.w	r0, r4, #16
 8002cf0:	f7ff fc67 	bl	80025c2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002cf4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002cf8:	f7ff fc63 	bl	80025c2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002cfc:	f7ff fd14 	bl	8002728 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8002d00:	2001      	movs	r0, #1
 8002d02:	bd38      	pop	{r3, r4, r5, pc}

08002d04 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 8002d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d06:	460d      	mov	r5, r1
 8002d08:	4617      	mov	r7, r2

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d0a:	4606      	mov	r6, r0
 8002d0c:	b910      	cbnz	r0, 8002d14 <xQueueGenericCreate+0x10>
 8002d0e:	f7ff fcd7 	bl	80026c0 <ulPortSetInterruptMask>
 8002d12:	e7fe      	b.n	8002d12 <xQueueGenericCreate+0xe>

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002d14:	b111      	cbz	r1, 8002d1c <xQueueGenericCreate+0x18>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d16:	4348      	muls	r0, r1
 8002d18:	3001      	adds	r0, #1
 8002d1a:	e000      	b.n	8002d1e <xQueueGenericCreate+0x1a>
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 8002d1c:	4608      	mov	r0, r1
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002d1e:	3054      	adds	r0, #84	; 0x54
 8002d20:	f7ff fe8c 	bl	8002a3c <pvPortMalloc>

	if( pxNewQueue != NULL )
 8002d24:	4604      	mov	r4, r0
 8002d26:	b130      	cbz	r0, 8002d36 <xQueueGenericCreate+0x32>
	{
		if( uxItemSize == ( UBaseType_t ) 0 )
 8002d28:	b90d      	cbnz	r5, 8002d2e <xQueueGenericCreate+0x2a>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002d2a:	6020      	str	r0, [r4, #0]
 8002d2c:	e006      	b.n	8002d3c <xQueueGenericCreate+0x38>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002d2e:	f100 0354 	add.w	r3, r0, #84	; 0x54
 8002d32:	6003      	str	r3, [r0, #0]
 8002d34:	e002      	b.n	8002d3c <xQueueGenericCreate+0x38>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002d36:	f7ff fcc3 	bl	80026c0 <ulPortSetInterruptMask>
 8002d3a:	e7fe      	b.n	8002d3a <xQueueGenericCreate+0x36>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 8002d3c:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 8002d3e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002d40:	2101      	movs	r1, #1
 8002d42:	4620      	mov	r0, r4
 8002d44:	f7ff ffad 	bl	8002ca2 <xQueueGenericReset>

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
 8002d48:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
	}

	configASSERT( xReturn );

	return xReturn;
}
 8002d4c:	4620      	mov	r0, r4
 8002d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002d50 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d54:	460e      	mov	r6, r1
 8002d56:	4690      	mov	r8, r2
 8002d58:	461d      	mov	r5, r3
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8002d5a:	4604      	mov	r4, r0
 8002d5c:	b910      	cbnz	r0, 8002d64 <xQueueGenericSendFromISR+0x14>
 8002d5e:	f7ff fcaf 	bl	80026c0 <ulPortSetInterruptMask>
 8002d62:	e7fe      	b.n	8002d62 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d64:	b921      	cbnz	r1, 8002d70 <xQueueGenericSendFromISR+0x20>
 8002d66:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002d68:	b113      	cbz	r3, 8002d70 <xQueueGenericSendFromISR+0x20>
 8002d6a:	f7ff fca9 	bl	80026c0 <ulPortSetInterruptMask>
 8002d6e:	e7fe      	b.n	8002d6e <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d70:	2d02      	cmp	r5, #2
 8002d72:	d105      	bne.n	8002d80 <xQueueGenericSendFromISR+0x30>
 8002d74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d002      	beq.n	8002d80 <xQueueGenericSendFromISR+0x30>
 8002d7a:	f7ff fca1 	bl	80026c0 <ulPortSetInterruptMask>
 8002d7e:	e7fe      	b.n	8002d7e <xQueueGenericSendFromISR+0x2e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d80:	f7ff fe16 	bl	80029b0 <vPortValidateInterruptPriority>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d84:	f7ff fc9c 	bl	80026c0 <ulPortSetInterruptMask>
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d88:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002d8a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d8c:	4607      	mov	r7, r0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d301      	bcc.n	8002d96 <xQueueGenericSendFromISR+0x46>
 8002d92:	2d02      	cmp	r5, #2
 8002d94:	d11a      	bne.n	8002dcc <xQueueGenericSendFromISR+0x7c>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d96:	462a      	mov	r2, r5
 8002d98:	4631      	mov	r1, r6
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	f7ff ff04 	bl	8002ba8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8002da0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002da2:	3301      	adds	r3, #1
 8002da4:	d10d      	bne.n	8002dc2 <xQueueGenericSendFromISR+0x72>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002da8:	b173      	cbz	r3, 8002dc8 <xQueueGenericSendFromISR+0x78>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002daa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002dae:	f000 fc29 	bl	8003604 <xTaskRemoveFromEventList>
 8002db2:	b148      	cbz	r0, 8002dc8 <xQueueGenericSendFromISR+0x78>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002db4:	f1b8 0f00 	cmp.w	r8, #0
 8002db8:	d006      	beq.n	8002dc8 <xQueueGenericSendFromISR+0x78>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002dba:	2401      	movs	r4, #1
 8002dbc:	f8c8 4000 	str.w	r4, [r8]
 8002dc0:	e005      	b.n	8002dce <xQueueGenericSendFromISR+0x7e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8002dc2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
 8002dc8:	2401      	movs	r4, #1
 8002dca:	e000      	b.n	8002dce <xQueueGenericSendFromISR+0x7e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002dcc:	2400      	movs	r4, #0
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8002dce:	4638      	mov	r0, r7
 8002dd0:	f7ff fca6 	bl	8002720 <vPortClearInterruptMask>

	return xReturn;
}
 8002dd4:	4620      	mov	r0, r4
 8002dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002dda <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8002dda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002dde:	b085      	sub	sp, #20
 8002de0:	4688      	mov	r8, r1
 8002de2:	9201      	str	r2, [sp, #4]
 8002de4:	4699      	mov	r9, r3
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8002de6:	4604      	mov	r4, r0
 8002de8:	b910      	cbnz	r0, 8002df0 <xQueueGenericReceive+0x16>
 8002dea:	f7ff fc69 	bl	80026c0 <ulPortSetInterruptMask>
 8002dee:	e7fe      	b.n	8002dee <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002df0:	b921      	cbnz	r1, 8002dfc <xQueueGenericReceive+0x22>
 8002df2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002df4:	b113      	cbz	r3, 8002dfc <xQueueGenericReceive+0x22>
 8002df6:	f7ff fc63 	bl	80026c0 <ulPortSetInterruptMask>
 8002dfa:	e7fe      	b.n	8002dfa <xQueueGenericReceive+0x20>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002dfc:	f000 fc9e 	bl	800373c <xTaskGetSchedulerState>
 8002e00:	b910      	cbnz	r0, 8002e08 <xQueueGenericReceive+0x2e>
 8002e02:	9e01      	ldr	r6, [sp, #4]
 8002e04:	b10e      	cbz	r6, 8002e0a <xQueueGenericReceive+0x30>
 8002e06:	e078      	b.n	8002efa <xQueueGenericReceive+0x120>
 8002e08:	2600      	movs	r6, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
 8002e0a:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e0c:	f7ff fc6e 	bl	80026ec <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e10:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002e12:	b33b      	cbz	r3, 8002e64 <xQueueGenericReceive+0x8a>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e14:	4641      	mov	r1, r8
 8002e16:	4620      	mov	r0, r4
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8002e18:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e1a:	f7ff fefa 	bl	8002c12 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8002e1e:	f1b9 0f00 	cmp.w	r9, #0
 8002e22:	d112      	bne.n	8002e4a <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8002e24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002e26:	3b01      	subs	r3, #1
 8002e28:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e2a:	6823      	ldr	r3, [r4, #0]
 8002e2c:	b913      	cbnz	r3, 8002e34 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8002e2e:	f000 fd23 	bl	8003878 <pvTaskIncrementMutexHeldCount>
 8002e32:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e34:	6923      	ldr	r3, [r4, #16]
 8002e36:	b18b      	cbz	r3, 8002e5c <xQueueGenericReceive+0x82>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8002e38:	f104 0010 	add.w	r0, r4, #16
 8002e3c:	f000 fbe2 	bl	8003604 <xTaskRemoveFromEventList>
 8002e40:	2801      	cmp	r0, #1
 8002e42:	d10b      	bne.n	8002e5c <xQueueGenericReceive+0x82>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8002e44:	f7ff fc30 	bl	80026a8 <vPortYield>
 8002e48:	e008      	b.n	8002e5c <xQueueGenericReceive+0x82>
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8002e4c:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e4e:	b12b      	cbz	r3, 8002e5c <xQueueGenericReceive+0x82>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e50:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002e54:	f000 fbd6 	bl	8003604 <xTaskRemoveFromEventList>
 8002e58:	2800      	cmp	r0, #0
 8002e5a:	d1f3      	bne.n	8002e44 <xQueueGenericReceive+0x6a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8002e5c:	f7ff fc64 	bl	8002728 <vPortExitCritical>
				return pdPASS;
 8002e60:	2001      	movs	r0, #1
 8002e62:	e04d      	b.n	8002f00 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e64:	9d01      	ldr	r5, [sp, #4]
 8002e66:	b91d      	cbnz	r5, 8002e70 <xQueueGenericReceive+0x96>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e68:	f7ff fc5e 	bl	8002728 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e6c:	4628      	mov	r0, r5
 8002e6e:	e047      	b.n	8002f00 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e70:	b916      	cbnz	r6, 8002e78 <xQueueGenericReceive+0x9e>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8002e72:	a802      	add	r0, sp, #8
 8002e74:	f000 fc04 	bl	8003680 <vTaskSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e78:	f7ff fc56 	bl	8002728 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e7c:	f000 f9ac 	bl	80031d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e80:	f7ff fc34 	bl	80026ec <vPortEnterCritical>
 8002e84:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002e86:	3301      	adds	r3, #1
 8002e88:	bf08      	it	eq
 8002e8a:	6467      	streq	r7, [r4, #68]	; 0x44
 8002e8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002e8e:	3301      	adds	r3, #1
 8002e90:	bf08      	it	eq
 8002e92:	64a7      	streq	r7, [r4, #72]	; 0x48
 8002e94:	f7ff fc48 	bl	8002728 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e98:	a901      	add	r1, sp, #4
 8002e9a:	a802      	add	r0, sp, #8
 8002e9c:	f000 fc00 	bl	80036a0 <xTaskCheckForTimeOut>
 8002ea0:	bb20      	cbnz	r0, 8002eec <xQueueGenericReceive+0x112>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ea2:	f7ff fc23 	bl	80026ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002ea6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8002ea8:	f7ff fc3e 	bl	8002728 <vPortExitCritical>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002eac:	b9c5      	cbnz	r5, 8002ee0 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002eae:	6823      	ldr	r3, [r4, #0]
 8002eb0:	b933      	cbnz	r3, 8002ec0 <xQueueGenericReceive+0xe6>
					{
						taskENTER_CRITICAL();
 8002eb2:	f7ff fc1b 	bl	80026ec <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002eb6:	6860      	ldr	r0, [r4, #4]
 8002eb8:	f000 fc50 	bl	800375c <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8002ebc:	f7ff fc34 	bl	8002728 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ec0:	9901      	ldr	r1, [sp, #4]
 8002ec2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002ec6:	f000 fb6b 	bl	80035a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002eca:	4620      	mov	r0, r4
 8002ecc:	f7ff feb5 	bl	8002c3a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002ed0:	f000 fa38 	bl	8003344 <xTaskResumeAll>
 8002ed4:	b108      	cbz	r0, 8002eda <xQueueGenericReceive+0x100>
 8002ed6:	2601      	movs	r6, #1
 8002ed8:	e798      	b.n	8002e0c <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
 8002eda:	f7ff fbe5 	bl	80026a8 <vPortYield>
 8002ede:	e7fa      	b.n	8002ed6 <xQueueGenericReceive+0xfc>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002ee0:	4620      	mov	r0, r4
 8002ee2:	f7ff feaa 	bl	8002c3a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ee6:	f000 fa2d 	bl	8003344 <xTaskResumeAll>
 8002eea:	e7f4      	b.n	8002ed6 <xQueueGenericReceive+0xfc>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8002eec:	4620      	mov	r0, r4
 8002eee:	f7ff fea4 	bl	8002c3a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ef2:	f000 fa27 	bl	8003344 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8002ef6:	2000      	movs	r0, #0
 8002ef8:	e002      	b.n	8002f00 <xQueueGenericReceive+0x126>

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002efa:	f7ff fbe1 	bl	80026c0 <ulPortSetInterruptMask>
 8002efe:	e7fe      	b.n	8002efe <xQueueGenericReceive+0x124>
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
 8002f00:	b005      	add	sp, #20
 8002f02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08002f08 <prvGetExpectedIdleTime>:

	static TickType_t prvGetExpectedIdleTime( void )
	{
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8002f08:	4b07      	ldr	r3, [pc, #28]	; (8002f28 <prvGetExpectedIdleTime+0x20>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002f0e:	b948      	cbnz	r0, 8002f24 <prvGetExpectedIdleTime+0x1c>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8002f10:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <prvGetExpectedIdleTime+0x24>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d806      	bhi.n	8002f26 <prvGetExpectedIdleTime+0x1e>
			processed. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8002f18:	4a05      	ldr	r2, [pc, #20]	; (8002f30 <prvGetExpectedIdleTime+0x28>)
 8002f1a:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <prvGetExpectedIdleTime+0x2c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6810      	ldr	r0, [r2, #0]
 8002f20:	1a18      	subs	r0, r3, r0
 8002f22:	4770      	bx	lr
	{
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
		{
			xReturn = 0;
 8002f24:	2000      	movs	r0, #0
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
		}

		return xReturn;
	}
 8002f26:	4770      	bx	lr
 8002f28:	20002ae4 	.word	0x20002ae4
 8002f2c:	20002a44 	.word	0x20002a44
 8002f30:	20002af0 	.word	0x20002af0
 8002f34:	20002ae8 	.word	0x20002ae8

08002f38 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f38:	4a06      	ldr	r2, [pc, #24]	; (8002f54 <prvResetNextTaskUnblockTime+0x1c>)
 8002f3a:	6813      	ldr	r3, [r2, #0]
 8002f3c:	6819      	ldr	r1, [r3, #0]
 8002f3e:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <prvResetNextTaskUnblockTime+0x20>)
 8002f40:	b911      	cbnz	r1, 8002f48 <prvResetNextTaskUnblockTime+0x10>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002f42:	f04f 32ff 	mov.w	r2, #4294967295
 8002f46:	e003      	b.n	8002f50 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002f48:	6812      	ldr	r2, [r2, #0]
 8002f4a:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 8002f4c:	68d2      	ldr	r2, [r2, #12]
 8002f4e:	6852      	ldr	r2, [r2, #4]
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	4770      	bx	lr
 8002f54:	20002a20 	.word	0x20002a20
 8002f58:	20002ae8 	.word	0x20002ae8

08002f5c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8002f5c:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <prvAddCurrentTaskToDelayedList+0x3c>)
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8002f5e:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8002f60:	681a      	ldr	r2, [r3, #0]
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8002f62:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8002f64:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
 8002f66:	4a0d      	ldr	r2, [pc, #52]	; (8002f9c <prvAddCurrentTaskToDelayedList+0x40>)
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	4290      	cmp	r0, r2
 8002f6c:	d207      	bcs.n	8002f7e <prvAddCurrentTaskToDelayedList+0x22>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002f6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8002f72:	4a0b      	ldr	r2, [pc, #44]	; (8002fa0 <prvAddCurrentTaskToDelayedList+0x44>)
 8002f74:	6810      	ldr	r0, [r2, #0]
 8002f76:	6819      	ldr	r1, [r3, #0]
 8002f78:	3104      	adds	r1, #4
 8002f7a:	f7ff bb3c 	b.w	80025f6 <vListInsert>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8002f7e:	4a09      	ldr	r2, [pc, #36]	; (8002fa4 <prvAddCurrentTaskToDelayedList+0x48>)
 8002f80:	6810      	ldr	r0, [r2, #0]
 8002f82:	6819      	ldr	r1, [r3, #0]
 8002f84:	3104      	adds	r1, #4
 8002f86:	f7ff fb36 	bl	80025f6 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8002f8a:	4b07      	ldr	r3, [pc, #28]	; (8002fa8 <prvAddCurrentTaskToDelayedList+0x4c>)
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	4294      	cmp	r4, r2
		{
			xNextTaskUnblockTime = xTimeToWake;
 8002f90:	bf38      	it	cc
 8002f92:	601c      	strcc	r4, [r3, #0]
 8002f94:	bd10      	pop	{r4, pc}
 8002f96:	bf00      	nop
 8002f98:	20002ae4 	.word	0x20002ae4
 8002f9c:	20002af0 	.word	0x20002af0
 8002fa0:	20002af4 	.word	0x20002af4
 8002fa4:	20002a20 	.word	0x20002a20
 8002fa8:	20002ae8 	.word	0x20002ae8

08002fac <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8002fac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fb0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8002fb2:	469a      	mov	sl, r3
 8002fb4:	460f      	mov	r7, r1
 8002fb6:	4615      	mov	r5, r2
 8002fb8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8002fbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 8002fbe:	4681      	mov	r9, r0
 8002fc0:	b910      	cbnz	r0, 8002fc8 <xTaskGenericCreate+0x1c>
 8002fc2:	f7ff fb7d 	bl	80026c0 <ulPortSetInterruptMask>
 8002fc6:	e7fe      	b.n	8002fc6 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 8002fc8:	2e06      	cmp	r6, #6
 8002fca:	d902      	bls.n	8002fd2 <xTaskGenericCreate+0x26>
 8002fcc:	f7ff fb78 	bl	80026c0 <ulPortSetInterruptMask>
 8002fd0:	e7fe      	b.n	8002fd0 <xTaskGenericCreate+0x24>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fd2:	b93b      	cbnz	r3, 8002fe4 <xTaskGenericCreate+0x38>
 8002fd4:	0090      	lsls	r0, r2, #2
 8002fd6:	f7ff fd31 	bl	8002a3c <pvPortMalloc>

		if( pxStack != NULL )
 8002fda:	4683      	mov	fp, r0
 8002fdc:	2800      	cmp	r0, #0
 8002fde:	f000 80aa 	beq.w	8003136 <xTaskGenericCreate+0x18a>
 8002fe2:	e000      	b.n	8002fe6 <xTaskGenericCreate+0x3a>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fe4:	469b      	mov	fp, r3

		if( pxStack != NULL )
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8002fe6:	2064      	movs	r0, #100	; 0x64
 8002fe8:	f7ff fd28 	bl	8002a3c <pvPortMalloc>

			if( pxNewTCB != NULL )
 8002fec:	4604      	mov	r4, r0
 8002fee:	b188      	cbz	r0, 8003014 <xTaskGenericCreate+0x68>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8002ff0:	00ad      	lsls	r5, r5, #2
 8002ff2:	462a      	mov	r2, r5
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );

			if( pxNewTCB != NULL )
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 8002ff4:	f8c0 b030 	str.w	fp, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8002ff8:	21a5      	movs	r1, #165	; 0xa5
 8002ffa:	4658      	mov	r0, fp
 8002ffc:	f001 f946 	bl	800428c <memset>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003000:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003002:	3d04      	subs	r5, #4
 8003004:	441d      	add	r5, r3
 8003006:	f025 0507 	bic.w	r5, r5, #7
 800300a:	1e7b      	subs	r3, r7, #1
 800300c:	f104 0233 	add.w	r2, r4, #51	; 0x33
 8003010:	370f      	adds	r7, #15
 8003012:	e005      	b.n	8003020 <xTaskGenericCreate+0x74>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 8003014:	4658      	mov	r0, fp
 8003016:	f7ff fd9b 	bl	8002b50 <vPortFree>
 800301a:	e08c      	b.n	8003136 <xTaskGenericCreate+0x18a>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800301c:	42bb      	cmp	r3, r7
 800301e:	d006      	beq.n	800302e <xTaskGenericCreate+0x82>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8003020:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8003024:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003028:	7819      	ldrb	r1, [r3, #0]
 800302a:	2900      	cmp	r1, #0
 800302c:	d1f6      	bne.n	800301c <xTaskGenericCreate+0x70>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800302e:	f04f 0b00 	mov.w	fp, #0
		pxTCB->uxBasePriority = uxPriority;
		pxTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8003032:	1d27      	adds	r7, r4, #4
 8003034:	4638      	mov	r0, r7
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003036:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 800303a:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 800303c:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 800303e:	f8c4 b050 	str.w	fp, [r4, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8003042:	f7ff fac9 	bl	80025d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8003046:	f104 0018 	add.w	r0, r4, #24
 800304a:	f7ff fac5 	bl	80025d8 <vListInitialiseItem>
	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800304e:	f1c6 0307 	rsb	r3, r6, #7
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8003052:	f8c4 b05c 	str.w	fp, [r4, #92]	; 0x5c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8003056:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003058:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 800305a:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxTCB->pxTaskTag = NULL;
 800305c:	f8c4 b054 	str.w	fp, [r4, #84]	; 0x54
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
 8003060:	f8c4 b058 	str.w	fp, [r4, #88]	; 0x58
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
		pxTCB->eNotifyState = eNotWaitingNotification;
 8003064:	f884 b060 	strb.w	fp, [r4, #96]	; 0x60
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003068:	4652      	mov	r2, sl
 800306a:	4649      	mov	r1, r9
 800306c:	4628      	mov	r0, r5
 800306e:	f7ff fafb 	bl	8002668 <pxPortInitialiseStack>
 8003072:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8003074:	f1b8 0f00 	cmp.w	r8, #0
 8003078:	d001      	beq.n	800307e <xTaskGenericCreate+0xd2>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800307a:	f8c8 4000 	str.w	r4, [r8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 800307e:	f7ff fb35 	bl	80026ec <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8003082:	4a2f      	ldr	r2, [pc, #188]	; (8003140 <xTaskGenericCreate+0x194>)
			if( pxCurrentTCB == NULL )
 8003084:	4d2f      	ldr	r5, [pc, #188]	; (8003144 <xTaskGenericCreate+0x198>)

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 8003086:	6813      	ldr	r3, [r2, #0]
 8003088:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8003168 <xTaskGenericCreate+0x1bc>
 800308c:	3301      	adds	r3, #1
 800308e:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 8003090:	682b      	ldr	r3, [r5, #0]
 8003092:	bb3b      	cbnz	r3, 80030e4 <xTaskGenericCreate+0x138>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8003094:	602c      	str	r4, [r5, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003096:	6812      	ldr	r2, [r2, #0]
 8003098:	2a01      	cmp	r2, #1
 800309a:	d12b      	bne.n	80030f4 <xTaskGenericCreate+0x148>
 800309c:	4698      	mov	r8, r3
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800309e:	eb09 0008 	add.w	r0, r9, r8
 80030a2:	f108 0814 	add.w	r8, r8, #20
 80030a6:	f7ff fa8c 	bl	80025c2 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80030aa:	f1b8 0f8c 	cmp.w	r8, #140	; 0x8c
 80030ae:	d1f6      	bne.n	800309e <xTaskGenericCreate+0xf2>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80030b0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800316c <xTaskGenericCreate+0x1c0>
	vListInitialise( &xDelayedTaskList2 );
 80030b4:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8003170 <xTaskGenericCreate+0x1c4>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80030b8:	4650      	mov	r0, sl
 80030ba:	f7ff fa82 	bl	80025c2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80030be:	4640      	mov	r0, r8
 80030c0:	f7ff fa7f 	bl	80025c2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80030c4:	4820      	ldr	r0, [pc, #128]	; (8003148 <xTaskGenericCreate+0x19c>)
 80030c6:	f7ff fa7c 	bl	80025c2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80030ca:	4820      	ldr	r0, [pc, #128]	; (800314c <xTaskGenericCreate+0x1a0>)
 80030cc:	f7ff fa79 	bl	80025c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80030d0:	481f      	ldr	r0, [pc, #124]	; (8003150 <xTaskGenericCreate+0x1a4>)
 80030d2:	f7ff fa76 	bl	80025c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80030d6:	4b1f      	ldr	r3, [pc, #124]	; (8003154 <xTaskGenericCreate+0x1a8>)
 80030d8:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80030dc:	4b1e      	ldr	r3, [pc, #120]	; (8003158 <xTaskGenericCreate+0x1ac>)
 80030de:	f8c3 8000 	str.w	r8, [r3]
 80030e2:	e007      	b.n	80030f4 <xTaskGenericCreate+0x148>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 80030e4:	4b1d      	ldr	r3, [pc, #116]	; (800315c <xTaskGenericCreate+0x1b0>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	b923      	cbnz	r3, 80030f4 <xTaskGenericCreate+0x148>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 80030ea:	682b      	ldr	r3, [r5, #0]
 80030ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ee:	429e      	cmp	r6, r3
					{
						pxCurrentTCB = pxNewTCB;
 80030f0:	bf28      	it	cs
 80030f2:	602c      	strcs	r4, [r5, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 80030f4:	4a1a      	ldr	r2, [pc, #104]	; (8003160 <xTaskGenericCreate+0x1b4>)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 80030f6:	491b      	ldr	r1, [pc, #108]	; (8003164 <xTaskGenericCreate+0x1b8>)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 80030f8:	6813      	ldr	r3, [r2, #0]
 80030fa:	3301      	adds	r3, #1
 80030fc:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 80030fe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
			uxTaskNumber++;

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003100:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8003102:	680b      	ldr	r3, [r1, #0]
 8003104:	2401      	movs	r4, #1
 8003106:	fa04 f002 	lsl.w	r0, r4, r2
 800310a:	4303      	orrs	r3, r0
 800310c:	2014      	movs	r0, #20
 800310e:	600b      	str	r3, [r1, #0]
 8003110:	fb00 9002 	mla	r0, r0, r2, r9
 8003114:	4639      	mov	r1, r7
 8003116:	f7ff fa62 	bl	80025de <vListInsertEnd>

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 800311a:	f7ff fb05 	bl	8002728 <vPortExitCritical>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 800311e:	4b0f      	ldr	r3, [pc, #60]	; (800315c <xTaskGenericCreate+0x1b0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	b12b      	cbz	r3, 8003130 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8003124:	682b      	ldr	r3, [r5, #0]
 8003126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003128:	429e      	cmp	r6, r3
 800312a:	d901      	bls.n	8003130 <xTaskGenericCreate+0x184>
			{
				taskYIELD_IF_USING_PREEMPTION();
 800312c:	f7ff fabc 	bl	80026a8 <vPortYield>
 8003130:	4620      	mov	r0, r4
 8003132:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003136:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
 800313a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800313e:	bf00      	nop
 8003140:	20002b10 	.word	0x20002b10
 8003144:	20002ae4 	.word	0x20002ae4
 8003148:	20002af8 	.word	0x20002af8
 800314c:	20002ad0 	.word	0x20002ad0
 8003150:	20002b28 	.word	0x20002b28
 8003154:	20002a20 	.word	0x20002a20
 8003158:	20002af4 	.word	0x20002af4
 800315c:	20002a24 	.word	0x20002a24
 8003160:	20002b0c 	.word	0x20002b0c
 8003164:	20002b3c 	.word	0x20002b3c
 8003168:	20002a44 	.word	0x20002a44
 800316c:	20002a2c 	.word	0x20002a2c
 8003170:	20002b14 	.word	0x20002b14

08003174 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003174:	b530      	push	{r4, r5, lr}
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8003176:	2400      	movs	r4, #0

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003178:	b085      	sub	sp, #20
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 800317a:	9403      	str	r4, [sp, #12]
 800317c:	9402      	str	r4, [sp, #8]
 800317e:	9401      	str	r4, [sp, #4]
 8003180:	9400      	str	r4, [sp, #0]
 8003182:	4623      	mov	r3, r4
 8003184:	2280      	movs	r2, #128	; 0x80
 8003186:	490f      	ldr	r1, [pc, #60]	; (80031c4 <vTaskStartScheduler+0x50>)
 8003188:	480f      	ldr	r0, [pc, #60]	; (80031c8 <vTaskStartScheduler+0x54>)
 800318a:	f7ff ff0f 	bl	8002fac <xTaskGenericCreate>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800318e:	2801      	cmp	r0, #1
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8003190:	4605      	mov	r5, r0
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003192:	d110      	bne.n	80031b6 <vTaskStartScheduler+0x42>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8003194:	f7ff fa94 	bl	80026c0 <ulPortSetInterruptMask>
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003198:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <vTaskStartScheduler+0x58>)
 800319a:	f04f 32ff 	mov.w	r2, #4294967295
 800319e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80031a0:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <vTaskStartScheduler+0x5c>)
 80031a2:	601d      	str	r5, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80031a4:	4b0b      	ldr	r3, [pc, #44]	; (80031d4 <vTaskStartScheduler+0x60>)
 80031a6:	601c      	str	r4, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80031a8:	f000 fb72 	bl	8003890 <configureTimerForRunTimeStats>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 80031ac:	b005      	add	sp, #20
 80031ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80031b2:	f7ff bbb3 	b.w	800291c <xPortStartScheduler>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 80031b6:	b910      	cbnz	r0, 80031be <vTaskStartScheduler+0x4a>
 80031b8:	f7ff fa82 	bl	80026c0 <ulPortSetInterruptMask>
 80031bc:	e7fe      	b.n	80031bc <vTaskStartScheduler+0x48>
	}
}
 80031be:	b005      	add	sp, #20
 80031c0:	bd30      	pop	{r4, r5, pc}
 80031c2:	bf00      	nop
 80031c4:	08004b26 	.word	0x08004b26
 80031c8:	08003475 	.word	0x08003475
 80031cc:	20002ae8 	.word	0x20002ae8
 80031d0:	20002a24 	.word	0x20002a24
 80031d4:	20002af0 	.word	0x20002af0

080031d8 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80031d8:	4a02      	ldr	r2, [pc, #8]	; (80031e4 <vTaskSuspendAll+0xc>)
 80031da:	6813      	ldr	r3, [r2, #0]
 80031dc:	3301      	adds	r3, #1
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20002aec 	.word	0x20002aec

080031e8 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 80031e8:	b508      	push	{r3, lr}
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 80031ea:	4b07      	ldr	r3, [pc, #28]	; (8003208 <vTaskStepTick+0x20>)
 80031ec:	4907      	ldr	r1, [pc, #28]	; (800320c <vTaskStepTick+0x24>)
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	6809      	ldr	r1, [r1, #0]
 80031f2:	4402      	add	r2, r0
 80031f4:	428a      	cmp	r2, r1
 80031f6:	d902      	bls.n	80031fe <vTaskStepTick+0x16>
 80031f8:	f7ff fa62 	bl	80026c0 <ulPortSetInterruptMask>
 80031fc:	e7fe      	b.n	80031fc <vTaskStepTick+0x14>
		xTickCount += xTicksToJump;
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	4410      	add	r0, r2
 8003202:	6018      	str	r0, [r3, #0]
 8003204:	bd08      	pop	{r3, pc}
 8003206:	bf00      	nop
 8003208:	20002af0 	.word	0x20002af0
 800320c:	20002ae8 	.word	0x20002ae8

08003210 <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003210:	4b41      	ldr	r3, [pc, #260]	; (8003318 <xTaskIncrementTick+0x108>)

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003212:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d13c      	bne.n	8003296 <xTaskIncrementTick+0x86>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 800321c:	4b3f      	ldr	r3, [pc, #252]	; (800331c <xTaskIncrementTick+0x10c>)
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	3201      	adds	r2, #1
 8003222:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8003224:	681d      	ldr	r5, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
 8003226:	b98d      	cbnz	r5, 800324c <xTaskIncrementTick+0x3c>
			{
				taskSWITCH_DELAYED_LISTS();
 8003228:	4b3d      	ldr	r3, [pc, #244]	; (8003320 <xTaskIncrementTick+0x110>)
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	6812      	ldr	r2, [r2, #0]
 800322e:	b112      	cbz	r2, 8003236 <xTaskIncrementTick+0x26>
 8003230:	f7ff fa46 	bl	80026c0 <ulPortSetInterruptMask>
 8003234:	e7fe      	b.n	8003234 <xTaskIncrementTick+0x24>
 8003236:	4a3b      	ldr	r2, [pc, #236]	; (8003324 <xTaskIncrementTick+0x114>)
 8003238:	6819      	ldr	r1, [r3, #0]
 800323a:	6810      	ldr	r0, [r2, #0]
 800323c:	6018      	str	r0, [r3, #0]
 800323e:	6011      	str	r1, [r2, #0]
 8003240:	4a39      	ldr	r2, [pc, #228]	; (8003328 <xTaskIncrementTick+0x118>)
 8003242:	6813      	ldr	r3, [r2, #0]
 8003244:	3301      	adds	r3, #1
 8003246:	6013      	str	r3, [r2, #0]
 8003248:	f7ff fe76 	bl	8002f38 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 800324c:	4c37      	ldr	r4, [pc, #220]	; (800332c <xTaskIncrementTick+0x11c>)
 800324e:	f04f 0b00 	mov.w	fp, #0
 8003252:	6823      	ldr	r3, [r4, #0]
 8003254:	9401      	str	r4, [sp, #4]
 8003256:	429d      	cmp	r5, r3
 8003258:	4e35      	ldr	r6, [pc, #212]	; (8003330 <xTaskIncrementTick+0x120>)
 800325a:	4f36      	ldr	r7, [pc, #216]	; (8003334 <xTaskIncrementTick+0x124>)
 800325c:	d30b      	bcc.n	8003276 <xTaskIncrementTick+0x66>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800325e:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8003320 <xTaskIncrementTick+0x110>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8003262:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8003340 <xTaskIncrementTick+0x130>
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003266:	f8d8 2000 	ldr.w	r2, [r8]
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	b9e2      	cbnz	r2, 80032a8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 800326e:	9b01      	ldr	r3, [sp, #4]
 8003270:	f04f 32ff 	mov.w	r2, #4294967295
 8003274:	601a      	str	r2, [r3, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800327a:	2214      	movs	r2, #20
 800327c:	434a      	muls	r2, r1
 800327e:	58b2      	ldr	r2, [r6, r2]
			{
				xSwitchRequired = pdTRUE;
 8003280:	2a02      	cmp	r2, #2

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8003282:	4a2d      	ldr	r2, [pc, #180]	; (8003338 <xTaskIncrementTick+0x128>)
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
 8003284:	bf28      	it	cs
 8003286:	f04f 0b01 	movcs.w	fp, #1

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	2a00      	cmp	r2, #0
 800328e:	d139      	bne.n	8003304 <xTaskIncrementTick+0xf4>
			{
				vApplicationTickHook();
 8003290:	f000 fb02 	bl	8003898 <vApplicationTickHook>
 8003294:	e036      	b.n	8003304 <xTaskIncrementTick+0xf4>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003296:	4a28      	ldr	r2, [pc, #160]	; (8003338 <xTaskIncrementTick+0x128>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003298:	f04f 0b00 	mov.w	fp, #0
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800329c:	6813      	ldr	r3, [r2, #0]
 800329e:	3301      	adds	r3, #1
 80032a0:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 80032a2:	f000 faf9 	bl	8003898 <vApplicationTickHook>
 80032a6:	e02d      	b.n	8003304 <xTaskIncrementTick+0xf4>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80032a8:	f8d8 2000 	ldr.w	r2, [r8]
 80032ac:	68d2      	ldr	r2, [r2, #12]
 80032ae:	68d4      	ldr	r4, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80032b0:	6861      	ldr	r1, [r4, #4]

						if( xConstTickCount < xItemValue )
 80032b2:	428d      	cmp	r5, r1
 80032b4:	d202      	bcs.n	80032bc <xTaskIncrementTick+0xac>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 80032b6:	9b01      	ldr	r3, [sp, #4]
 80032b8:	6019      	str	r1, [r3, #0]
							break;
 80032ba:	e7dc      	b.n	8003276 <xTaskIncrementTick+0x66>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80032bc:	f104 0a04 	add.w	sl, r4, #4
 80032c0:	4650      	mov	r0, sl
 80032c2:	f7ff f9b0 	bl	8002626 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80032c6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80032c8:	b119      	cbz	r1, 80032d2 <xTaskIncrementTick+0xc2>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032ca:	f104 0018 	add.w	r0, r4, #24
 80032ce:	f7ff f9aa 	bl	8002626 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 80032d2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80032d4:	f8d9 1000 	ldr.w	r1, [r9]
 80032d8:	2301      	movs	r3, #1
 80032da:	fa03 fe00 	lsl.w	lr, r3, r0
 80032de:	ea4e 0101 	orr.w	r1, lr, r1
 80032e2:	f04f 0e14 	mov.w	lr, #20
 80032e6:	f8c9 1000 	str.w	r1, [r9]
 80032ea:	fb0e 6000 	mla	r0, lr, r0, r6
 80032ee:	4651      	mov	r1, sl
 80032f0:	f7ff f975 	bl	80025de <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032f4:	6838      	ldr	r0, [r7, #0]
 80032f6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80032f8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
 80032fa:	4291      	cmp	r1, r2
 80032fc:	bf28      	it	cs
 80032fe:	f04f 0b01 	movcs.w	fp, #1
 8003302:	e7b0      	b.n	8003266 <xTaskIncrementTick+0x56>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003304:	4a0d      	ldr	r2, [pc, #52]	; (800333c <xTaskIncrementTick+0x12c>)
 8003306:	6812      	ldr	r2, [r2, #0]
		{
			xSwitchRequired = pdTRUE;
 8003308:	2a00      	cmp	r2, #0
 800330a:	bf18      	it	ne
 800330c:	f04f 0b01 	movne.w	fp, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 8003310:	4658      	mov	r0, fp
 8003312:	b003      	add	sp, #12
 8003314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003318:	20002aec 	.word	0x20002aec
 800331c:	20002af0 	.word	0x20002af0
 8003320:	20002a20 	.word	0x20002a20
 8003324:	20002af4 	.word	0x20002af4
 8003328:	20002a1c 	.word	0x20002a1c
 800332c:	20002ae8 	.word	0x20002ae8
 8003330:	20002a44 	.word	0x20002a44
 8003334:	20002ae4 	.word	0x20002ae4
 8003338:	20002a40 	.word	0x20002a40
 800333c:	20002b40 	.word	0x20002b40
 8003340:	20002b3c 	.word	0x20002b3c

08003344 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003348:	4c2a      	ldr	r4, [pc, #168]	; (80033f4 <xTaskResumeAll+0xb0>)
 800334a:	6823      	ldr	r3, [r4, #0]
 800334c:	b913      	cbnz	r3, 8003354 <xTaskResumeAll+0x10>
 800334e:	f7ff f9b7 	bl	80026c0 <ulPortSetInterruptMask>
 8003352:	e7fe      	b.n	8003352 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003354:	f7ff f9ca 	bl	80026ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003358:	6823      	ldr	r3, [r4, #0]
 800335a:	3b01      	subs	r3, #1
 800335c:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800335e:	6823      	ldr	r3, [r4, #0]
 8003360:	b10b      	cbz	r3, 8003366 <xTaskResumeAll+0x22>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8003362:	2400      	movs	r4, #0
 8003364:	e041      	b.n	80033ea <xTaskResumeAll+0xa6>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003366:	4b24      	ldr	r3, [pc, #144]	; (80033f8 <xTaskResumeAll+0xb4>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0f9      	beq.n	8003362 <xTaskResumeAll+0x1e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800336e:	4d23      	ldr	r5, [pc, #140]	; (80033fc <xTaskResumeAll+0xb8>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8003370:	4e23      	ldr	r6, [pc, #140]	; (8003400 <xTaskResumeAll+0xbc>)
 8003372:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8003410 <xTaskResumeAll+0xcc>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003376:	682b      	ldr	r3, [r5, #0]
 8003378:	b303      	cbz	r3, 80033bc <xTaskResumeAll+0x78>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800337a:	68eb      	ldr	r3, [r5, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 800337c:	2701      	movs	r7, #1
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800337e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003380:	f104 0904 	add.w	r9, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003384:	f104 0018 	add.w	r0, r4, #24
 8003388:	f7ff f94d 	bl	8002626 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800338c:	4648      	mov	r0, r9
 800338e:	f7ff f94a 	bl	8002626 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003392:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003394:	6833      	ldr	r3, [r6, #0]
 8003396:	fa07 f102 	lsl.w	r1, r7, r2
 800339a:	2014      	movs	r0, #20
 800339c:	430b      	orrs	r3, r1
 800339e:	fb00 8002 	mla	r0, r0, r2, r8
 80033a2:	4649      	mov	r1, r9
 80033a4:	6033      	str	r3, [r6, #0]
 80033a6:	f7ff f91a 	bl	80025de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80033aa:	4b16      	ldr	r3, [pc, #88]	; (8003404 <xTaskResumeAll+0xc0>)
 80033ac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d3df      	bcc.n	8003376 <xTaskResumeAll+0x32>
					{
						xYieldPending = pdTRUE;
 80033b6:	4b14      	ldr	r3, [pc, #80]	; (8003408 <xTaskResumeAll+0xc4>)
 80033b8:	601f      	str	r7, [r3, #0]
 80033ba:	e7da      	b.n	8003372 <xTaskResumeAll+0x2e>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 80033bc:	4c13      	ldr	r4, [pc, #76]	; (800340c <xTaskResumeAll+0xc8>)
 80033be:	6823      	ldr	r3, [r4, #0]
 80033c0:	b933      	cbnz	r3, 80033d0 <xTaskResumeAll+0x8c>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 80033c2:	4b11      	ldr	r3, [pc, #68]	; (8003408 <xTaskResumeAll+0xc4>)
 80033c4:	681c      	ldr	r4, [r3, #0]
 80033c6:	2c01      	cmp	r4, #1
 80033c8:	d1cb      	bne.n	8003362 <xTaskResumeAll+0x1e>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80033ca:	f7ff f96d 	bl	80026a8 <vPortYield>
 80033ce:	e00c      	b.n	80033ea <xTaskResumeAll+0xa6>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
						{
							xYieldPending = pdTRUE;
 80033d0:	4d0d      	ldr	r5, [pc, #52]	; (8003408 <xTaskResumeAll+0xc4>)
 80033d2:	2601      	movs	r6, #1
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 80033d4:	6823      	ldr	r3, [r4, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d0f3      	beq.n	80033c2 <xTaskResumeAll+0x7e>
					{
						if( xTaskIncrementTick() != pdFALSE )
 80033da:	f7ff ff19 	bl	8003210 <xTaskIncrementTick>
 80033de:	b100      	cbz	r0, 80033e2 <xTaskResumeAll+0x9e>
						{
							xYieldPending = pdTRUE;
 80033e0:	602e      	str	r6, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	3b01      	subs	r3, #1
 80033e6:	6023      	str	r3, [r4, #0]
 80033e8:	e7f4      	b.n	80033d4 <xTaskResumeAll+0x90>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80033ea:	f7ff f99d 	bl	8002728 <vPortExitCritical>

	return xAlreadyYielded;
}
 80033ee:	4620      	mov	r0, r4
 80033f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033f4:	20002aec 	.word	0x20002aec
 80033f8:	20002b10 	.word	0x20002b10
 80033fc:	20002af8 	.word	0x20002af8
 8003400:	20002b3c 	.word	0x20002b3c
 8003404:	20002ae4 	.word	0x20002ae4
 8003408:	20002b40 	.word	0x20002b40
 800340c:	20002a40 	.word	0x20002a40
 8003410:	20002a44 	.word	0x20002a44

08003414 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003414:	b538      	push	{r3, r4, r5, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003416:	b918      	cbnz	r0, 8003420 <vTaskDelay+0xc>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003418:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 800341c:	f7ff b944 	b.w	80026a8 <vPortYield>


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003420:	4b10      	ldr	r3, [pc, #64]	; (8003464 <vTaskDelay+0x50>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	b113      	cbz	r3, 800342c <vTaskDelay+0x18>
 8003426:	f7ff f94b 	bl	80026c0 <ulPortSetInterruptMask>
 800342a:	e7fe      	b.n	800342a <vTaskDelay+0x16>
			vTaskSuspendAll();
 800342c:	f7ff fed4 	bl	80031d8 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8003430:	4b0d      	ldr	r3, [pc, #52]	; (8003468 <vTaskDelay+0x54>)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003432:	4d0e      	ldr	r5, [pc, #56]	; (800346c <vTaskDelay+0x58>)
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	18c4      	adds	r4, r0, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003438:	6828      	ldr	r0, [r5, #0]
 800343a:	3004      	adds	r0, #4
 800343c:	f7ff f8f3 	bl	8002626 <uxListRemove>
 8003440:	b940      	cbnz	r0, 8003454 <vTaskDelay+0x40>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003442:	682b      	ldr	r3, [r5, #0]
 8003444:	490a      	ldr	r1, [pc, #40]	; (8003470 <vTaskDelay+0x5c>)
 8003446:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003448:	680a      	ldr	r2, [r1, #0]
 800344a:	2301      	movs	r3, #1
 800344c:	4083      	lsls	r3, r0
 800344e:	ea22 0303 	bic.w	r3, r2, r3
 8003452:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003454:	4620      	mov	r0, r4
 8003456:	f7ff fd81 	bl	8002f5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800345a:	f7ff ff73 	bl	8003344 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800345e:	2800      	cmp	r0, #0
 8003460:	d0da      	beq.n	8003418 <vTaskDelay+0x4>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003462:	bd38      	pop	{r3, r4, r5, pc}
 8003464:	20002aec 	.word	0x20002aec
 8003468:	20002af0 	.word	0x20002af0
 800346c:	20002ae4 	.word	0x20002ae4
 8003470:	20002b3c 	.word	0x20002b3c

08003474 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8003476:	4d22      	ldr	r5, [pc, #136]	; (8003500 <prvIdleTask+0x8c>)
 8003478:	462e      	mov	r6, r5
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800347a:	4f22      	ldr	r7, [pc, #136]	; (8003504 <prvIdleTask+0x90>)
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 800347c:	682b      	ldr	r3, [r5, #0]
 800347e:	b1f3      	cbz	r3, 80034be <prvIdleTask+0x4a>
		{
			vTaskSuspendAll();
 8003480:	f7ff feaa 	bl	80031d8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003484:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
 8003486:	f7ff ff5d 	bl	8003344 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800348a:	2c00      	cmp	r4, #0
 800348c:	d0f6      	beq.n	800347c <prvIdleTask+0x8>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800348e:	f7ff f92d 	bl	80026ec <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003492:	4b1c      	ldr	r3, [pc, #112]	; (8003504 <prvIdleTask+0x90>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003498:	1d20      	adds	r0, r4, #4
 800349a:	f7ff f8c4 	bl	8002626 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800349e:	4a1a      	ldr	r2, [pc, #104]	; (8003508 <prvIdleTask+0x94>)
 80034a0:	6813      	ldr	r3, [r2, #0]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 80034a6:	6833      	ldr	r3, [r6, #0]
 80034a8:	3b01      	subs	r3, #1
 80034aa:	6033      	str	r3, [r6, #0]
				}
				taskEXIT_CRITICAL();
 80034ac:	f7ff f93c 	bl	8002728 <vPortExitCritical>
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 80034b0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80034b2:	f7ff fb4d 	bl	8002b50 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 80034b6:	4620      	mov	r0, r4
 80034b8:	f7ff fb4a 	bl	8002b50 <vPortFree>
 80034bc:	e7de      	b.n	800347c <prvIdleTask+0x8>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80034be:	4b13      	ldr	r3, [pc, #76]	; (800350c <prvIdleTask+0x98>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d901      	bls.n	80034ca <prvIdleTask+0x56>
			{
				taskYIELD();
 80034c6:	f7ff f8ef 	bl	80026a8 <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80034ca:	f000 f9e4 	bl	8003896 <vApplicationIdleHook>
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 80034ce:	f7ff fd1b 	bl	8002f08 <prvGetExpectedIdleTime>

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80034d2:	2801      	cmp	r0, #1
 80034d4:	d9d1      	bls.n	800347a <prvIdleTask+0x6>
			{
				vTaskSuspendAll();
 80034d6:	f7ff fe7f 	bl	80031d8 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 80034da:	4b0d      	ldr	r3, [pc, #52]	; (8003510 <prvIdleTask+0x9c>)
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	4b0d      	ldr	r3, [pc, #52]	; (8003514 <prvIdleTask+0xa0>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d202      	bcs.n	80034ec <prvIdleTask+0x78>
 80034e6:	f7ff f8eb 	bl	80026c0 <ulPortSetInterruptMask>
 80034ea:	e7fe      	b.n	80034ea <prvIdleTask+0x76>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 80034ec:	f7ff fd0c 	bl	8002f08 <prvGetExpectedIdleTime>

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80034f0:	2801      	cmp	r0, #1
 80034f2:	d901      	bls.n	80034f8 <prvIdleTask+0x84>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 80034f4:	f7ff f95e 	bl	80027b4 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 80034f8:	f7ff ff24 	bl	8003344 <xTaskResumeAll>
 80034fc:	e7bd      	b.n	800347a <prvIdleTask+0x6>
 80034fe:	bf00      	nop
 8003500:	20002a28 	.word	0x20002a28
 8003504:	20002ad0 	.word	0x20002ad0
 8003508:	20002b10 	.word	0x20002b10
 800350c:	20002a44 	.word	0x20002a44
 8003510:	20002ae8 	.word	0x20002ae8
 8003514:	20002af0 	.word	0x20002af0

08003518 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003518:	4b1b      	ldr	r3, [pc, #108]	; (8003588 <vTaskSwitchContext+0x70>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800351a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	4b1b      	ldr	r3, [pc, #108]	; (800358c <vTaskSwitchContext+0x74>)
 8003520:	b10a      	cbz	r2, 8003526 <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003522:	2201      	movs	r2, #1
 8003524:	e02d      	b.n	8003582 <vTaskSwitchContext+0x6a>
	}
	else
	{
		xYieldPending = pdFALSE;
 8003526:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8003528:	f000 f9b3 	bl	8003892 <getRunTimeCounterValue>
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here	so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800352c:	4a18      	ldr	r2, [pc, #96]	; (8003590 <vTaskSwitchContext+0x78>)
 800352e:	6814      	ldr	r4, [r2, #0]
 8003530:	42a0      	cmp	r0, r4
 8003532:	d905      	bls.n	8003540 <vTaskSwitchContext+0x28>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8003534:	4b17      	ldr	r3, [pc, #92]	; (8003594 <vTaskSwitchContext+0x7c>)
 8003536:	6819      	ldr	r1, [r3, #0]
 8003538:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800353a:	1b1b      	subs	r3, r3, r4
 800353c:	4403      	add	r3, r0
 800353e:	658b      	str	r3, [r1, #88]	; 0x58
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003540:	4b15      	ldr	r3, [pc, #84]	; (8003598 <vTaskSwitchContext+0x80>)
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
 8003542:	6010      	str	r0, [r2, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003544:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8003546:	fab3 f383 	clz	r3, r3
 800354a:	b2db      	uxtb	r3, r3
 800354c:	f1c3 031f 	rsb	r3, r3, #31
 8003550:	2214      	movs	r2, #20
 8003552:	435a      	muls	r2, r3
 8003554:	4911      	ldr	r1, [pc, #68]	; (800359c <vTaskSwitchContext+0x84>)
 8003556:	588c      	ldr	r4, [r1, r2]
 8003558:	1888      	adds	r0, r1, r2
 800355a:	b914      	cbnz	r4, 8003562 <vTaskSwitchContext+0x4a>
 800355c:	f7ff f8b0 	bl	80026c0 <ulPortSetInterruptMask>
 8003560:	e7fe      	b.n	8003560 <vTaskSwitchContext+0x48>
 8003562:	6844      	ldr	r4, [r0, #4]
 8003564:	3208      	adds	r2, #8
 8003566:	6864      	ldr	r4, [r4, #4]
 8003568:	440a      	add	r2, r1
 800356a:	4294      	cmp	r4, r2
 800356c:	bf08      	it	eq
 800356e:	6862      	ldreq	r2, [r4, #4]
 8003570:	6044      	str	r4, [r0, #4]
 8003572:	bf08      	it	eq
 8003574:	6042      	streq	r2, [r0, #4]
 8003576:	2214      	movs	r2, #20
 8003578:	fb02 1303 	mla	r3, r2, r3, r1
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	4b04      	ldr	r3, [pc, #16]	; (8003594 <vTaskSwitchContext+0x7c>)
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	bd10      	pop	{r4, pc}
 8003586:	bf00      	nop
 8003588:	20002aec 	.word	0x20002aec
 800358c:	20002b40 	.word	0x20002b40
 8003590:	20002a18 	.word	0x20002a18
 8003594:	20002ae4 	.word	0x20002ae4
 8003598:	20002b3c 	.word	0x20002b3c
 800359c:	20002a44 	.word	0x20002a44

080035a0 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80035a0:	b538      	push	{r3, r4, r5, lr}
 80035a2:	460d      	mov	r5, r1
TickType_t xTimeToWake;

	configASSERT( pxEventList );
 80035a4:	b910      	cbnz	r0, 80035ac <vTaskPlaceOnEventList+0xc>
 80035a6:	f7ff f88b 	bl	80026c0 <ulPortSetInterruptMask>
 80035aa:	e7fe      	b.n	80035aa <vTaskPlaceOnEventList+0xa>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80035ac:	4c11      	ldr	r4, [pc, #68]	; (80035f4 <vTaskPlaceOnEventList+0x54>)
 80035ae:	6821      	ldr	r1, [r4, #0]
 80035b0:	3118      	adds	r1, #24
 80035b2:	f7ff f820 	bl	80025f6 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80035b6:	6820      	ldr	r0, [r4, #0]
 80035b8:	3004      	adds	r0, #4
 80035ba:	f7ff f834 	bl	8002626 <uxListRemove>
 80035be:	b940      	cbnz	r0, 80035d2 <vTaskPlaceOnEventList+0x32>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	490d      	ldr	r1, [pc, #52]	; (80035f8 <vTaskPlaceOnEventList+0x58>)
 80035c4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80035c6:	680a      	ldr	r2, [r1, #0]
 80035c8:	2301      	movs	r3, #1
 80035ca:	4083      	lsls	r3, r0
 80035cc:	ea22 0303 	bic.w	r3, r2, r3
 80035d0:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 80035d2:	1c6b      	adds	r3, r5, #1
 80035d4:	d106      	bne.n	80035e4 <vTaskPlaceOnEventList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80035d6:	6821      	ldr	r1, [r4, #0]
 80035d8:	4808      	ldr	r0, [pc, #32]	; (80035fc <vTaskPlaceOnEventList+0x5c>)
 80035da:	3104      	adds	r1, #4
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80035dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		if( xTicksToWait == portMAX_DELAY )
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80035e0:	f7fe bffd 	b.w	80025de <vListInsertEnd>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 80035e4:	4b06      	ldr	r3, [pc, #24]	; (8003600 <vTaskPlaceOnEventList+0x60>)
 80035e6:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 80035e8:	4428      	add	r0, r5
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80035ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 80035ee:	f7ff bcb5 	b.w	8002f5c <prvAddCurrentTaskToDelayedList>
 80035f2:	bf00      	nop
 80035f4:	20002ae4 	.word	0x20002ae4
 80035f8:	20002b3c 	.word	0x20002b3c
 80035fc:	20002b28 	.word	0x20002b28
 8003600:	20002af0 	.word	0x20002af0

08003604 <xTaskRemoveFromEventList>:
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003604:	68c3      	ldr	r3, [r0, #12]

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003606:	b570      	push	{r4, r5, r6, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003608:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800360a:	b914      	cbnz	r4, 8003612 <xTaskRemoveFromEventList+0xe>
 800360c:	f7ff f858 	bl	80026c0 <ulPortSetInterruptMask>
 8003610:	e7fe      	b.n	8003610 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003612:	f104 0518 	add.w	r5, r4, #24
 8003616:	4628      	mov	r0, r5
 8003618:	f7ff f805 	bl	8002626 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800361c:	4b12      	ldr	r3, [pc, #72]	; (8003668 <xTaskRemoveFromEventList+0x64>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	b983      	cbnz	r3, 8003644 <xTaskRemoveFromEventList+0x40>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8003622:	1d26      	adds	r6, r4, #4
 8003624:	4630      	mov	r0, r6
 8003626:	f7fe fffe 	bl	8002626 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800362a:	4910      	ldr	r1, [pc, #64]	; (800366c <xTaskRemoveFromEventList+0x68>)
 800362c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800362e:	680a      	ldr	r2, [r1, #0]
 8003630:	2301      	movs	r3, #1
 8003632:	40ab      	lsls	r3, r5
 8003634:	4313      	orrs	r3, r2
 8003636:	600b      	str	r3, [r1, #0]
 8003638:	4b0d      	ldr	r3, [pc, #52]	; (8003670 <xTaskRemoveFromEventList+0x6c>)
 800363a:	2014      	movs	r0, #20
 800363c:	4631      	mov	r1, r6
 800363e:	fb00 3005 	mla	r0, r0, r5, r3
 8003642:	e001      	b.n	8003648 <xTaskRemoveFromEventList+0x44>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003644:	4629      	mov	r1, r5
 8003646:	480b      	ldr	r0, [pc, #44]	; (8003674 <xTaskRemoveFromEventList+0x70>)
 8003648:	f7fe ffc9 	bl	80025de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800364c:	4b0a      	ldr	r3, [pc, #40]	; (8003678 <xTaskRemoveFromEventList+0x74>)
 800364e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003654:	429a      	cmp	r2, r3
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003656:	bf85      	ittet	hi
 8003658:	4b08      	ldrhi	r3, [pc, #32]	; (800367c <xTaskRemoveFromEventList+0x78>)
 800365a:	2001      	movhi	r0, #1
	}
	else
	{
		xReturn = pdFALSE;
 800365c:	2000      	movls	r0, #0
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800365e:	6018      	strhi	r0, [r3, #0]
		normally left unchanged, because it is automatically reset to a new
		value when the tick count equals xNextTaskUnblockTime.  However if
		tickless idling is used it might be more important to enter sleep mode
		at the earliest possible time - so reset xNextTaskUnblockTime here to
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
 8003660:	f7ff fc6a 	bl	8002f38 <prvResetNextTaskUnblockTime>
	}
	#endif

	return xReturn;
}
 8003664:	bd70      	pop	{r4, r5, r6, pc}
 8003666:	bf00      	nop
 8003668:	20002aec 	.word	0x20002aec
 800366c:	20002b3c 	.word	0x20002b3c
 8003670:	20002a44 	.word	0x20002a44
 8003674:	20002af8 	.word	0x20002af8
 8003678:	20002ae4 	.word	0x20002ae4
 800367c:	20002b40 	.word	0x20002b40

08003680 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003680:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 8003682:	b910      	cbnz	r0, 800368a <vTaskSetTimeOutState+0xa>
 8003684:	f7ff f81c 	bl	80026c0 <ulPortSetInterruptMask>
 8003688:	e7fe      	b.n	8003688 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800368a:	4b03      	ldr	r3, [pc, #12]	; (8003698 <vTaskSetTimeOutState+0x18>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003690:	4b02      	ldr	r3, [pc, #8]	; (800369c <vTaskSetTimeOutState+0x1c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6043      	str	r3, [r0, #4]
 8003696:	bd08      	pop	{r3, pc}
 8003698:	20002a1c 	.word	0x20002a1c
 800369c:	20002af0 	.word	0x20002af0

080036a0 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80036a0:	b538      	push	{r3, r4, r5, lr}
 80036a2:	460d      	mov	r5, r1
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80036a4:	4604      	mov	r4, r0
 80036a6:	b910      	cbnz	r0, 80036ae <xTaskCheckForTimeOut+0xe>
 80036a8:	f7ff f80a 	bl	80026c0 <ulPortSetInterruptMask>
 80036ac:	e7fe      	b.n	80036ac <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 80036ae:	b911      	cbnz	r1, 80036b6 <xTaskCheckForTimeOut+0x16>
 80036b0:	f7ff f806 	bl	80026c0 <ulPortSetInterruptMask>
 80036b4:	e7fe      	b.n	80036b4 <xTaskCheckForTimeOut+0x14>

	taskENTER_CRITICAL();
 80036b6:	f7ff f819 	bl	80026ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80036ba:	4b0e      	ldr	r3, [pc, #56]	; (80036f4 <xTaskCheckForTimeOut+0x54>)
 80036bc:	6819      	ldr	r1, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 80036be:	682b      	ldr	r3, [r5, #0]
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	d010      	beq.n	80036e6 <xTaskCheckForTimeOut+0x46>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80036c4:	4a0c      	ldr	r2, [pc, #48]	; (80036f8 <xTaskCheckForTimeOut+0x58>)
 80036c6:	6820      	ldr	r0, [r4, #0]
 80036c8:	6812      	ldr	r2, [r2, #0]
 80036ca:	4290      	cmp	r0, r2
 80036cc:	6862      	ldr	r2, [r4, #4]
 80036ce:	d001      	beq.n	80036d4 <xTaskCheckForTimeOut+0x34>
 80036d0:	4291      	cmp	r1, r2
 80036d2:	d20a      	bcs.n	80036ea <xTaskCheckForTimeOut+0x4a>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 80036d4:	1a88      	subs	r0, r1, r2
 80036d6:	4283      	cmp	r3, r0
 80036d8:	d907      	bls.n	80036ea <xTaskCheckForTimeOut+0x4a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 80036da:	1a52      	subs	r2, r2, r1
 80036dc:	4413      	add	r3, r2
 80036de:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 80036e0:	4620      	mov	r0, r4
 80036e2:	f7ff ffcd 	bl	8003680 <vTaskSetTimeOutState>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
 80036e6:	2400      	movs	r4, #0
 80036e8:	e000      	b.n	80036ec <xTaskCheckForTimeOut+0x4c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 80036ea:	2401      	movs	r4, #1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
 80036ec:	f7ff f81c 	bl	8002728 <vPortExitCritical>

	return xReturn;
}
 80036f0:	4620      	mov	r0, r4
 80036f2:	bd38      	pop	{r3, r4, r5, pc}
 80036f4:	20002af0 	.word	0x20002af0
 80036f8:	20002a1c 	.word	0x20002a1c

080036fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
 80036fc:	4b01      	ldr	r3, [pc, #4]	; (8003704 <vTaskMissedYield+0x8>)
 80036fe:	2201      	movs	r2, #1
 8003700:	601a      	str	r2, [r3, #0]
 8003702:	4770      	bx	lr
 8003704:	20002b40 	.word	0x20002b40

08003708 <eTaskConfirmSleepModeStatus>:
	{
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
	eSleepModeStatus eReturn = eStandardSleep;

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8003708:	4b08      	ldr	r3, [pc, #32]	; (800372c <eTaskConfirmSleepModeStatus+0x24>)
 800370a:	6818      	ldr	r0, [r3, #0]
 800370c:	b960      	cbnz	r0, 8003728 <eTaskConfirmSleepModeStatus+0x20>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
		}
		else if( xYieldPending != pdFALSE )
 800370e:	4b08      	ldr	r3, [pc, #32]	; (8003730 <eTaskConfirmSleepModeStatus+0x28>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	b953      	cbnz	r3, 800372a <eTaskConfirmSleepModeStatus+0x22>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8003714:	4b07      	ldr	r3, [pc, #28]	; (8003734 <eTaskConfirmSleepModeStatus+0x2c>)
 8003716:	6818      	ldr	r0, [r3, #0]
 8003718:	4b07      	ldr	r3, [pc, #28]	; (8003738 <eTaskConfirmSleepModeStatus+0x30>)
 800371a:	3801      	subs	r0, #1
 800371c:	681b      	ldr	r3, [r3, #0]
			{
				eReturn = eNoTasksWaitingTimeout;
 800371e:	4283      	cmp	r3, r0
 8003720:	bf14      	ite	ne
 8003722:	2001      	movne	r0, #1
 8003724:	2002      	moveq	r0, #2
 8003726:	4770      	bx	lr
	eSleepModeStatus eReturn = eStandardSleep;

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8003728:	2000      	movs	r0, #0
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
	}
 800372a:	4770      	bx	lr
 800372c:	20002af8 	.word	0x20002af8
 8003730:	20002b40 	.word	0x20002b40
 8003734:	20002b10 	.word	0x20002b10
 8003738:	20002b28 	.word	0x20002b28

0800373c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800373c:	4b05      	ldr	r3, [pc, #20]	; (8003754 <xTaskGetSchedulerState+0x18>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	b133      	cbz	r3, 8003750 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003742:	4b05      	ldr	r3, [pc, #20]	; (8003758 <xTaskGetSchedulerState+0x1c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003748:	bf0c      	ite	eq
 800374a:	2002      	moveq	r0, #2
 800374c:	2000      	movne	r0, #0
 800374e:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003750:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 8003752:	4770      	bx	lr
 8003754:	20002a24 	.word	0x20002a24
 8003758:	20002aec 	.word	0x20002aec

0800375c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800375c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8003760:	4604      	mov	r4, r0
 8003762:	2800      	cmp	r0, #0
 8003764:	d03b      	beq.n	80037de <vTaskPriorityInherit+0x82>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003766:	4d1f      	ldr	r5, [pc, #124]	; (80037e4 <vTaskPriorityInherit+0x88>)
 8003768:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800376a:	682a      	ldr	r2, [r5, #0]
 800376c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800376e:	4293      	cmp	r3, r2
 8003770:	d235      	bcs.n	80037de <vTaskPriorityInherit+0x82>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003772:	6982      	ldr	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8003774:	4e1c      	ldr	r6, [pc, #112]	; (80037e8 <vTaskPriorityInherit+0x8c>)
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003776:	2a00      	cmp	r2, #0
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003778:	bfa8      	it	ge
 800377a:	682a      	ldrge	r2, [r5, #0]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 800377c:	f04f 0714 	mov.w	r7, #20
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003780:	bfa8      	it	ge
 8003782:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8003784:	fb07 6303 	mla	r3, r7, r3, r6
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003788:	bfa4      	itt	ge
 800378a:	f1c2 0207 	rsbge	r2, r2, #7
 800378e:	6182      	strge	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8003790:	6942      	ldr	r2, [r0, #20]
 8003792:	429a      	cmp	r2, r3
 8003794:	d120      	bne.n	80037d8 <vTaskPriorityInherit+0x7c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003796:	f100 0804 	add.w	r8, r0, #4
 800379a:	4640      	mov	r0, r8
 800379c:	f7fe ff43 	bl	8002626 <uxListRemove>
 80037a0:	4b12      	ldr	r3, [pc, #72]	; (80037ec <vTaskPriorityInherit+0x90>)
 80037a2:	b948      	cbnz	r0, 80037b8 <vTaskPriorityInherit+0x5c>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80037a4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80037a6:	4347      	muls	r7, r0
 80037a8:	59f2      	ldr	r2, [r6, r7]
 80037aa:	b92a      	cbnz	r2, 80037b8 <vTaskPriorityInherit+0x5c>
 80037ac:	6819      	ldr	r1, [r3, #0]
 80037ae:	2201      	movs	r2, #1
 80037b0:	4082      	lsls	r2, r0
 80037b2:	ea21 0202 	bic.w	r2, r1, r2
 80037b6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80037b8:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 80037ba:	2001      	movs	r0, #1
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80037bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80037be:	4641      	mov	r1, r8
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80037c0:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80037c2:	681c      	ldr	r4, [r3, #0]
 80037c4:	4090      	lsls	r0, r2
 80037c6:	4320      	orrs	r0, r4
 80037c8:	6018      	str	r0, [r3, #0]
 80037ca:	2014      	movs	r0, #20
 80037cc:	fb00 6002 	mla	r0, r0, r2, r6
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80037d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
					prvAddTaskToReadyList( pxTCB );
 80037d4:	f7fe bf03 	b.w	80025de <vListInsertEnd>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80037d8:	682b      	ldr	r3, [r5, #0]
 80037da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037dc:	62c3      	str	r3, [r0, #44]	; 0x2c
 80037de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037e2:	bf00      	nop
 80037e4:	20002ae4 	.word	0x20002ae4
 80037e8:	20002a44 	.word	0x20002a44
 80037ec:	20002b3c 	.word	0x20002b3c

080037f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80037f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 80037f2:	4604      	mov	r4, r0
 80037f4:	b908      	cbnz	r0, 80037fa <xTaskPriorityDisinherit+0xa>
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 80037f6:	2000      	movs	r0, #0
 80037f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80037fa:	4b1c      	ldr	r3, [pc, #112]	; (800386c <xTaskPriorityDisinherit+0x7c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4298      	cmp	r0, r3
 8003800:	d002      	beq.n	8003808 <xTaskPriorityDisinherit+0x18>
 8003802:	f7fe ff5d 	bl	80026c0 <ulPortSetInterruptMask>
 8003806:	e7fe      	b.n	8003806 <xTaskPriorityDisinherit+0x16>

			configASSERT( pxTCB->uxMutexesHeld );
 8003808:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800380a:	b913      	cbnz	r3, 8003812 <xTaskPriorityDisinherit+0x22>
 800380c:	f7fe ff58 	bl	80026c0 <ulPortSetInterruptMask>
 8003810:	e7fe      	b.n	8003810 <xTaskPriorityDisinherit+0x20>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003812:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003814:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8003816:	3b01      	subs	r3, #1

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003818:	4291      	cmp	r1, r2
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800381a:	6503      	str	r3, [r0, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800381c:	d0eb      	beq.n	80037f6 <xTaskPriorityDisinherit+0x6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1e9      	bne.n	80037f6 <xTaskPriorityDisinherit+0x6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8003822:	1d05      	adds	r5, r0, #4
 8003824:	4628      	mov	r0, r5
 8003826:	f7fe fefe 	bl	8002626 <uxListRemove>
 800382a:	4e11      	ldr	r6, [pc, #68]	; (8003870 <xTaskPriorityDisinherit+0x80>)
 800382c:	4a11      	ldr	r2, [pc, #68]	; (8003874 <xTaskPriorityDisinherit+0x84>)
 800382e:	b950      	cbnz	r0, 8003846 <xTaskPriorityDisinherit+0x56>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003830:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003832:	2114      	movs	r1, #20
 8003834:	4379      	muls	r1, r7
 8003836:	5873      	ldr	r3, [r6, r1]
 8003838:	b92b      	cbnz	r3, 8003846 <xTaskPriorityDisinherit+0x56>
 800383a:	6810      	ldr	r0, [r2, #0]
 800383c:	2301      	movs	r3, #1
 800383e:	40bb      	lsls	r3, r7
 8003840:	ea20 0303 	bic.w	r3, r0, r3
 8003844:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003846:	6ce3      	ldr	r3, [r4, #76]	; 0x4c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
					prvAddTaskToReadyList( pxTCB );
 8003848:	6810      	ldr	r0, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800384a:	f1c3 0107 	rsb	r1, r3, #7
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800384e:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003850:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8003852:	2401      	movs	r4, #1
 8003854:	fa04 f103 	lsl.w	r1, r4, r3
 8003858:	4308      	orrs	r0, r1
 800385a:	6010      	str	r0, [r2, #0]
 800385c:	2014      	movs	r0, #20
 800385e:	fb00 6003 	mla	r0, r0, r3, r6
 8003862:	4629      	mov	r1, r5
 8003864:	f7fe febb 	bl	80025de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003868:	4620      	mov	r0, r4
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 800386a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800386c:	20002ae4 	.word	0x20002ae4
 8003870:	20002a44 	.word	0x20002a44
 8003874:	20002b3c 	.word	0x20002b3c

08003878 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003878:	4b04      	ldr	r3, [pc, #16]	; (800388c <pvTaskIncrementMutexHeldCount+0x14>)
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	b11a      	cbz	r2, 8003886 <pvTaskIncrementMutexHeldCount+0xe>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800387e:	6819      	ldr	r1, [r3, #0]
 8003880:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8003882:	3201      	adds	r2, #1
 8003884:	650a      	str	r2, [r1, #80]	; 0x50
		}

		return pxCurrentTCB;
 8003886:	6818      	ldr	r0, [r3, #0]
	}
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	20002ae4 	.word	0x20002ae4

08003890 <configureTimerForRunTimeStats>:
 8003890:	4770      	bx	lr

08003892 <getRunTimeCounterValue>:
}

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 8003892:	2000      	movs	r0, #0
 8003894:	4770      	bx	lr

08003896 <vApplicationIdleHook>:
 8003896:	4770      	bx	lr

08003898 <vApplicationTickHook>:
 8003898:	4770      	bx	lr

0800389a <vApplicationMallocFailedHook>:
}
/* USER CODE END 3 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 800389a:	4770      	bx	lr

0800389c <PreSleepProcessing>:
 800389c:	4770      	bx	lr

0800389e <PostSleepProcessing>:
{
/* place for user code */ 
}

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 800389e:	4770      	bx	lr

080038a0 <microrl_run>:
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/


void microrl_run(void *pvParameters)
{
 80038a0:	b508      	push	{r3, lr}
	microrl_terminalInit();
 80038a2:	f000 fbc9 	bl	8004038 <microrl_terminalInit>
	while(1)
	{
		microrl_terminalProcess();
 80038a6:	f000 fba1 	bl	8003fec <microrl_terminalProcess>
 80038aa:	e7fc      	b.n	80038a6 <microrl_run+0x6>

080038ac <vLedTask>:
	}
}

void vLedTask (void *pvParameters)
{
 80038ac:	b530      	push	{r4, r5, lr}
	char str[50];
	uint32_t cnt = 0;
 80038ae:	2400      	movs	r4, #0
		microrl_terminalProcess();
	}
}

void vLedTask (void *pvParameters)
{
 80038b0:	b08f      	sub	sp, #60	; 0x3c
	char str[50];
	uint32_t cnt = 0;

    while(1)
    {
    	vTaskDelay(2000);
 80038b2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80038b6:	f7ff fdad 	bl	8003414 <vTaskDelay>
		sprintf(str,"LedTask cnt: %d", cnt++);
 80038ba:	4622      	mov	r2, r4
 80038bc:	490b      	ldr	r1, [pc, #44]	; (80038ec <vLedTask+0x40>)
 80038be:	a801      	add	r0, sp, #4
 80038c0:	f000 fcec 	bl	800429c <siprintf>
 80038c4:	1c65      	adds	r5, r4, #1
		microrl_printString (str);
 80038c6:	a801      	add	r0, sp, #4
 80038c8:	f000 fbf4 	bl	80040b4 <microrl_printString>
		sprintf(str,"LedTask cnt: %d", cnt++);
 80038cc:	462a      	mov	r2, r5
 80038ce:	4907      	ldr	r1, [pc, #28]	; (80038ec <vLedTask+0x40>)
 80038d0:	a801      	add	r0, sp, #4
 80038d2:	f000 fce3 	bl	800429c <siprintf>
		microrl_printString (str);
 80038d6:	a801      	add	r0, sp, #4
 80038d8:	f000 fbec 	bl	80040b4 <microrl_printString>
    	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80038dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038e0:	4803      	ldr	r0, [pc, #12]	; (80038f0 <vLedTask+0x44>)
    while(1)
    {
    	vTaskDelay(2000);
		sprintf(str,"LedTask cnt: %d", cnt++);
		microrl_printString (str);
		sprintf(str,"LedTask cnt: %d", cnt++);
 80038e2:	3402      	adds	r4, #2
		microrl_printString (str);
    	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80038e4:	f7fc fe72 	bl	80005cc <HAL_GPIO_TogglePin>
 80038e8:	e7e3      	b.n	80038b2 <vLedTask+0x6>
 80038ea:	bf00      	nop
 80038ec:	08004b2b 	.word	0x08004b2b
 80038f0:	40011000 	.word	0x40011000

080038f4 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80038f4:	b530      	push	{r4, r5, lr}
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80038f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80038fa:	b097      	sub	sp, #92	; 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80038fc:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80038fe:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003900:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003902:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003904:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003906:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003908:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800390c:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800390e:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003910:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003912:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003914:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003916:	f7fd fa4d 	bl	8000db4 <HAL_RCC_OscConfig>
 800391a:	b100      	cbz	r0, 800391e <SystemClock_Config+0x2a>
 800391c:	e7fe      	b.n	800391c <SystemClock_Config+0x28>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800391e:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003920:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003922:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003926:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003928:	4621      	mov	r1, r4
 800392a:	a801      	add	r0, sp, #4
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800392c:	9501      	str	r5, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800392e:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003930:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003932:	f7fd fce7 	bl	8001304 <HAL_RCC_ClockConfig>
 8003936:	b100      	cbz	r0, 800393a <SystemClock_Config+0x46>
 8003938:	e7fe      	b.n	8003938 <SystemClock_Config+0x44>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800393a:	2310      	movs	r3, #16
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800393c:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800393e:	a806      	add	r0, sp, #24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003940:	9306      	str	r3, [sp, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003942:	f7fd fd97 	bl	8001474 <HAL_RCCEx_PeriphCLKConfig>
 8003946:	4604      	mov	r4, r0
 8003948:	b100      	cbz	r0, 800394c <SystemClock_Config+0x58>
 800394a:	e7fe      	b.n	800394a <SystemClock_Config+0x56>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800394c:	f7fd fd8c 	bl	8001468 <HAL_RCC_GetHCLKFreq>
 8003950:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003954:	fbb0 f0f3 	udiv	r0, r0, r3
 8003958:	f7fc fd2c 	bl	80003b4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800395c:	2004      	movs	r0, #4
 800395e:	f7fc fd3f 	bl	80003e0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8003962:	4622      	mov	r2, r4
 8003964:	4629      	mov	r1, r5
 8003966:	f04f 30ff 	mov.w	r0, #4294967295
 800396a:	f7fc fce3 	bl	8000334 <HAL_NVIC_SetPriority>
}
 800396e:	b017      	add	sp, #92	; 0x5c
 8003970:	bd30      	pop	{r4, r5, pc}
	...

08003974 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8003974:	b500      	push	{lr}
 8003976:	b08d      	sub	sp, #52	; 0x34

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003978:	f7fc fc9e 	bl	80002b8 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 800397c:	f7ff ffba 	bl	80038f4 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003980:	4b24      	ldr	r3, [pc, #144]	; (8003a14 <main+0xa0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8003982:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003986:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8003988:	4823      	ldr	r0, [pc, #140]	; (8003a18 <main+0xa4>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800398a:	f042 0210 	orr.w	r2, r2, #16
 800398e:	619a      	str	r2, [r3, #24]
 8003990:	699a      	ldr	r2, [r3, #24]

	MX_USB_DEVICE_Init();

	consoleInit();

	xTaskCreate(	vLedTask,"led",
 8003992:	2400      	movs	r4, #0
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003994:	f002 0210 	and.w	r2, r2, #16
 8003998:	9205      	str	r2, [sp, #20]
 800399a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800399c:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800399e:	2601      	movs	r6, #1

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80039a0:	f042 0220 	orr.w	r2, r2, #32
 80039a4:	619a      	str	r2, [r3, #24]
 80039a6:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039a8:	2502      	movs	r5, #2

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80039aa:	f002 0220 	and.w	r2, r2, #32
 80039ae:	9206      	str	r2, [sp, #24]
 80039b0:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039b2:	699a      	ldr	r2, [r3, #24]
 80039b4:	f042 0204 	orr.w	r2, r2, #4
 80039b8:	619a      	str	r2, [r3, #24]
 80039ba:	699b      	ldr	r3, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80039bc:	2200      	movs	r2, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	9307      	str	r3, [sp, #28]
 80039c4:	9b07      	ldr	r3, [sp, #28]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80039c6:	f7fc fdfd 	bl	80005c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80039ca:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039ce:	a908      	add	r1, sp, #32
 80039d0:	4811      	ldr	r0, [pc, #68]	; (8003a18 <main+0xa4>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80039d2:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039d4:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d6:	950b      	str	r5, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039d8:	f7fc fd0e 	bl	80003f8 <HAL_GPIO_Init>
	SystemClock_Config();

	/* Initialize all configured peripherals */
	MX_GPIO_Init();

	MX_USB_DEVICE_Init();
 80039dc:	f000 f860 	bl	8003aa0 <MX_USB_DEVICE_Init>

	consoleInit();
 80039e0:	f000 faf8 	bl	8003fd4 <consoleInit>

	xTaskCreate(	vLedTask,"led",
 80039e4:	4623      	mov	r3, r4
 80039e6:	2232      	movs	r2, #50	; 0x32
 80039e8:	490c      	ldr	r1, [pc, #48]	; (8003a1c <main+0xa8>)
 80039ea:	9403      	str	r4, [sp, #12]
 80039ec:	9402      	str	r4, [sp, #8]
 80039ee:	9401      	str	r4, [sp, #4]
 80039f0:	9600      	str	r6, [sp, #0]
 80039f2:	480b      	ldr	r0, [pc, #44]	; (8003a20 <main+0xac>)
 80039f4:	f7ff fada 	bl	8002fac <xTaskGenericCreate>
					50,
					NULL,
					tskIDLE_PRIORITY + 1, //     0
					NULL);

	xTaskCreate(	microrl_run,"microrl",
 80039f8:	4623      	mov	r3, r4
 80039fa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80039fe:	4909      	ldr	r1, [pc, #36]	; (8003a24 <main+0xb0>)
 8003a00:	9403      	str	r4, [sp, #12]
 8003a02:	9402      	str	r4, [sp, #8]
 8003a04:	9401      	str	r4, [sp, #4]
 8003a06:	9500      	str	r5, [sp, #0]
 8003a08:	4807      	ldr	r0, [pc, #28]	; (8003a28 <main+0xb4>)
 8003a0a:	f7ff facf 	bl	8002fac <xTaskGenericCreate>
					NULL,
					tskIDLE_PRIORITY + 2,
					NULL);

	/*  ,      . */
	vTaskStartScheduler();
 8003a0e:	f7ff fbb1 	bl	8003174 <vTaskStartScheduler>
 8003a12:	e7fe      	b.n	8003a12 <main+0x9e>
 8003a14:	40021000 	.word	0x40021000
 8003a18:	40011000 	.word	0x40011000
 8003a1c:	08004b3b 	.word	0x08004b3b
 8003a20:	080038ad 	.word	0x080038ad
 8003a24:	08004b3f 	.word	0x08004b3f
 8003a28:	080038a1 	.word	0x080038a1

08003a2c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8003a2c:	e7fe      	b.n	8003a2c <Error_Handler>

08003a2e <NMI_Handler>:
 8003a2e:	4770      	bx	lr

08003a30 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003a30:	e7fe      	b.n	8003a30 <HardFault_Handler>

08003a32 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003a32:	e7fe      	b.n	8003a32 <MemManage_Handler>

08003a34 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003a34:	e7fe      	b.n	8003a34 <BusFault_Handler>

08003a36 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003a36:	e7fe      	b.n	8003a36 <UsageFault_Handler>

08003a38 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8003a38:	4770      	bx	lr

08003a3a <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003a3a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a3c:	f7fc fc4c 	bl	80002d8 <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a40:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  osSystickHandler();
 8003a44:	f7fe bdb3 	b.w	80025ae <osSystickHandler>

08003a48 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003a48:	4801      	ldr	r0, [pc, #4]	; (8003a50 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8003a4a:	f7fc bee7 	b.w	800081c <HAL_PCD_IRQHandler>
 8003a4e:	bf00      	nop
 8003a50:	20003054 	.word	0x20003054

08003a54 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003a54:	4b0f      	ldr	r3, [pc, #60]	; (8003a94 <SystemInit+0x40>)
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	f042 0201 	orr.w	r2, r2, #1
 8003a5c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003a5e:	6859      	ldr	r1, [r3, #4]
 8003a60:	4a0d      	ldr	r2, [pc, #52]	; (8003a98 <SystemInit+0x44>)
 8003a62:	400a      	ands	r2, r1
 8003a64:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003a6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003a70:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a78:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003a80:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003a82:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003a86:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003a88:	4b04      	ldr	r3, [pc, #16]	; (8003a9c <SystemInit+0x48>)
 8003a8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a8e:	609a      	str	r2, [r3, #8]
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	40021000 	.word	0x40021000
 8003a98:	f8ff0000 	.word	0xf8ff0000
 8003a9c:	e000ed00 	.word	0xe000ed00

08003aa0 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 8003aa0:	b510      	push	{r4, lr}
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8003aa2:	4c09      	ldr	r4, [pc, #36]	; (8003ac8 <MX_USB_DEVICE_Init+0x28>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	4909      	ldr	r1, [pc, #36]	; (8003acc <MX_USB_DEVICE_Init+0x2c>)
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f7fe fa61 	bl	8001f70 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 8003aae:	4908      	ldr	r1, [pc, #32]	; (8003ad0 <MX_USB_DEVICE_Init+0x30>)
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	f7fe fa72 	bl	8001f9a <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	4906      	ldr	r1, [pc, #24]	; (8003ad4 <MX_USB_DEVICE_Init+0x34>)
 8003aba:	f7fe fa1a 	bl	8001ef2 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8003abe:	4620      	mov	r0, r4

}
 8003ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);

  USBD_Start(&hUsbDeviceFS);
 8003ac4:	f7fe ba70 	b.w	8001fa8 <USBD_Start>
 8003ac8:	20002da8 	.word	0x20002da8
 8003acc:	20000128 	.word	0x20000128
 8003ad0:	20000044 	.word	0x20000044
 8003ad4:	20000118 	.word	0x20000118

08003ad8 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
  /* USER CODE END 4 */ 
}
 8003ad8:	2000      	movs	r0, #0
 8003ada:	4770      	bx	lr

08003adc <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8003adc:	2000      	movs	r0, #0
 8003ade:	4770      	bx	lr

08003ae0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	4605      	mov	r5, r0
//	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &UserRxBufferFS[0]);
//	USBD_CDC_ReceivePacket(&hUsbDeviceFS);

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
 8003ae4:	680c      	ldr	r4, [r1, #0]
		memcpy(received_data, Buf, received_data_size);
 8003ae6:	4e0d      	ldr	r6, [pc, #52]	; (8003b1c <CDC_Receive_FS+0x3c>)
//	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &UserRxBufferFS[0]);
//	USBD_CDC_ReceivePacket(&hUsbDeviceFS);

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
 8003ae8:	4b0d      	ldr	r3, [pc, #52]	; (8003b20 <CDC_Receive_FS+0x40>)
		memcpy(received_data, Buf, received_data_size);
 8003aea:	4622      	mov	r2, r4
 8003aec:	4601      	mov	r1, r0
 8003aee:	4630      	mov	r0, r6
//	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &UserRxBufferFS[0]);
//	USBD_CDC_ReceivePacket(&hUsbDeviceFS);

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
 8003af0:	601c      	str	r4, [r3, #0]
		memcpy(received_data, Buf, received_data_size);
 8003af2:	f000 fba5 	bl	8004240 <memcpy>
		receive_total += received_data_size;
 8003af6:	4a0b      	ldr	r2, [pc, #44]	; (8003b24 <CDC_Receive_FS+0x44>)

//		microrl_printString ((char *)received_data);

		ConsoleInput(received_data, received_data_size);
 8003af8:	4621      	mov	r1, r4

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 8003afa:	6813      	ldr	r3, [r2, #0]

//		microrl_printString ((char *)received_data);

		ConsoleInput(received_data, received_data_size);
 8003afc:	4630      	mov	r0, r6

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 8003afe:	4423      	add	r3, r4
//		memcpy(UserRxBufferFS, Buf, received_data_size);
//
//		ConsoleInput(UserRxBufferFS, received_data_size);

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8003b00:	4c09      	ldr	r4, [pc, #36]	; (8003b28 <CDC_Receive_FS+0x48>)

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 8003b02:	6013      	str	r3, [r2, #0]

//		microrl_printString ((char *)received_data);

		ConsoleInput(received_data, received_data_size);
 8003b04:	f000 fb56 	bl	80041b4 <ConsoleInput>
//		memcpy(UserRxBufferFS, Buf, received_data_size);
//
//		ConsoleInput(UserRxBufferFS, received_data_size);

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8003b08:	4629      	mov	r1, r5
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	f7fe fa00 	bl	8001f10 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8003b10:	4620      	mov	r0, r4
 8003b12:	f7fe fa1a 	bl	8001f4a <USBD_CDC_ReceivePacket>

  return (USBD_OK);
  /* USER CODE END 6 */ 
}
 8003b16:	2000      	movs	r0, #0
 8003b18:	bd70      	pop	{r4, r5, r6, pc}
 8003b1a:	bf00      	nop
 8003b1c:	20003010 	.word	0x20003010
 8003b20:	20002fcc 	.word	0x20002fcc
 8003b24:	20002b44 	.word	0x20002b44
 8003b28:	20002da8 	.word	0x20002da8

08003b2c <CDC_Init_FS>:
  *         Initializes the CDC media low layer over the FS USB IP
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{ 
 8003b2c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 3 */ 
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8003b2e:	4c06      	ldr	r4, [pc, #24]	; (8003b48 <CDC_Init_FS+0x1c>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	4906      	ldr	r1, [pc, #24]	; (8003b4c <CDC_Init_FS+0x20>)
 8003b34:	4620      	mov	r0, r4
 8003b36:	f7fe f9e3 	bl	8001f00 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8003b3a:	4905      	ldr	r1, [pc, #20]	; (8003b50 <CDC_Init_FS+0x24>)
 8003b3c:	4620      	mov	r0, r4
 8003b3e:	f7fe f9e7 	bl	8001f10 <USBD_CDC_SetRxBuffer>

  return (USBD_OK);
  /* USER CODE END 3 */ 
}
 8003b42:	2000      	movs	r0, #0
 8003b44:	bd10      	pop	{r4, pc}
 8003b46:	bf00      	nop
 8003b48:	20002da8 	.word	0x20002da8
 8003b4c:	20003011 	.word	0x20003011
 8003b50:	20002fd0 	.word	0x20002fd0

08003b54 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8003b54:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8003b56:	4c09      	ldr	r4, [pc, #36]	; (8003b7c <CDC_Transmit_FS+0x28>)
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8003b58:	460a      	mov	r2, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8003b5a:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 8003b5e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003b62:	b943      	cbnz	r3, 8003b76 <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8003b64:	4601      	mov	r1, r0
 8003b66:	4620      	mov	r0, r4
 8003b68:	f7fe f9ca 	bl	8001f00 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8003b6c:	4620      	mov	r0, r4
  /* USER CODE END 7 */ 
  return result;
}
 8003b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
  if (hcdc->TxState != 0){
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8003b72:	f7fe b9d3 	b.w	8001f1c <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */ 
  return result;
}
 8003b76:	2001      	movs	r0, #1
 8003b78:	bd10      	pop	{r4, pc}
 8003b7a:	bf00      	nop
 8003b7c:	20002da8 	.word	0x20002da8

08003b80 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003b80:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 8003b82:	4b0d      	ldr	r3, [pc, #52]	; (8003bb8 <HAL_PCD_MspInit+0x38>)
 8003b84:	6802      	ldr	r2, [r0, #0]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d112      	bne.n	8003bb0 <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003b8a:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 8003b8e:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8003b90:	2014      	movs	r0, #20
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003b92:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003b96:	61da      	str	r2, [r3, #28]
 8003b98:	69db      	ldr	r3, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8003b9a:	2200      	movs	r2, #0
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003b9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ba0:	9301      	str	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8003ba2:	2105      	movs	r1, #5
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003ba4:	9b01      	ldr	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8003ba6:	f7fc fbc5 	bl	8000334 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003baa:	2014      	movs	r0, #20
 8003bac:	f7fc fbf6 	bl	800039c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8003bb0:	b003      	add	sp, #12
 8003bb2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003bb6:	bf00      	nop
 8003bb8:	40005c00 	.word	0x40005c00

08003bbc <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003bbc:	f500 717b 	add.w	r1, r0, #1004	; 0x3ec
 8003bc0:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8003bc4:	f7fe ba07 	b.w	8001fd6 <USBD_LL_SetupStage>

08003bc8 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003bc8:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8003bcc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003bd0:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8003bd4:	f7fe ba2c 	b.w	8002030 <USBD_LL_DataOutStage>

08003bd8 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003bd8:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8003bdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bde:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8003be2:	f7fe ba56 	b.w	8002092 <USBD_LL_DataInStage>

08003be6 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8003be6:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8003bea:	f7fe bad1 	b.w	8002190 <USBD_LL_SOF>

08003bee <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8003bee:	b510      	push	{r4, lr}
 8003bf0:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;    
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8003bf8:	f7fe fab8 	bl	800216c <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003bfc:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
}
 8003c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003c04:	f7fe ba93 	b.w	800212e <USBD_LL_Reset>

08003c08 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8003c08:	b510      	push	{r4, lr}
 8003c0a:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003c0c:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8003c10:	f7fe faaf 	bl	8002172 <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */  
  if (hpcd->Init.low_power_enable)
 8003c14:	69a3      	ldr	r3, [r4, #24]
 8003c16:	b123      	cbz	r3, 8003c22 <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003c18:	4a02      	ldr	r2, [pc, #8]	; (8003c24 <HAL_PCD_SuspendCallback+0x1c>)
 8003c1a:	6913      	ldr	r3, [r2, #16]
 8003c1c:	f043 0306 	orr.w	r3, r3, #6
 8003c20:	6113      	str	r3, [r2, #16]
 8003c22:	bd10      	pop	{r4, pc}
 8003c24:	e000ed00 	.word	0xe000ed00

08003c28 <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003c28:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8003c2c:	f7fe baaa 	b.w	8002184 <USBD_LL_Resume>

08003c30 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8003c30:	b510      	push	{r4, lr}
 8003c32:	4604      	mov	r4, r0
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8003c34:	491d      	ldr	r1, [pc, #116]	; (8003cac <USBD_LL_Init+0x7c>)
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 8003c36:	481e      	ldr	r0, [pc, #120]	; (8003cb0 <USBD_LL_Init+0x80>)
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8003c38:	2302      	movs	r3, #2
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	f04f 0e03 	mov.w	lr, #3
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 8003c40:	f8c0 441c 	str.w	r4, [r0, #1052]	; 0x41c
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8003c44:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
  pdev->pData = &hpcd_USB_FS;
 8003c48:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8003c50:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8003c52:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8003c54:	f7fc fcbe 	bl	80005d4 <HAL_PCD_Init>
 8003c58:	b108      	cbz	r0, 8003c5e <USBD_LL_Init+0x2e>
  {
    Error_Handler();
 8003c5a:	f7ff fee7 	bl	8003a2c <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8003c5e:	2200      	movs	r2, #0
 8003c60:	4611      	mov	r1, r2
 8003c62:	2318      	movs	r3, #24
 8003c64:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8003c68:	f7fd f88c 	bl	8000d84 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8003c6c:	2358      	movs	r3, #88	; 0x58
 8003c6e:	2200      	movs	r2, #0
 8003c70:	2180      	movs	r1, #128	; 0x80
 8003c72:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8003c76:	f7fd f885 	bl	8000d84 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 8003c7a:	23c0      	movs	r3, #192	; 0xc0
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	2181      	movs	r1, #129	; 0x81
 8003c80:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8003c84:	f7fd f87e 	bl	8000d84 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8003c88:	f44f 7388 	mov.w	r3, #272	; 0x110
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	2101      	movs	r1, #1
 8003c90:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8003c94:	f7fd f876 	bl	8000d84 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 8003c98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2182      	movs	r1, #130	; 0x82
 8003ca0:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8003ca4:	f7fd f86e 	bl	8000d84 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
}
 8003ca8:	2000      	movs	r0, #0
 8003caa:	bd10      	pop	{r4, pc}
 8003cac:	40005c00 	.word	0x40005c00
 8003cb0:	20003054 	.word	0x20003054

08003cb4 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8003cb4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8003cb6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003cba:	f7fc fcf5 	bl	80006a8 <HAL_PCD_Start>
 8003cbe:	2803      	cmp	r0, #3
 8003cc0:	bf9a      	itte	ls
 8003cc2:	4b02      	ldrls	r3, [pc, #8]	; (8003ccc <USBD_LL_Start+0x18>)
 8003cc4:	5c18      	ldrbls	r0, [r3, r0]
 8003cc6:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8003cc8:	bd08      	pop	{r3, pc}
 8003cca:	bf00      	nop
 8003ccc:	08004b57 	.word	0x08004b57

08003cd0 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8003cd0:	b510      	push	{r4, lr}
 8003cd2:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 8003cd4:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003cd8:	4613      	mov	r3, r2
 8003cda:	4622      	mov	r2, r4
 8003cdc:	f7fc fd0f 	bl	80006fe <HAL_PCD_EP_Open>
 8003ce0:	2803      	cmp	r0, #3
 8003ce2:	bf9a      	itte	ls
 8003ce4:	4b01      	ldrls	r3, [pc, #4]	; (8003cec <USBD_LL_OpenEP+0x1c>)
 8003ce6:	5c18      	ldrbls	r0, [r3, r0]
 8003ce8:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8003cea:	bd10      	pop	{r4, pc}
 8003cec:	08004b57 	.word	0x08004b57

08003cf0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8003cf0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003cf2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003cf6:	f7fc fd25 	bl	8000744 <HAL_PCD_EP_Close>
 8003cfa:	2803      	cmp	r0, #3
 8003cfc:	bf9a      	itte	ls
 8003cfe:	4b02      	ldrls	r3, [pc, #8]	; (8003d08 <USBD_LL_CloseEP+0x18>)
 8003d00:	5c18      	ldrbls	r0, [r3, r0]
 8003d02:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8003d04:	bd08      	pop	{r3, pc}
 8003d06:	bf00      	nop
 8003d08:	08004b57 	.word	0x08004b57

08003d0c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8003d0c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003d0e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003d12:	f7fc ffeb 	bl	8000cec <HAL_PCD_EP_SetStall>
 8003d16:	2803      	cmp	r0, #3
 8003d18:	bf9a      	itte	ls
 8003d1a:	4b02      	ldrls	r3, [pc, #8]	; (8003d24 <USBD_LL_StallEP+0x18>)
 8003d1c:	5c18      	ldrbls	r0, [r3, r0]
 8003d1e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8003d20:	bd08      	pop	{r3, pc}
 8003d22:	bf00      	nop
 8003d24:	08004b57 	.word	0x08004b57

08003d28 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8003d28:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8003d2a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003d2e:	f7fd f806 	bl	8000d3e <HAL_PCD_EP_ClrStall>
 8003d32:	2803      	cmp	r0, #3
 8003d34:	bf9a      	itte	ls
 8003d36:	4b02      	ldrls	r3, [pc, #8]	; (8003d40 <USBD_LL_ClearStallEP+0x18>)
 8003d38:	5c18      	ldrbls	r0, [r3, r0]
 8003d3a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8003d3c:	bd08      	pop	{r3, pc}
 8003d3e:	bf00      	nop
 8003d40:	08004b57 	.word	0x08004b57

08003d44 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8003d44:	060a      	lsls	r2, r1, #24
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8003d46:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8003d4a:	bf45      	ittet	mi
 8003d4c:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8003d50:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8003d54:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8003d58:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8003d5c:	bf58      	it	pl
 8003d5e:	f893 020a 	ldrbpl.w	r0, [r3, #522]	; 0x20a
  }
}
 8003d62:	4770      	bx	lr

08003d64 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8003d64:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8003d66:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003d6a:	f7fc fcb4 	bl	80006d6 <HAL_PCD_SetAddress>
 8003d6e:	2803      	cmp	r0, #3
 8003d70:	bf9a      	itte	ls
 8003d72:	4b02      	ldrls	r3, [pc, #8]	; (8003d7c <USBD_LL_SetUSBAddress+0x18>)
 8003d74:	5c18      	ldrbls	r0, [r3, r0]
 8003d76:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8003d78:	bd08      	pop	{r3, pc}
 8003d7a:	bf00      	nop
 8003d7c:	08004b57 	.word	0x08004b57

08003d80 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8003d80:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8003d82:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003d86:	f7fc fd29 	bl	80007dc <HAL_PCD_EP_Transmit>
 8003d8a:	2803      	cmp	r0, #3
 8003d8c:	bf9a      	itte	ls
 8003d8e:	4b02      	ldrls	r3, [pc, #8]	; (8003d98 <USBD_LL_Transmit+0x18>)
 8003d90:	5c18      	ldrbls	r0, [r3, r0]
 8003d92:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8003d94:	bd08      	pop	{r3, pc}
 8003d96:	bf00      	nop
 8003d98:	08004b57 	.word	0x08004b57

08003d9c <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8003d9c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8003d9e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003da2:	f7fc fcf0 	bl	8000786 <HAL_PCD_EP_Receive>
 8003da6:	2803      	cmp	r0, #3
 8003da8:	bf9a      	itte	ls
 8003daa:	4b02      	ldrls	r3, [pc, #8]	; (8003db4 <USBD_LL_PrepareReceive+0x18>)
 8003dac:	5c18      	ldrbls	r0, [r3, r0]
 8003dae:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8003db0:	bd08      	pop	{r3, pc}
 8003db2:	bf00      	nop
 8003db4:	08004b57 	.word	0x08004b57

08003db8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 8003db8:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8003dba:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003dbe:	f7fc fd06 	bl	80007ce <HAL_PCD_EP_GetRxCount>
}
 8003dc2:	bd08      	pop	{r3, pc}

08003dc4 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8003dc4:	4800      	ldr	r0, [pc, #0]	; (8003dc8 <USBD_static_malloc+0x4>)
 8003dc6:	4770      	bx	lr
 8003dc8:	20002b48 	.word	0x20002b48

08003dcc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8003dcc:	4770      	bx	lr

08003dce <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8003dce:	4770      	bx	lr

08003dd0 <USBD_FS_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8003dd0:	2312      	movs	r3, #18
 8003dd2:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8003dd4:	4800      	ldr	r0, [pc, #0]	; (8003dd8 <USBD_FS_DeviceDescriptor+0x8>)
 8003dd6:	4770      	bx	lr
 8003dd8:	20000148 	.word	0x20000148

08003ddc <USBD_FS_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 8003ddc:	2304      	movs	r3, #4
 8003dde:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8003de0:	4800      	ldr	r0, [pc, #0]	; (8003de4 <USBD_FS_LangIDStrDescriptor+0x8>)
 8003de2:	4770      	bx	lr
 8003de4:	20000144 	.word	0x20000144

08003de8 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8003de8:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8003dea:	4c04      	ldr	r4, [pc, #16]	; (8003dfc <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8003dec:	460a      	mov	r2, r1
 8003dee:	4804      	ldr	r0, [pc, #16]	; (8003e00 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8003df0:	4621      	mov	r1, r4
 8003df2:	f7fe fb7e 	bl	80024f2 <USBD_GetString>
  return USBD_StrDesc;
}
 8003df6:	4620      	mov	r0, r4
 8003df8:	bd10      	pop	{r4, pc}
 8003dfa:	bf00      	nop
 8003dfc:	20003474 	.word	0x20003474
 8003e00:	08004b5b 	.word	0x08004b5b

08003e04 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8003e04:	b510      	push	{r4, lr}
  if(speed == 0)
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8003e06:	4c04      	ldr	r4, [pc, #16]	; (8003e18 <USBD_FS_ProductStrDescriptor+0x14>)
 8003e08:	460a      	mov	r2, r1
 8003e0a:	4804      	ldr	r0, [pc, #16]	; (8003e1c <USBD_FS_ProductStrDescriptor+0x18>)
 8003e0c:	4621      	mov	r1, r4
 8003e0e:	f7fe fb70 	bl	80024f2 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8003e12:	4620      	mov	r0, r4
 8003e14:	bd10      	pop	{r4, pc}
 8003e16:	bf00      	nop
 8003e18:	20003474 	.word	0x20003474
 8003e1c:	08004b6e 	.word	0x08004b6e

08003e20 <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8003e20:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8003e22:	4c04      	ldr	r4, [pc, #16]	; (8003e34 <USBD_FS_SerialStrDescriptor+0x14>)
 8003e24:	460a      	mov	r2, r1
 8003e26:	4804      	ldr	r0, [pc, #16]	; (8003e38 <USBD_FS_SerialStrDescriptor+0x18>)
 8003e28:	4621      	mov	r1, r4
 8003e2a:	f7fe fb62 	bl	80024f2 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8003e2e:	4620      	mov	r0, r4
 8003e30:	bd10      	pop	{r4, pc}
 8003e32:	bf00      	nop
 8003e34:	20003474 	.word	0x20003474
 8003e38:	08004b84 	.word	0x08004b84

08003e3c <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8003e3c:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8003e3e:	4c04      	ldr	r4, [pc, #16]	; (8003e50 <USBD_FS_ConfigStrDescriptor+0x14>)
 8003e40:	460a      	mov	r2, r1
 8003e42:	4804      	ldr	r0, [pc, #16]	; (8003e54 <USBD_FS_ConfigStrDescriptor+0x18>)
 8003e44:	4621      	mov	r1, r4
 8003e46:	f7fe fb54 	bl	80024f2 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 8003e4a:	4620      	mov	r0, r4
 8003e4c:	bd10      	pop	{r4, pc}
 8003e4e:	bf00      	nop
 8003e50:	20003474 	.word	0x20003474
 8003e54:	08004b91 	.word	0x08004b91

08003e58 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8003e58:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8003e5a:	4c04      	ldr	r4, [pc, #16]	; (8003e6c <USBD_FS_InterfaceStrDescriptor+0x14>)
 8003e5c:	460a      	mov	r2, r1
 8003e5e:	4804      	ldr	r0, [pc, #16]	; (8003e70 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8003e60:	4621      	mov	r1, r4
 8003e62:	f7fe fb46 	bl	80024f2 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8003e66:	4620      	mov	r0, r4
 8003e68:	bd10      	pop	{r4, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20003474 	.word	0x20003474
 8003e70:	08004b9c 	.word	0x08004b9c

08003e74 <microrl_init>:
	terminal_move_cursor (pThis, cursor);
}

//*****************************************************************************
void microrl_init (microrl_t * pThis, void (*print) (const char *)) 
{
 8003e74:	b570      	push	{r4, r5, r6, lr}
 8003e76:	4604      	mov	r4, r0
 8003e78:	460d      	mov	r5, r1
	memset(pThis->cmdline, 0, _COMMAND_LINE_LEN);
 8003e7a:	2265      	movs	r2, #101	; 0x65
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	3054      	adds	r0, #84	; 0x54
 8003e80:	f000 fa04 	bl	800428c <memset>
#ifdef _USE_HISTORY
	memset(pThis->ring_hist.ring_buf, 0, _RING_HISTORY_LEN);
 8003e84:	2240      	movs	r2, #64	; 0x40
 8003e86:	2100      	movs	r1, #0
 8003e88:	1d20      	adds	r0, r4, #4
 8003e8a:	f000 f9ff 	bl	800428c <memset>
	pThis->ring_hist.begin = 0;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	6463      	str	r3, [r4, #68]	; 0x44
	pThis->ring_hist.end = 0;
 8003e92:	64a3      	str	r3, [r4, #72]	; 0x48
	pThis->ring_hist.cur = 0;
 8003e94:	64e3      	str	r3, [r4, #76]	; 0x4c
#endif
	pThis->cmdlen =0;
 8003e96:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
	pThis->cursor = 0;
 8003e9a:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	pThis->execute = NULL;
 8003e9e:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	pThis->get_completion = NULL;
 8003ea2:	f8c4 30c8 	str.w	r3, [r4, #200]	; 0xc8
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
 8003ea6:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
#endif
	pThis->prompt_str = prompt_default;
 8003eaa:	4b06      	ldr	r3, [pc, #24]	; (8003ec4 <microrl_init+0x50>)
	pThis->print = print;
 8003eac:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
	pThis->execute = NULL;
	pThis->get_completion = NULL;
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
#endif
	pThis->prompt_str = prompt_default;
 8003eb0:	681b      	ldr	r3, [r3, #0]
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
 8003eb2:	4805      	ldr	r0, [pc, #20]	; (8003ec8 <microrl_init+0x54>)
	pThis->execute = NULL;
	pThis->get_completion = NULL;
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
#endif
	pThis->prompt_str = prompt_default;
 8003eb4:	6523      	str	r3, [r4, #80]	; 0x50
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
 8003eb6:	47a8      	blx	r5


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 8003eb8:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8003ebc:	6d20      	ldr	r0, [r4, #80]	; 0x50
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
	print_prompt (pThis);
#endif
}
 8003ebe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 8003ec2:	4718      	bx	r3
 8003ec4:	2000015c 	.word	0x2000015c
 8003ec8:	08004bbc 	.word	0x08004bbc

08003ecc <microrl_set_complete_callback>:
}

//*****************************************************************************
void microrl_set_complete_callback (microrl_t * pThis, char ** (*get_completion)(int, const char* const*))
{
	pThis->get_completion = get_completion;
 8003ecc:	f8c0 10c8 	str.w	r1, [r0, #200]	; 0xc8
 8003ed0:	4770      	bx	lr

08003ed2 <microrl_set_execute_callback>:
}

//*****************************************************************************
void microrl_set_execute_callback (microrl_t * pThis, int (*execute)(int, const char* const*))
{
	pThis->execute = execute;
 8003ed2:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
 8003ed6:	4770      	bx	lr

08003ed8 <microrl_set_sigint_callback>:
}
#ifdef _USE_CTLR_C
//*****************************************************************************
void microrl_set_sigint_callback (microrl_t * pThis, void (*sigintf)(void))
{
	pThis->sigint = sigintf;
 8003ed8:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
 8003edc:	4770      	bx	lr
	...

08003ee0 <prv_sigint>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003ee0:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003ee4:	4905      	ldr	r1, [pc, #20]	; (8003efc <prv_sigint+0x1c>)
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003ee6:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <prv_sigint+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003ee8:	68ca      	ldr	r2, [r1, #12]
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003eea:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	60cb      	str	r3, [r1, #12]
 8003ef2:	f3bf 8f4f 	dsb	sy
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003ef6:	bf00      	nop
 8003ef8:	e7fd      	b.n	8003ef6 <prv_sigint+0x16>
 8003efa:	bf00      	nop
 8003efc:	e000ed00 	.word	0xe000ed00
 8003f00:	05fa0004 	.word	0x05fa0004

08003f04 <prv_complet>:
}

#ifdef _USE_COMPLETE
//TODO simplify this. Quite difficult.
static char ** prv_complet (int argc, const char * const * argv)
{
 8003f04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	static char * compl_world [microrlNUM_OF_TERMINAL_FUNC + 1];
	int j = 0, i;
	compl_world[0] = NULL;
 8003f08:	4d13      	ldr	r5, [pc, #76]	; (8003f58 <prv_complet+0x54>)
 8003f0a:	2400      	movs	r4, #0
	if (argc == 1)	{
 8003f0c:	2801      	cmp	r0, #1
//TODO simplify this. Quite difficult.
static char ** prv_complet (int argc, const char * const * argv)
{
	static char * compl_world [microrlNUM_OF_TERMINAL_FUNC + 1];
	int j = 0, i;
	compl_world[0] = NULL;
 8003f0e:	602c      	str	r4, [r5, #0]
	if (argc == 1)	{
 8003f10:	d11c      	bne.n	8003f4c <prv_complet+0x48>
		char * bit = (char*)argv [argc-1];
		for (i = 0; i < terminalFuncArrayIndex; i++) {
 8003f12:	4626      	mov	r6, r4
 8003f14:	4b11      	ldr	r3, [pc, #68]	; (8003f5c <prv_complet+0x58>)
{
	static char * compl_world [microrlNUM_OF_TERMINAL_FUNC + 1];
	int j = 0, i;
	compl_world[0] = NULL;
	if (argc == 1)	{
		char * bit = (char*)argv [argc-1];
 8003f16:	f8d1 9000 	ldr.w	r9, [r1]
		for (i = 0; i < terminalFuncArrayIndex; i++) {
 8003f1a:	f8d3 8000 	ldr.w	r8, [r3]
			if (strstr(terminalFuncArray[i].name, bit) == terminalFuncArray[i].name) {
 8003f1e:	f8df b040 	ldr.w	fp, [pc, #64]	; 8003f60 <prv_complet+0x5c>
 8003f22:	f04f 0a0c 	mov.w	sl, #12
	static char * compl_world [microrlNUM_OF_TERMINAL_FUNC + 1];
	int j = 0, i;
	compl_world[0] = NULL;
	if (argc == 1)	{
		char * bit = (char*)argv [argc-1];
		for (i = 0; i < terminalFuncArrayIndex; i++) {
 8003f26:	4546      	cmp	r6, r8
 8003f28:	da10      	bge.n	8003f4c <prv_complet+0x48>
			if (strstr(terminalFuncArray[i].name, bit) == terminalFuncArray[i].name) {
 8003f2a:	fb0a f306 	mul.w	r3, sl, r6
 8003f2e:	f853 700b 	ldr.w	r7, [r3, fp]
 8003f32:	4649      	mov	r1, r9
 8003f34:	4638      	mov	r0, r7
 8003f36:	f000 f9d5 	bl	80042e4 <strstr>
 8003f3a:	4287      	cmp	r7, r0
				compl_world [j++] = (char*)(terminalFuncArray[i].name);
 8003f3c:	bf08      	it	eq
 8003f3e:	f845 7024 	streq.w	r7, [r5, r4, lsl #2]
	static char * compl_world [microrlNUM_OF_TERMINAL_FUNC + 1];
	int j = 0, i;
	compl_world[0] = NULL;
	if (argc == 1)	{
		char * bit = (char*)argv [argc-1];
		for (i = 0; i < terminalFuncArrayIndex; i++) {
 8003f42:	f106 0601 	add.w	r6, r6, #1
			if (strstr(terminalFuncArray[i].name, bit) == terminalFuncArray[i].name) {
				compl_world [j++] = (char*)(terminalFuncArray[i].name);
 8003f46:	bf08      	it	eq
 8003f48:	3401      	addeq	r4, #1
 8003f4a:	e7ec      	b.n	8003f26 <prv_complet+0x22>
			}
		}
	}
	compl_world [j] = NULL;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	f845 3024 	str.w	r3, [r5, r4, lsl #2]
	return compl_world;
}
 8003f52:	4801      	ldr	r0, [pc, #4]	; (8003f58 <prv_complet+0x54>)
 8003f54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f58:	20002d68 	.word	0x20002d68
 8003f5c:	20002d98 	.word	0x20002d98
 8003f60:	20003748 	.word	0x20003748

08003f64 <prv_getFuncArrayIndex>:
	microrl_registerExecuteFunc(prv_TerminalFunc_help, "help", "This function allows to view the available options and their descriptions.");
	microrl_registerExecuteFunc(prv_TerminalFunc_clear, "clear", "This function clears the screen.");
}

static int prv_getFuncArrayIndex(const char * name)
{
 8003f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f68:	4606      	mov	r6, r0
	int i;
	for (i = 0; i < terminalFuncArrayIndex; ++i) {
 8003f6a:	4b0c      	ldr	r3, [pc, #48]	; (8003f9c <prv_getFuncArrayIndex+0x38>)
		if (strcmp(name, terminalFuncArray[i].name) == 0)	{
 8003f6c:	f8df 8030 	ldr.w	r8, [pc, #48]	; 8003fa0 <prv_getFuncArrayIndex+0x3c>
}

static int prv_getFuncArrayIndex(const char * name)
{
	int i;
	for (i = 0; i < terminalFuncArrayIndex; ++i) {
 8003f70:	681d      	ldr	r5, [r3, #0]
 8003f72:	2400      	movs	r4, #0
		if (strcmp(name, terminalFuncArray[i].name) == 0)	{
 8003f74:	270c      	movs	r7, #12
}

static int prv_getFuncArrayIndex(const char * name)
{
	int i;
	for (i = 0; i < terminalFuncArrayIndex; ++i) {
 8003f76:	42ac      	cmp	r4, r5
 8003f78:	da09      	bge.n	8003f8e <prv_getFuncArrayIndex+0x2a>
		if (strcmp(name, terminalFuncArray[i].name) == 0)	{
 8003f7a:	fb07 f304 	mul.w	r3, r7, r4
 8003f7e:	4630      	mov	r0, r6
 8003f80:	f853 1008 	ldr.w	r1, [r3, r8]
 8003f84:	f7fc f94e 	bl	8000224 <strcmp>
 8003f88:	b128      	cbz	r0, 8003f96 <prv_getFuncArrayIndex+0x32>
}

static int prv_getFuncArrayIndex(const char * name)
{
	int i;
	for (i = 0; i < terminalFuncArrayIndex; ++i) {
 8003f8a:	3401      	adds	r4, #1
 8003f8c:	e7f3      	b.n	8003f76 <prv_getFuncArrayIndex+0x12>
		if (strcmp(name, terminalFuncArray[i].name) == 0)	{
			return i;
		}
	}
	return (-1);
 8003f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f96:	4620      	mov	r0, r4
}
 8003f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f9c:	20002d98 	.word	0x20002d98
 8003fa0:	20003748 	.word	0x20003748

08003fa4 <microrl_sendString>:
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}

// print to stream callback
void microrl_sendString (const char * str)
{
 8003fa4:	b510      	push	{r4, lr}
 8003fa6:	4604      	mov	r4, r0
//	VCP_DataTx((uint8_t *)str, strlen(str));
	CDC_Transmit_FS((uint8_t *)str, strlen(str));
 8003fa8:	f7fc f946 	bl	8000238 <strlen>
 8003fac:	b281      	uxth	r1, r0
 8003fae:	4620      	mov	r0, r4
}
 8003fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

// print to stream callback
void microrl_sendString (const char * str)
{
//	VCP_DataTx((uint8_t *)str, strlen(str));
	CDC_Transmit_FS((uint8_t *)str, strlen(str));
 8003fb4:	f7ff bdce 	b.w	8003b54 <CDC_Transmit_FS>

08003fb8 <prv_TerminalFunc_clear>:
		microrl_printStringWithEndl("Help is not available for this command.");
	}
}

static int prv_TerminalFunc_clear(int argc, const char * const * argv)
{
 8003fb8:	b508      	push	{r3, lr}
	terminalFuncArrayIndex++;
}

void microrl_printString(const char *str)
{
	microrl_sendString(str);
 8003fba:	4804      	ldr	r0, [pc, #16]	; (8003fcc <prv_TerminalFunc_clear+0x14>)
 8003fbc:	f7ff fff2 	bl	8003fa4 <microrl_sendString>
 8003fc0:	4803      	ldr	r0, [pc, #12]	; (8003fd0 <prv_TerminalFunc_clear+0x18>)
 8003fc2:	f7ff ffef 	bl	8003fa4 <microrl_sendString>
static int prv_TerminalFunc_clear(int argc, const char * const * argv)
{
	microrl_printString ("\033[2J");    // ESC seq for clear entire screen
	microrl_printString ("\033[H");     // ESC seq for move cursor at left-top corner
	return 0;
}
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	bd08      	pop	{r3, pc}
 8003fca:	bf00      	nop
 8003fcc:	08004beb 	.word	0x08004beb
 8003fd0:	08004bf0 	.word	0x08004bf0

08003fd4 <consoleInit>:
static int prv_TerminalFunc_about(int argc, const char * const * argv);
static int prv_TerminalFunc_help(int argc, const char * const * argv);
static int prv_TerminalFunc_clear(int argc, const char * const * argv);

void consoleInit(void)
{
 8003fd4:	b508      	push	{r3, lr}
	xQueueCmdBuffer = xQueueCreate(16, sizeof(char));
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2101      	movs	r1, #1
 8003fda:	2010      	movs	r0, #16
 8003fdc:	f7fe fe92 	bl	8002d04 <xQueueGenericCreate>
 8003fe0:	4b01      	ldr	r3, [pc, #4]	; (8003fe8 <consoleInit+0x14>)
 8003fe2:	6018      	str	r0, [r3, #0]
 8003fe4:	bd08      	pop	{r3, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20002d94 	.word	0x20002d94

08003fec <microrl_terminalProcess>:
}
void microrl_terminalProcess()
{
	uint8_t ch;

	if (xQueueCmdBuffer)
 8003fec:	4b08      	ldr	r3, [pc, #32]	; (8004010 <microrl_terminalProcess+0x24>)
	#ifdef _USE_CTLR_C
	microrl_set_sigint_callback (prl, prv_sigint);
	#endif
}
void microrl_terminalProcess()
{
 8003fee:	b507      	push	{r0, r1, r2, lr}
	uint8_t ch;

	if (xQueueCmdBuffer)
 8003ff0:	6818      	ldr	r0, [r3, #0]
 8003ff2:	b150      	cbz	r0, 800400a <microrl_terminalProcess+0x1e>
	{
//		HAL_GPIO_TogglePin(LED_STAT_GPIO_Port, LED_STAT_Pin);
		xQueueReceive(xQueueCmdBuffer, &ch, portMAX_DELAY);
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8003ffa:	f10d 0107 	add.w	r1, sp, #7
 8003ffe:	f7fe feec 	bl	8002dda <xQueueGenericReceive>
	terminalFuncArrayIndex++;
}

void microrl_printString(const char *str)
{
	microrl_sendString(str);
 8004002:	f10d 0007 	add.w	r0, sp, #7
 8004006:	f7ff ffcd 	bl	8003fa4 <microrl_sendString>
//		HAL_GPIO_TogglePin(LED_STAT_GPIO_Port, LED_STAT_Pin);
		xQueueReceive(xQueueCmdBuffer, &ch, portMAX_DELAY);
		microrl_printString(&ch);
//		microrl_insert_char (prl, (int)ch);
	}
}
 800400a:	b003      	add	sp, #12
 800400c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004010:	20002d94 	.word	0x20002d94

08004014 <microrl_registerExecuteFunc>:

void microrl_registerExecuteFunc(int (*func)(int, const char* const*), const char* name, const char* help)
{
 8004014:	b5f0      	push	{r4, r5, r6, r7, lr}
	assert_param(terminalFuncArrayIndex < microrlNUM_OF_TERMINAL_FUNC);

	terminalFuncArray[terminalFuncArrayIndex].func = func;
 8004016:	4d06      	ldr	r5, [pc, #24]	; (8004030 <microrl_registerExecuteFunc+0x1c>)
 8004018:	240c      	movs	r4, #12
 800401a:	682b      	ldr	r3, [r5, #0]
 800401c:	4f05      	ldr	r7, [pc, #20]	; (8004034 <microrl_registerExecuteFunc+0x20>)
 800401e:	435c      	muls	r4, r3
	terminalFuncArray[terminalFuncArrayIndex].name = name;
	terminalFuncArray[terminalFuncArrayIndex].help = help;

	terminalFuncArrayIndex++;
 8004020:	3301      	adds	r3, #1

void microrl_registerExecuteFunc(int (*func)(int, const char* const*), const char* name, const char* help)
{
	assert_param(terminalFuncArrayIndex < microrlNUM_OF_TERMINAL_FUNC);

	terminalFuncArray[terminalFuncArrayIndex].func = func;
 8004022:	193e      	adds	r6, r7, r4
 8004024:	60b0      	str	r0, [r6, #8]
	terminalFuncArray[terminalFuncArrayIndex].name = name;
 8004026:	5139      	str	r1, [r7, r4]
	terminalFuncArray[terminalFuncArrayIndex].help = help;
 8004028:	6072      	str	r2, [r6, #4]

	terminalFuncArrayIndex++;
 800402a:	602b      	str	r3, [r5, #0]
 800402c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800402e:	bf00      	nop
 8004030:	20002d98 	.word	0x20002d98
 8004034:	20003748 	.word	0x20003748

08004038 <microrl_terminalInit>:
{
	xQueueCmdBuffer = xQueueCreate(16, sizeof(char));
}

void microrl_terminalInit()
{
 8004038:	b510      	push	{r4, lr}
	microrl_sendString(ENDL);
}

static void prv_registerBasicTerminalFuncs()
{
	microrl_registerExecuteFunc(prv_TerminalFunc_about, "about", NULL);
 800403a:	2200      	movs	r2, #0
 800403c:	4910      	ldr	r1, [pc, #64]	; (8004080 <microrl_terminalInit+0x48>)
 800403e:	4811      	ldr	r0, [pc, #68]	; (8004084 <microrl_terminalInit+0x4c>)
 8004040:	f7ff ffe8 	bl	8004014 <microrl_registerExecuteFunc>

void microrl_terminalInit()
{
	prv_registerBasicTerminalFuncs();

	microrl_init(prl, microrl_sendString);
 8004044:	4c10      	ldr	r4, [pc, #64]	; (8004088 <microrl_terminalInit+0x50>)
}

static void prv_registerBasicTerminalFuncs()
{
	microrl_registerExecuteFunc(prv_TerminalFunc_about, "about", NULL);
	microrl_registerExecuteFunc(prv_TerminalFunc_help, "help", "This function allows to view the available options and their descriptions.");
 8004046:	4a11      	ldr	r2, [pc, #68]	; (800408c <microrl_terminalInit+0x54>)
 8004048:	4911      	ldr	r1, [pc, #68]	; (8004090 <microrl_terminalInit+0x58>)
 800404a:	4812      	ldr	r0, [pc, #72]	; (8004094 <microrl_terminalInit+0x5c>)
 800404c:	f7ff ffe2 	bl	8004014 <microrl_registerExecuteFunc>
	microrl_registerExecuteFunc(prv_TerminalFunc_clear, "clear", "This function clears the screen.");
 8004050:	4a11      	ldr	r2, [pc, #68]	; (8004098 <microrl_terminalInit+0x60>)
 8004052:	4912      	ldr	r1, [pc, #72]	; (800409c <microrl_terminalInit+0x64>)
 8004054:	4812      	ldr	r0, [pc, #72]	; (80040a0 <microrl_terminalInit+0x68>)
 8004056:	f7ff ffdd 	bl	8004014 <microrl_registerExecuteFunc>

void microrl_terminalInit()
{
	prv_registerBasicTerminalFuncs();

	microrl_init(prl, microrl_sendString);
 800405a:	6820      	ldr	r0, [r4, #0]
 800405c:	4911      	ldr	r1, [pc, #68]	; (80040a4 <microrl_terminalInit+0x6c>)
 800405e:	f7ff ff09 	bl	8003e74 <microrl_init>
	microrl_set_execute_callback (prl, prv_execute);
 8004062:	6820      	ldr	r0, [r4, #0]
 8004064:	4910      	ldr	r1, [pc, #64]	; (80040a8 <microrl_terminalInit+0x70>)
 8004066:	f7ff ff34 	bl	8003ed2 <microrl_set_execute_callback>

	#ifdef _USE_COMPLETE
	microrl_set_complete_callback (prl, prv_complet);
 800406a:	6820      	ldr	r0, [r4, #0]
 800406c:	490f      	ldr	r1, [pc, #60]	; (80040ac <microrl_terminalInit+0x74>)
 800406e:	f7ff ff2d 	bl	8003ecc <microrl_set_complete_callback>
	#endif

	#ifdef _USE_CTLR_C
	microrl_set_sigint_callback (prl, prv_sigint);
 8004072:	6820      	ldr	r0, [r4, #0]
 8004074:	490e      	ldr	r1, [pc, #56]	; (80040b0 <microrl_terminalInit+0x78>)
	#endif
}
 8004076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	#ifdef _USE_COMPLETE
	microrl_set_complete_callback (prl, prv_complet);
	#endif

	#ifdef _USE_CTLR_C
	microrl_set_sigint_callback (prl, prv_sigint);
 800407a:	f7ff bf2d 	b.w	8003ed8 <microrl_set_sigint_callback>
 800407e:	bf00      	nop
 8004080:	08004bf4 	.word	0x08004bf4
 8004084:	08004105 	.word	0x08004105
 8004088:	20000160 	.word	0x20000160
 800408c:	08004bfa 	.word	0x08004bfa
 8004090:	08004c45 	.word	0x08004c45
 8004094:	0800412d 	.word	0x0800412d
 8004098:	08004c4a 	.word	0x08004c4a
 800409c:	08004c6b 	.word	0x08004c6b
 80040a0:	08003fb9 	.word	0x08003fb9
 80040a4:	08003fa5 	.word	0x08003fa5
 80040a8:	080040cd 	.word	0x080040cd
 80040ac:	08003f05 	.word	0x08003f05
 80040b0:	08003ee1 	.word	0x08003ee1

080040b4 <microrl_printString>:
	terminalFuncArrayIndex++;
}

void microrl_printString(const char *str)
{
	microrl_sendString(str);
 80040b4:	f7ff bf76 	b.w	8003fa4 <microrl_sendString>

080040b8 <microrl_printStringWithEndl>:
}

void microrl_printStringWithEndl(const char *str)
{
 80040b8:	b508      	push	{r3, lr}
	microrl_sendString(str);
 80040ba:	f7ff ff73 	bl	8003fa4 <microrl_sendString>
	microrl_sendString(ENDL);
}
 80040be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void microrl_printStringWithEndl(const char *str)
{
	microrl_sendString(str);
	microrl_sendString(ENDL);
 80040c2:	4801      	ldr	r0, [pc, #4]	; (80040c8 <microrl_printStringWithEndl+0x10>)
 80040c4:	f7ff bf6e 	b.w	8003fa4 <microrl_sendString>
 80040c8:	08004bbc 	.word	0x08004bbc

080040cc <prv_execute>:
	}
	return (-1);
}

static int prv_execute(int argc, const char * const * argv)
{
 80040cc:	b570      	push	{r4, r5, r6, lr}
 80040ce:	4606      	mov	r6, r0
	int funcIndex;

	funcIndex = prv_getFuncArrayIndex(argv[0]);
 80040d0:	6808      	ldr	r0, [r1, #0]
	}
	return (-1);
}

static int prv_execute(int argc, const char * const * argv)
{
 80040d2:	460d      	mov	r5, r1
	int funcIndex;

	funcIndex = prv_getFuncArrayIndex(argv[0]);
 80040d4:	f7ff ff46 	bl	8003f64 <prv_getFuncArrayIndex>
	if (funcIndex == (-1))	{
 80040d8:	1c43      	adds	r3, r0, #1

static int prv_execute(int argc, const char * const * argv)
{
	int funcIndex;

	funcIndex = prv_getFuncArrayIndex(argv[0]);
 80040da:	4604      	mov	r4, r0
	if (funcIndex == (-1))	{
 80040dc:	d009      	beq.n	80040f2 <prv_execute+0x26>
		microrl_printStringWithEndl("Unknown command. Type \"help\" to see available commands");
		return (-1);
	}
	return terminalFuncArray[funcIndex].func(--argc, ++argv);
 80040de:	4b07      	ldr	r3, [pc, #28]	; (80040fc <prv_execute+0x30>)
 80040e0:	220c      	movs	r2, #12
 80040e2:	fb02 3400 	mla	r4, r2, r0, r3
 80040e6:	1d29      	adds	r1, r5, #4
 80040e8:	68a3      	ldr	r3, [r4, #8]
 80040ea:	1e70      	subs	r0, r6, #1
}
 80040ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	funcIndex = prv_getFuncArrayIndex(argv[0]);
	if (funcIndex == (-1))	{
		microrl_printStringWithEndl("Unknown command. Type \"help\" to see available commands");
		return (-1);
	}
	return terminalFuncArray[funcIndex].func(--argc, ++argv);
 80040f0:	4718      	bx	r3
{
	int funcIndex;

	funcIndex = prv_getFuncArrayIndex(argv[0]);
	if (funcIndex == (-1))	{
		microrl_printStringWithEndl("Unknown command. Type \"help\" to see available commands");
 80040f2:	4803      	ldr	r0, [pc, #12]	; (8004100 <prv_execute+0x34>)
 80040f4:	f7ff ffe0 	bl	80040b8 <microrl_printStringWithEndl>
		return (-1);
	}
	return terminalFuncArray[funcIndex].func(--argc, ++argv);
}
 80040f8:	4620      	mov	r0, r4
 80040fa:	bd70      	pop	{r4, r5, r6, pc}
 80040fc:	20003748 	.word	0x20003748
 8004100:	08004c71 	.word	0x08004c71

08004104 <prv_TerminalFunc_about>:
	NVIC_SystemReset();
}
#endif

static int prv_TerminalFunc_about(int argc, const char * const * argv)
{
 8004104:	b508      	push	{r3, lr}
	terminalFuncArrayIndex++;
}

void microrl_printString(const char *str)
{
	microrl_sendString(str);
 8004106:	4804      	ldr	r0, [pc, #16]	; (8004118 <prv_TerminalFunc_about+0x14>)
 8004108:	f7ff ff4c 	bl	8003fa4 <microrl_sendString>
#endif

static int prv_TerminalFunc_about(int argc, const char * const * argv)
{
	microrl_printString("Microrl based terminal. Ver. ");
	microrl_printStringWithEndl(MICRORL_LIB_VER);
 800410c:	4803      	ldr	r0, [pc, #12]	; (800411c <prv_TerminalFunc_about+0x18>)
 800410e:	f7ff ffd3 	bl	80040b8 <microrl_printStringWithEndl>
	return 0;
}
 8004112:	2000      	movs	r0, #0
 8004114:	bd08      	pop	{r3, pc}
 8004116:	bf00      	nop
 8004118:	08004ca8 	.word	0x08004ca8
 800411c:	08004cc6 	.word	0x08004cc6

08004120 <microrl_printEndl>:
	microrl_sendString(ENDL);
}

void microrl_printEndl()
{
	microrl_sendString(ENDL);
 8004120:	4801      	ldr	r0, [pc, #4]	; (8004128 <microrl_printEndl+0x8>)
 8004122:	f7ff bf3f 	b.w	8003fa4 <microrl_sendString>
 8004126:	bf00      	nop
 8004128:	08004bbc 	.word	0x08004bbc

0800412c <prv_TerminalFunc_help>:
	microrl_printStringWithEndl(MICRORL_LIB_VER);
	return 0;
}

static int prv_TerminalFunc_help(int argc, const char * const * argv)
{
 800412c:	b570      	push	{r4, r5, r6, lr}
	switch (argc)
 800412e:	4604      	mov	r4, r0
 8004130:	b110      	cbz	r0, 8004138 <prv_TerminalFunc_help+0xc>
 8004132:	2801      	cmp	r0, #1
 8004134:	d01a      	beq.n	800416c <prv_TerminalFunc_help+0x40>
 8004136:	e028      	b.n	800418a <prv_TerminalFunc_help+0x5e>
	return 0;
}

static void prv_printMainHelp()
{
	microrl_printStringWithEndl("type \"help\" <command> for more details.");
 8004138:	4816      	ldr	r0, [pc, #88]	; (8004194 <prv_TerminalFunc_help+0x68>)
 800413a:	f7ff ffbd 	bl	80040b8 <microrl_printStringWithEndl>
	microrl_printEndl();
 800413e:	f7ff ffef 	bl	8004120 <microrl_printEndl>
	microrl_printStringWithEndl("Available commands:");
 8004142:	4815      	ldr	r0, [pc, #84]	; (8004198 <prv_TerminalFunc_help+0x6c>)
 8004144:	f7ff ffb8 	bl	80040b8 <microrl_printStringWithEndl>
	int i;
	for (i = 0; i < terminalFuncArrayIndex; ++i) {
 8004148:	4d14      	ldr	r5, [pc, #80]	; (800419c <prv_TerminalFunc_help+0x70>)
		microrl_printString(terminalFuncArray[i].name);
 800414a:	4e15      	ldr	r6, [pc, #84]	; (80041a0 <prv_TerminalFunc_help+0x74>)
{
	microrl_printStringWithEndl("type \"help\" <command> for more details.");
	microrl_printEndl();
	microrl_printStringWithEndl("Available commands:");
	int i;
	for (i = 0; i < terminalFuncArrayIndex; ++i) {
 800414c:	682b      	ldr	r3, [r5, #0]
 800414e:	429c      	cmp	r4, r3
 8004150:	da09      	bge.n	8004166 <prv_TerminalFunc_help+0x3a>
		microrl_printString(terminalFuncArray[i].name);
 8004152:	230c      	movs	r3, #12
 8004154:	4363      	muls	r3, r4
	terminalFuncArrayIndex++;
}

void microrl_printString(const char *str)
{
	microrl_sendString(str);
 8004156:	5998      	ldr	r0, [r3, r6]
 8004158:	f7ff ff24 	bl	8003fa4 <microrl_sendString>
 800415c:	4811      	ldr	r0, [pc, #68]	; (80041a4 <prv_TerminalFunc_help+0x78>)
 800415e:	f7ff ff21 	bl	8003fa4 <microrl_sendString>
{
	microrl_printStringWithEndl("type \"help\" <command> for more details.");
	microrl_printEndl();
	microrl_printStringWithEndl("Available commands:");
	int i;
	for (i = 0; i < terminalFuncArrayIndex; ++i) {
 8004162:	3401      	adds	r4, #1
 8004164:	e7f2      	b.n	800414c <prv_TerminalFunc_help+0x20>
		microrl_printString(terminalFuncArray[i].name);
		microrl_printString(" ");
	}
	microrl_printEndl();
 8004166:	f7ff ffdb 	bl	8004120 <microrl_printEndl>
 800416a:	e011      	b.n	8004190 <prv_TerminalFunc_help+0x64>
}

static void prv_printTerminalFuncHelp(const char *name)
{
	int funcIndex = prv_getFuncArrayIndex(name);
 800416c:	6808      	ldr	r0, [r1, #0]
 800416e:	f7ff fef9 	bl	8003f64 <prv_getFuncArrayIndex>
	if (funcIndex == (-1))	{
 8004172:	1c43      	adds	r3, r0, #1
 8004174:	d101      	bne.n	800417a <prv_TerminalFunc_help+0x4e>
		microrl_printStringWithEndl("Command not found.");
 8004176:	480c      	ldr	r0, [pc, #48]	; (80041a8 <prv_TerminalFunc_help+0x7c>)
 8004178:	e008      	b.n	800418c <prv_TerminalFunc_help+0x60>
		return;
	}
	if (terminalFuncArray[funcIndex].help != NULL)	{
 800417a:	4b09      	ldr	r3, [pc, #36]	; (80041a0 <prv_TerminalFunc_help+0x74>)
 800417c:	220c      	movs	r2, #12
 800417e:	fb02 3000 	mla	r0, r2, r0, r3
 8004182:	6840      	ldr	r0, [r0, #4]
 8004184:	b910      	cbnz	r0, 800418c <prv_TerminalFunc_help+0x60>
		microrl_printStringWithEndl(terminalFuncArray[funcIndex].help);
	}
	else	{
		microrl_printStringWithEndl("Help is not available for this command.");
 8004186:	4809      	ldr	r0, [pc, #36]	; (80041ac <prv_TerminalFunc_help+0x80>)
 8004188:	e000      	b.n	800418c <prv_TerminalFunc_help+0x60>
		break;
	case 1:
		prv_printTerminalFuncHelp(argv[0]);
		break;
	default:
		microrl_printStringWithEndl("Help is available only for high-level commands. It isn't available for subcommands.");
 800418a:	4809      	ldr	r0, [pc, #36]	; (80041b0 <prv_TerminalFunc_help+0x84>)
 800418c:	f7ff ff94 	bl	80040b8 <microrl_printStringWithEndl>
		break;
	}
	return 0;
}
 8004190:	2000      	movs	r0, #0
 8004192:	bd70      	pop	{r4, r5, r6, pc}
 8004194:	08004ccc 	.word	0x08004ccc
 8004198:	08004cf4 	.word	0x08004cf4
 800419c:	20002d98 	.word	0x20002d98
 80041a0:	20003748 	.word	0x20003748
 80041a4:	08004d9b 	.word	0x08004d9b
 80041a8:	08004d08 	.word	0x08004d08
 80041ac:	08004d1b 	.word	0x08004d1b
 80041b0:	08004d43 	.word	0x08004d43

080041b4 <ConsoleInput>:
}

//*****************************************************************************
//	      USB
void ConsoleInput(uint8_t* Buf, uint32_t Len)
{
 80041b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	char str[50];
	uint32_t i;
	portBASE_TYPE xHigherPriorityTaskWoken;

	/* We have not woken a task at the start of the ISR. */
	xHigherPriorityTaskWoken = pdFALSE;
 80041b6:	2300      	movs	r3, #0
 80041b8:	9301      	str	r3, [sp, #4]

	if (xQueueCmdBuffer)
 80041ba:	4b0c      	ldr	r3, [pc, #48]	; (80041ec <ConsoleInput+0x38>)
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	461d      	mov	r5, r3
 80041c0:	b932      	cbnz	r2, 80041d0 <ConsoleInput+0x1c>
		}
	}

//	HAL_GPIO_TogglePin(LED_ERR_GPIO_Port, LED_ERR_Pin);
	/* Now the buffer is empty we can switch context if necessary. */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80041c2:	9b01      	ldr	r3, [sp, #4]
 80041c4:	b183      	cbz	r3, 80041e8 <ConsoleInput+0x34>
 80041c6:	4b0a      	ldr	r3, [pc, #40]	; (80041f0 <ConsoleInput+0x3c>)
 80041c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041cc:	601a      	str	r2, [r3, #0]
}
 80041ce:	e00b      	b.n	80041e8 <ConsoleInput+0x34>
 80041d0:	4604      	mov	r4, r0
 80041d2:	1846      	adds	r6, r0, r1
//		microrl_printString (str);
//		microrl_printString (Buf);
//		microrl_printString (&Buf[i]);
//		microrl_printString ((char*)Buf);

		for (i = 0; i < Len; i++)
 80041d4:	42b4      	cmp	r4, r6
 80041d6:	d0f4      	beq.n	80041c2 <ConsoleInput+0xe>
		{
//			sprintf(str,"Cnt: %d", i);
//			strcpy(str, (char*)Buf);
//			microrl_printString (str);
			xQueueSendFromISR(xQueueCmdBuffer, &Buf[i], &xHigherPriorityTaskWoken);
 80041d8:	4621      	mov	r1, r4
 80041da:	2300      	movs	r3, #0
 80041dc:	aa01      	add	r2, sp, #4
 80041de:	6828      	ldr	r0, [r5, #0]
 80041e0:	f7fe fdb6 	bl	8002d50 <xQueueGenericSendFromISR>
 80041e4:	3401      	adds	r4, #1
 80041e6:	e7f5      	b.n	80041d4 <ConsoleInput+0x20>
	}

//	HAL_GPIO_TogglePin(LED_ERR_GPIO_Port, LED_ERR_Pin);
	/* Now the buffer is empty we can switch context if necessary. */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}
 80041e8:	b002      	add	sp, #8
 80041ea:	bd70      	pop	{r4, r5, r6, pc}
 80041ec:	20002d94 	.word	0x20002d94
 80041f0:	e000ed04 	.word	0xe000ed04

080041f4 <__libc_init_array>:
 80041f4:	4b0e      	ldr	r3, [pc, #56]	; (8004230 <__libc_init_array+0x3c>)
 80041f6:	b570      	push	{r4, r5, r6, lr}
 80041f8:	461e      	mov	r6, r3
 80041fa:	4c0e      	ldr	r4, [pc, #56]	; (8004234 <__libc_init_array+0x40>)
 80041fc:	2500      	movs	r5, #0
 80041fe:	1ae4      	subs	r4, r4, r3
 8004200:	10a4      	asrs	r4, r4, #2
 8004202:	42a5      	cmp	r5, r4
 8004204:	d004      	beq.n	8004210 <__libc_init_array+0x1c>
 8004206:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800420a:	4798      	blx	r3
 800420c:	3501      	adds	r5, #1
 800420e:	e7f8      	b.n	8004202 <__libc_init_array+0xe>
 8004210:	f000 fc74 	bl	8004afc <_init>
 8004214:	4b08      	ldr	r3, [pc, #32]	; (8004238 <__libc_init_array+0x44>)
 8004216:	4c09      	ldr	r4, [pc, #36]	; (800423c <__libc_init_array+0x48>)
 8004218:	461e      	mov	r6, r3
 800421a:	1ae4      	subs	r4, r4, r3
 800421c:	10a4      	asrs	r4, r4, #2
 800421e:	2500      	movs	r5, #0
 8004220:	42a5      	cmp	r5, r4
 8004222:	d004      	beq.n	800422e <__libc_init_array+0x3a>
 8004224:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004228:	4798      	blx	r3
 800422a:	3501      	adds	r5, #1
 800422c:	e7f8      	b.n	8004220 <__libc_init_array+0x2c>
 800422e:	bd70      	pop	{r4, r5, r6, pc}
 8004230:	08004dcc 	.word	0x08004dcc
 8004234:	08004dcc 	.word	0x08004dcc
 8004238:	08004dcc 	.word	0x08004dcc
 800423c:	08004dd0 	.word	0x08004dd0

08004240 <memcpy>:
 8004240:	b510      	push	{r4, lr}
 8004242:	1e43      	subs	r3, r0, #1
 8004244:	440a      	add	r2, r1
 8004246:	4291      	cmp	r1, r2
 8004248:	d004      	beq.n	8004254 <memcpy+0x14>
 800424a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800424e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004252:	e7f8      	b.n	8004246 <memcpy+0x6>
 8004254:	bd10      	pop	{r4, pc}

08004256 <memmove>:
 8004256:	4288      	cmp	r0, r1
 8004258:	b510      	push	{r4, lr}
 800425a:	eb01 0302 	add.w	r3, r1, r2
 800425e:	d801      	bhi.n	8004264 <memmove+0xe>
 8004260:	1e42      	subs	r2, r0, #1
 8004262:	e00b      	b.n	800427c <memmove+0x26>
 8004264:	4298      	cmp	r0, r3
 8004266:	d2fb      	bcs.n	8004260 <memmove+0xa>
 8004268:	1881      	adds	r1, r0, r2
 800426a:	1ad2      	subs	r2, r2, r3
 800426c:	42d3      	cmn	r3, r2
 800426e:	d004      	beq.n	800427a <memmove+0x24>
 8004270:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004274:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004278:	e7f8      	b.n	800426c <memmove+0x16>
 800427a:	bd10      	pop	{r4, pc}
 800427c:	4299      	cmp	r1, r3
 800427e:	d004      	beq.n	800428a <memmove+0x34>
 8004280:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004284:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004288:	e7f8      	b.n	800427c <memmove+0x26>
 800428a:	bd10      	pop	{r4, pc}

0800428c <memset>:
 800428c:	4603      	mov	r3, r0
 800428e:	4402      	add	r2, r0
 8004290:	4293      	cmp	r3, r2
 8004292:	d002      	beq.n	800429a <memset+0xe>
 8004294:	f803 1b01 	strb.w	r1, [r3], #1
 8004298:	e7fa      	b.n	8004290 <memset+0x4>
 800429a:	4770      	bx	lr

0800429c <siprintf>:
 800429c:	b40e      	push	{r1, r2, r3}
 800429e:	b500      	push	{lr}
 80042a0:	f44f 7102 	mov.w	r1, #520	; 0x208
 80042a4:	b09c      	sub	sp, #112	; 0x70
 80042a6:	f8ad 1014 	strh.w	r1, [sp, #20]
 80042aa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042ae:	9104      	str	r1, [sp, #16]
 80042b0:	9107      	str	r1, [sp, #28]
 80042b2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80042b6:	ab1d      	add	r3, sp, #116	; 0x74
 80042b8:	9002      	str	r0, [sp, #8]
 80042ba:	9006      	str	r0, [sp, #24]
 80042bc:	4808      	ldr	r0, [pc, #32]	; (80042e0 <siprintf+0x44>)
 80042be:	f853 2b04 	ldr.w	r2, [r3], #4
 80042c2:	f8ad 1016 	strh.w	r1, [sp, #22]
 80042c6:	6800      	ldr	r0, [r0, #0]
 80042c8:	a902      	add	r1, sp, #8
 80042ca:	9301      	str	r3, [sp, #4]
 80042cc:	f000 f87e 	bl	80043cc <_svfiprintf_r>
 80042d0:	9b02      	ldr	r3, [sp, #8]
 80042d2:	2200      	movs	r2, #0
 80042d4:	701a      	strb	r2, [r3, #0]
 80042d6:	b01c      	add	sp, #112	; 0x70
 80042d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80042dc:	b003      	add	sp, #12
 80042de:	4770      	bx	lr
 80042e0:	200001c4 	.word	0x200001c4

080042e4 <strstr>:
 80042e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042e6:	7803      	ldrb	r3, [r0, #0]
 80042e8:	b963      	cbnz	r3, 8004304 <strstr+0x20>
 80042ea:	780b      	ldrb	r3, [r1, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	bf18      	it	ne
 80042f0:	2000      	movne	r0, #0
 80042f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042f4:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80042f8:	b162      	cbz	r2, 8004314 <strstr+0x30>
 80042fa:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 80042fe:	4630      	mov	r0, r6
 8004300:	4297      	cmp	r7, r2
 8004302:	d0f7      	beq.n	80042f4 <strstr+0x10>
 8004304:	4603      	mov	r3, r0
 8004306:	1c46      	adds	r6, r0, #1
 8004308:	7800      	ldrb	r0, [r0, #0]
 800430a:	b110      	cbz	r0, 8004312 <strstr+0x2e>
 800430c:	1e4d      	subs	r5, r1, #1
 800430e:	1e5c      	subs	r4, r3, #1
 8004310:	e7f0      	b.n	80042f4 <strstr+0x10>
 8004312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004314:	4618      	mov	r0, r3
 8004316:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004318 <__ssputs_r>:
 8004318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800431c:	688e      	ldr	r6, [r1, #8]
 800431e:	4682      	mov	sl, r0
 8004320:	429e      	cmp	r6, r3
 8004322:	460c      	mov	r4, r1
 8004324:	4691      	mov	r9, r2
 8004326:	4698      	mov	r8, r3
 8004328:	d83e      	bhi.n	80043a8 <__ssputs_r+0x90>
 800432a:	898a      	ldrh	r2, [r1, #12]
 800432c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004330:	d03a      	beq.n	80043a8 <__ssputs_r+0x90>
 8004332:	6825      	ldr	r5, [r4, #0]
 8004334:	6909      	ldr	r1, [r1, #16]
 8004336:	2302      	movs	r3, #2
 8004338:	1a6f      	subs	r7, r5, r1
 800433a:	6965      	ldr	r5, [r4, #20]
 800433c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004340:	fb95 f5f3 	sdiv	r5, r5, r3
 8004344:	1c7b      	adds	r3, r7, #1
 8004346:	4443      	add	r3, r8
 8004348:	429d      	cmp	r5, r3
 800434a:	bf38      	it	cc
 800434c:	461d      	movcc	r5, r3
 800434e:	0553      	lsls	r3, r2, #21
 8004350:	d50f      	bpl.n	8004372 <__ssputs_r+0x5a>
 8004352:	4629      	mov	r1, r5
 8004354:	f000 fb24 	bl	80049a0 <_malloc_r>
 8004358:	4606      	mov	r6, r0
 800435a:	b198      	cbz	r0, 8004384 <__ssputs_r+0x6c>
 800435c:	463a      	mov	r2, r7
 800435e:	6921      	ldr	r1, [r4, #16]
 8004360:	f7ff ff6e 	bl	8004240 <memcpy>
 8004364:	89a3      	ldrh	r3, [r4, #12]
 8004366:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800436a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800436e:	81a3      	strh	r3, [r4, #12]
 8004370:	e013      	b.n	800439a <__ssputs_r+0x82>
 8004372:	462a      	mov	r2, r5
 8004374:	f000 fb72 	bl	8004a5c <_realloc_r>
 8004378:	4606      	mov	r6, r0
 800437a:	b970      	cbnz	r0, 800439a <__ssputs_r+0x82>
 800437c:	6921      	ldr	r1, [r4, #16]
 800437e:	4650      	mov	r0, sl
 8004380:	f000 fac2 	bl	8004908 <_free_r>
 8004384:	230c      	movs	r3, #12
 8004386:	f8ca 3000 	str.w	r3, [sl]
 800438a:	89a3      	ldrh	r3, [r4, #12]
 800438c:	f04f 30ff 	mov.w	r0, #4294967295
 8004390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004394:	81a3      	strh	r3, [r4, #12]
 8004396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800439a:	6126      	str	r6, [r4, #16]
 800439c:	443e      	add	r6, r7
 800439e:	6026      	str	r6, [r4, #0]
 80043a0:	4646      	mov	r6, r8
 80043a2:	6165      	str	r5, [r4, #20]
 80043a4:	1bed      	subs	r5, r5, r7
 80043a6:	60a5      	str	r5, [r4, #8]
 80043a8:	4546      	cmp	r6, r8
 80043aa:	bf28      	it	cs
 80043ac:	4646      	movcs	r6, r8
 80043ae:	4649      	mov	r1, r9
 80043b0:	4632      	mov	r2, r6
 80043b2:	6820      	ldr	r0, [r4, #0]
 80043b4:	f7ff ff4f 	bl	8004256 <memmove>
 80043b8:	68a3      	ldr	r3, [r4, #8]
 80043ba:	2000      	movs	r0, #0
 80043bc:	1b9b      	subs	r3, r3, r6
 80043be:	60a3      	str	r3, [r4, #8]
 80043c0:	6823      	ldr	r3, [r4, #0]
 80043c2:	441e      	add	r6, r3
 80043c4:	6026      	str	r6, [r4, #0]
 80043c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080043cc <_svfiprintf_r>:
 80043cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043d0:	b09d      	sub	sp, #116	; 0x74
 80043d2:	9303      	str	r3, [sp, #12]
 80043d4:	898b      	ldrh	r3, [r1, #12]
 80043d6:	4680      	mov	r8, r0
 80043d8:	061c      	lsls	r4, r3, #24
 80043da:	460d      	mov	r5, r1
 80043dc:	4616      	mov	r6, r2
 80043de:	d50d      	bpl.n	80043fc <_svfiprintf_r+0x30>
 80043e0:	690b      	ldr	r3, [r1, #16]
 80043e2:	b95b      	cbnz	r3, 80043fc <_svfiprintf_r+0x30>
 80043e4:	2140      	movs	r1, #64	; 0x40
 80043e6:	f000 fadb 	bl	80049a0 <_malloc_r>
 80043ea:	6028      	str	r0, [r5, #0]
 80043ec:	6128      	str	r0, [r5, #16]
 80043ee:	b918      	cbnz	r0, 80043f8 <_svfiprintf_r+0x2c>
 80043f0:	230c      	movs	r3, #12
 80043f2:	f8c8 3000 	str.w	r3, [r8]
 80043f6:	e0cd      	b.n	8004594 <_svfiprintf_r+0x1c8>
 80043f8:	2340      	movs	r3, #64	; 0x40
 80043fa:	616b      	str	r3, [r5, #20]
 80043fc:	2300      	movs	r3, #0
 80043fe:	9309      	str	r3, [sp, #36]	; 0x24
 8004400:	2320      	movs	r3, #32
 8004402:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004406:	f8df b19c 	ldr.w	fp, [pc, #412]	; 80045a4 <_svfiprintf_r+0x1d8>
 800440a:	2330      	movs	r3, #48	; 0x30
 800440c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004410:	4637      	mov	r7, r6
 8004412:	463c      	mov	r4, r7
 8004414:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004418:	b91b      	cbnz	r3, 8004422 <_svfiprintf_r+0x56>
 800441a:	ebb7 0906 	subs.w	r9, r7, r6
 800441e:	d010      	beq.n	8004442 <_svfiprintf_r+0x76>
 8004420:	e003      	b.n	800442a <_svfiprintf_r+0x5e>
 8004422:	2b25      	cmp	r3, #37	; 0x25
 8004424:	d0f9      	beq.n	800441a <_svfiprintf_r+0x4e>
 8004426:	4627      	mov	r7, r4
 8004428:	e7f3      	b.n	8004412 <_svfiprintf_r+0x46>
 800442a:	464b      	mov	r3, r9
 800442c:	4632      	mov	r2, r6
 800442e:	4629      	mov	r1, r5
 8004430:	4640      	mov	r0, r8
 8004432:	f7ff ff71 	bl	8004318 <__ssputs_r>
 8004436:	3001      	adds	r0, #1
 8004438:	f000 80a7 	beq.w	800458a <_svfiprintf_r+0x1be>
 800443c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800443e:	444b      	add	r3, r9
 8004440:	9309      	str	r3, [sp, #36]	; 0x24
 8004442:	783b      	ldrb	r3, [r7, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	f000 80a0 	beq.w	800458a <_svfiprintf_r+0x1be>
 800444a:	2300      	movs	r3, #0
 800444c:	f04f 32ff 	mov.w	r2, #4294967295
 8004450:	9304      	str	r3, [sp, #16]
 8004452:	9307      	str	r3, [sp, #28]
 8004454:	9205      	str	r2, [sp, #20]
 8004456:	9306      	str	r3, [sp, #24]
 8004458:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800445c:	931a      	str	r3, [sp, #104]	; 0x68
 800445e:	2601      	movs	r6, #1
 8004460:	2205      	movs	r2, #5
 8004462:	7821      	ldrb	r1, [r4, #0]
 8004464:	484e      	ldr	r0, [pc, #312]	; (80045a0 <_svfiprintf_r+0x1d4>)
 8004466:	f000 fa41 	bl	80048ec <memchr>
 800446a:	1c67      	adds	r7, r4, #1
 800446c:	9b04      	ldr	r3, [sp, #16]
 800446e:	b138      	cbz	r0, 8004480 <_svfiprintf_r+0xb4>
 8004470:	4a4b      	ldr	r2, [pc, #300]	; (80045a0 <_svfiprintf_r+0x1d4>)
 8004472:	463c      	mov	r4, r7
 8004474:	1a80      	subs	r0, r0, r2
 8004476:	fa06 f000 	lsl.w	r0, r6, r0
 800447a:	4318      	orrs	r0, r3
 800447c:	9004      	str	r0, [sp, #16]
 800447e:	e7ef      	b.n	8004460 <_svfiprintf_r+0x94>
 8004480:	06d9      	lsls	r1, r3, #27
 8004482:	bf44      	itt	mi
 8004484:	2220      	movmi	r2, #32
 8004486:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800448a:	071a      	lsls	r2, r3, #28
 800448c:	bf44      	itt	mi
 800448e:	222b      	movmi	r2, #43	; 0x2b
 8004490:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004494:	7822      	ldrb	r2, [r4, #0]
 8004496:	2a2a      	cmp	r2, #42	; 0x2a
 8004498:	d003      	beq.n	80044a2 <_svfiprintf_r+0xd6>
 800449a:	9a07      	ldr	r2, [sp, #28]
 800449c:	2100      	movs	r1, #0
 800449e:	200a      	movs	r0, #10
 80044a0:	e00b      	b.n	80044ba <_svfiprintf_r+0xee>
 80044a2:	9a03      	ldr	r2, [sp, #12]
 80044a4:	1d11      	adds	r1, r2, #4
 80044a6:	6812      	ldr	r2, [r2, #0]
 80044a8:	9103      	str	r1, [sp, #12]
 80044aa:	2a00      	cmp	r2, #0
 80044ac:	da10      	bge.n	80044d0 <_svfiprintf_r+0x104>
 80044ae:	4252      	negs	r2, r2
 80044b0:	f043 0002 	orr.w	r0, r3, #2
 80044b4:	9207      	str	r2, [sp, #28]
 80044b6:	9004      	str	r0, [sp, #16]
 80044b8:	e00b      	b.n	80044d2 <_svfiprintf_r+0x106>
 80044ba:	4627      	mov	r7, r4
 80044bc:	783b      	ldrb	r3, [r7, #0]
 80044be:	3401      	adds	r4, #1
 80044c0:	3b30      	subs	r3, #48	; 0x30
 80044c2:	2b09      	cmp	r3, #9
 80044c4:	d803      	bhi.n	80044ce <_svfiprintf_r+0x102>
 80044c6:	fb00 3202 	mla	r2, r0, r2, r3
 80044ca:	2101      	movs	r1, #1
 80044cc:	e7f5      	b.n	80044ba <_svfiprintf_r+0xee>
 80044ce:	b101      	cbz	r1, 80044d2 <_svfiprintf_r+0x106>
 80044d0:	9207      	str	r2, [sp, #28]
 80044d2:	783b      	ldrb	r3, [r7, #0]
 80044d4:	2b2e      	cmp	r3, #46	; 0x2e
 80044d6:	d11e      	bne.n	8004516 <_svfiprintf_r+0x14a>
 80044d8:	787b      	ldrb	r3, [r7, #1]
 80044da:	2b2a      	cmp	r3, #42	; 0x2a
 80044dc:	d10a      	bne.n	80044f4 <_svfiprintf_r+0x128>
 80044de:	9b03      	ldr	r3, [sp, #12]
 80044e0:	3702      	adds	r7, #2
 80044e2:	1d1a      	adds	r2, r3, #4
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	9203      	str	r2, [sp, #12]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	bfb8      	it	lt
 80044ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80044f0:	9305      	str	r3, [sp, #20]
 80044f2:	e010      	b.n	8004516 <_svfiprintf_r+0x14a>
 80044f4:	2300      	movs	r3, #0
 80044f6:	4619      	mov	r1, r3
 80044f8:	9305      	str	r3, [sp, #20]
 80044fa:	1c78      	adds	r0, r7, #1
 80044fc:	240a      	movs	r4, #10
 80044fe:	4607      	mov	r7, r0
 8004500:	783a      	ldrb	r2, [r7, #0]
 8004502:	3001      	adds	r0, #1
 8004504:	3a30      	subs	r2, #48	; 0x30
 8004506:	2a09      	cmp	r2, #9
 8004508:	d803      	bhi.n	8004512 <_svfiprintf_r+0x146>
 800450a:	fb04 2101 	mla	r1, r4, r1, r2
 800450e:	2301      	movs	r3, #1
 8004510:	e7f5      	b.n	80044fe <_svfiprintf_r+0x132>
 8004512:	b103      	cbz	r3, 8004516 <_svfiprintf_r+0x14a>
 8004514:	9105      	str	r1, [sp, #20]
 8004516:	2203      	movs	r2, #3
 8004518:	7839      	ldrb	r1, [r7, #0]
 800451a:	4822      	ldr	r0, [pc, #136]	; (80045a4 <_svfiprintf_r+0x1d8>)
 800451c:	f000 f9e6 	bl	80048ec <memchr>
 8004520:	b140      	cbz	r0, 8004534 <_svfiprintf_r+0x168>
 8004522:	2340      	movs	r3, #64	; 0x40
 8004524:	ebcb 0000 	rsb	r0, fp, r0
 8004528:	fa03 f000 	lsl.w	r0, r3, r0
 800452c:	9b04      	ldr	r3, [sp, #16]
 800452e:	3701      	adds	r7, #1
 8004530:	4318      	orrs	r0, r3
 8004532:	9004      	str	r0, [sp, #16]
 8004534:	7839      	ldrb	r1, [r7, #0]
 8004536:	2206      	movs	r2, #6
 8004538:	481b      	ldr	r0, [pc, #108]	; (80045a8 <_svfiprintf_r+0x1dc>)
 800453a:	1c7e      	adds	r6, r7, #1
 800453c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004540:	f000 f9d4 	bl	80048ec <memchr>
 8004544:	b188      	cbz	r0, 800456a <_svfiprintf_r+0x19e>
 8004546:	4b19      	ldr	r3, [pc, #100]	; (80045ac <_svfiprintf_r+0x1e0>)
 8004548:	b933      	cbnz	r3, 8004558 <_svfiprintf_r+0x18c>
 800454a:	9b03      	ldr	r3, [sp, #12]
 800454c:	3307      	adds	r3, #7
 800454e:	f023 0307 	bic.w	r3, r3, #7
 8004552:	3308      	adds	r3, #8
 8004554:	9303      	str	r3, [sp, #12]
 8004556:	e014      	b.n	8004582 <_svfiprintf_r+0x1b6>
 8004558:	ab03      	add	r3, sp, #12
 800455a:	9300      	str	r3, [sp, #0]
 800455c:	462a      	mov	r2, r5
 800455e:	4b14      	ldr	r3, [pc, #80]	; (80045b0 <_svfiprintf_r+0x1e4>)
 8004560:	a904      	add	r1, sp, #16
 8004562:	4640      	mov	r0, r8
 8004564:	f3af 8000 	nop.w
 8004568:	e007      	b.n	800457a <_svfiprintf_r+0x1ae>
 800456a:	ab03      	add	r3, sp, #12
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	462a      	mov	r2, r5
 8004570:	4b0f      	ldr	r3, [pc, #60]	; (80045b0 <_svfiprintf_r+0x1e4>)
 8004572:	a904      	add	r1, sp, #16
 8004574:	4640      	mov	r0, r8
 8004576:	f000 f893 	bl	80046a0 <_printf_i>
 800457a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800457e:	4682      	mov	sl, r0
 8004580:	d003      	beq.n	800458a <_svfiprintf_r+0x1be>
 8004582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004584:	4453      	add	r3, sl
 8004586:	9309      	str	r3, [sp, #36]	; 0x24
 8004588:	e742      	b.n	8004410 <_svfiprintf_r+0x44>
 800458a:	89ab      	ldrh	r3, [r5, #12]
 800458c:	065b      	lsls	r3, r3, #25
 800458e:	d401      	bmi.n	8004594 <_svfiprintf_r+0x1c8>
 8004590:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004592:	e001      	b.n	8004598 <_svfiprintf_r+0x1cc>
 8004594:	f04f 30ff 	mov.w	r0, #4294967295
 8004598:	b01d      	add	sp, #116	; 0x74
 800459a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800459e:	bf00      	nop
 80045a0:	08004d97 	.word	0x08004d97
 80045a4:	08004d9d 	.word	0x08004d9d
 80045a8:	08004da1 	.word	0x08004da1
 80045ac:	00000000 	.word	0x00000000
 80045b0:	08004319 	.word	0x08004319

080045b4 <_printf_common>:
 80045b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045b8:	4691      	mov	r9, r2
 80045ba:	461f      	mov	r7, r3
 80045bc:	690a      	ldr	r2, [r1, #16]
 80045be:	688b      	ldr	r3, [r1, #8]
 80045c0:	4606      	mov	r6, r0
 80045c2:	4293      	cmp	r3, r2
 80045c4:	bfb8      	it	lt
 80045c6:	4613      	movlt	r3, r2
 80045c8:	f8c9 3000 	str.w	r3, [r9]
 80045cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045d0:	460c      	mov	r4, r1
 80045d2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045d6:	b112      	cbz	r2, 80045de <_printf_common+0x2a>
 80045d8:	3301      	adds	r3, #1
 80045da:	f8c9 3000 	str.w	r3, [r9]
 80045de:	6823      	ldr	r3, [r4, #0]
 80045e0:	0699      	lsls	r1, r3, #26
 80045e2:	bf42      	ittt	mi
 80045e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80045e8:	3302      	addmi	r3, #2
 80045ea:	f8c9 3000 	strmi.w	r3, [r9]
 80045ee:	6825      	ldr	r5, [r4, #0]
 80045f0:	f015 0506 	ands.w	r5, r5, #6
 80045f4:	d110      	bne.n	8004618 <_printf_common+0x64>
 80045f6:	f104 0a19 	add.w	sl, r4, #25
 80045fa:	e007      	b.n	800460c <_printf_common+0x58>
 80045fc:	2301      	movs	r3, #1
 80045fe:	4652      	mov	r2, sl
 8004600:	4639      	mov	r1, r7
 8004602:	4630      	mov	r0, r6
 8004604:	47c0      	blx	r8
 8004606:	3001      	adds	r0, #1
 8004608:	d01a      	beq.n	8004640 <_printf_common+0x8c>
 800460a:	3501      	adds	r5, #1
 800460c:	68e3      	ldr	r3, [r4, #12]
 800460e:	f8d9 2000 	ldr.w	r2, [r9]
 8004612:	1a9b      	subs	r3, r3, r2
 8004614:	429d      	cmp	r5, r3
 8004616:	dbf1      	blt.n	80045fc <_printf_common+0x48>
 8004618:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800461c:	6822      	ldr	r2, [r4, #0]
 800461e:	3300      	adds	r3, #0
 8004620:	bf18      	it	ne
 8004622:	2301      	movne	r3, #1
 8004624:	0692      	lsls	r2, r2, #26
 8004626:	d50f      	bpl.n	8004648 <_printf_common+0x94>
 8004628:	18e1      	adds	r1, r4, r3
 800462a:	2030      	movs	r0, #48	; 0x30
 800462c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004636:	4422      	add	r2, r4
 8004638:	3302      	adds	r3, #2
 800463a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800463e:	e003      	b.n	8004648 <_printf_common+0x94>
 8004640:	f04f 30ff 	mov.w	r0, #4294967295
 8004644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004648:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800464c:	4639      	mov	r1, r7
 800464e:	4630      	mov	r0, r6
 8004650:	47c0      	blx	r8
 8004652:	3001      	adds	r0, #1
 8004654:	d0f4      	beq.n	8004640 <_printf_common+0x8c>
 8004656:	6822      	ldr	r2, [r4, #0]
 8004658:	f8d9 5000 	ldr.w	r5, [r9]
 800465c:	68e3      	ldr	r3, [r4, #12]
 800465e:	f002 0206 	and.w	r2, r2, #6
 8004662:	2a04      	cmp	r2, #4
 8004664:	bf08      	it	eq
 8004666:	1b5d      	subeq	r5, r3, r5
 8004668:	6922      	ldr	r2, [r4, #16]
 800466a:	68a3      	ldr	r3, [r4, #8]
 800466c:	bf0c      	ite	eq
 800466e:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004672:	2500      	movne	r5, #0
 8004674:	4293      	cmp	r3, r2
 8004676:	bfc4      	itt	gt
 8004678:	1a9b      	subgt	r3, r3, r2
 800467a:	18ed      	addgt	r5, r5, r3
 800467c:	f04f 0900 	mov.w	r9, #0
 8004680:	341a      	adds	r4, #26
 8004682:	454d      	cmp	r5, r9
 8004684:	d009      	beq.n	800469a <_printf_common+0xe6>
 8004686:	2301      	movs	r3, #1
 8004688:	4622      	mov	r2, r4
 800468a:	4639      	mov	r1, r7
 800468c:	4630      	mov	r0, r6
 800468e:	47c0      	blx	r8
 8004690:	3001      	adds	r0, #1
 8004692:	d0d5      	beq.n	8004640 <_printf_common+0x8c>
 8004694:	f109 0901 	add.w	r9, r9, #1
 8004698:	e7f3      	b.n	8004682 <_printf_common+0xce>
 800469a:	2000      	movs	r0, #0
 800469c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080046a0 <_printf_i>:
 80046a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80046a4:	4617      	mov	r7, r2
 80046a6:	7e0a      	ldrb	r2, [r1, #24]
 80046a8:	b085      	sub	sp, #20
 80046aa:	2a6e      	cmp	r2, #110	; 0x6e
 80046ac:	4698      	mov	r8, r3
 80046ae:	4606      	mov	r6, r0
 80046b0:	460c      	mov	r4, r1
 80046b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046b4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80046b8:	f000 80ae 	beq.w	8004818 <_printf_i+0x178>
 80046bc:	d811      	bhi.n	80046e2 <_printf_i+0x42>
 80046be:	2a63      	cmp	r2, #99	; 0x63
 80046c0:	d022      	beq.n	8004708 <_printf_i+0x68>
 80046c2:	d809      	bhi.n	80046d8 <_printf_i+0x38>
 80046c4:	2a00      	cmp	r2, #0
 80046c6:	f000 80bb 	beq.w	8004840 <_printf_i+0x1a0>
 80046ca:	2a58      	cmp	r2, #88	; 0x58
 80046cc:	f040 80ca 	bne.w	8004864 <_printf_i+0x1c4>
 80046d0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80046d4:	4983      	ldr	r1, [pc, #524]	; (80048e4 <_printf_i+0x244>)
 80046d6:	e055      	b.n	8004784 <_printf_i+0xe4>
 80046d8:	2a64      	cmp	r2, #100	; 0x64
 80046da:	d01e      	beq.n	800471a <_printf_i+0x7a>
 80046dc:	2a69      	cmp	r2, #105	; 0x69
 80046de:	d01c      	beq.n	800471a <_printf_i+0x7a>
 80046e0:	e0c0      	b.n	8004864 <_printf_i+0x1c4>
 80046e2:	2a73      	cmp	r2, #115	; 0x73
 80046e4:	f000 80b0 	beq.w	8004848 <_printf_i+0x1a8>
 80046e8:	d809      	bhi.n	80046fe <_printf_i+0x5e>
 80046ea:	2a6f      	cmp	r2, #111	; 0x6f
 80046ec:	d02e      	beq.n	800474c <_printf_i+0xac>
 80046ee:	2a70      	cmp	r2, #112	; 0x70
 80046f0:	f040 80b8 	bne.w	8004864 <_printf_i+0x1c4>
 80046f4:	680a      	ldr	r2, [r1, #0]
 80046f6:	f042 0220 	orr.w	r2, r2, #32
 80046fa:	600a      	str	r2, [r1, #0]
 80046fc:	e03e      	b.n	800477c <_printf_i+0xdc>
 80046fe:	2a75      	cmp	r2, #117	; 0x75
 8004700:	d024      	beq.n	800474c <_printf_i+0xac>
 8004702:	2a78      	cmp	r2, #120	; 0x78
 8004704:	d03a      	beq.n	800477c <_printf_i+0xdc>
 8004706:	e0ad      	b.n	8004864 <_printf_i+0x1c4>
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800470e:	1d11      	adds	r1, r2, #4
 8004710:	6019      	str	r1, [r3, #0]
 8004712:	6813      	ldr	r3, [r2, #0]
 8004714:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004718:	e0a8      	b.n	800486c <_printf_i+0x1cc>
 800471a:	6821      	ldr	r1, [r4, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004722:	d002      	beq.n	800472a <_printf_i+0x8a>
 8004724:	1d11      	adds	r1, r2, #4
 8004726:	6019      	str	r1, [r3, #0]
 8004728:	e008      	b.n	800473c <_printf_i+0x9c>
 800472a:	f011 0f40 	tst.w	r1, #64	; 0x40
 800472e:	f102 0104 	add.w	r1, r2, #4
 8004732:	6019      	str	r1, [r3, #0]
 8004734:	d002      	beq.n	800473c <_printf_i+0x9c>
 8004736:	f9b2 3000 	ldrsh.w	r3, [r2]
 800473a:	e000      	b.n	800473e <_printf_i+0x9e>
 800473c:	6813      	ldr	r3, [r2, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	da3c      	bge.n	80047bc <_printf_i+0x11c>
 8004742:	222d      	movs	r2, #45	; 0x2d
 8004744:	425b      	negs	r3, r3
 8004746:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800474a:	e037      	b.n	80047bc <_printf_i+0x11c>
 800474c:	6821      	ldr	r1, [r4, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004754:	d002      	beq.n	800475c <_printf_i+0xbc>
 8004756:	1d11      	adds	r1, r2, #4
 8004758:	6019      	str	r1, [r3, #0]
 800475a:	e007      	b.n	800476c <_printf_i+0xcc>
 800475c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004760:	f102 0104 	add.w	r1, r2, #4
 8004764:	6019      	str	r1, [r3, #0]
 8004766:	d001      	beq.n	800476c <_printf_i+0xcc>
 8004768:	8813      	ldrh	r3, [r2, #0]
 800476a:	e000      	b.n	800476e <_printf_i+0xce>
 800476c:	6813      	ldr	r3, [r2, #0]
 800476e:	7e22      	ldrb	r2, [r4, #24]
 8004770:	495c      	ldr	r1, [pc, #368]	; (80048e4 <_printf_i+0x244>)
 8004772:	2a6f      	cmp	r2, #111	; 0x6f
 8004774:	bf14      	ite	ne
 8004776:	220a      	movne	r2, #10
 8004778:	2208      	moveq	r2, #8
 800477a:	e01b      	b.n	80047b4 <_printf_i+0x114>
 800477c:	2278      	movs	r2, #120	; 0x78
 800477e:	495a      	ldr	r1, [pc, #360]	; (80048e8 <_printf_i+0x248>)
 8004780:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004784:	6822      	ldr	r2, [r4, #0]
 8004786:	6818      	ldr	r0, [r3, #0]
 8004788:	f012 0f80 	tst.w	r2, #128	; 0x80
 800478c:	f100 0504 	add.w	r5, r0, #4
 8004790:	601d      	str	r5, [r3, #0]
 8004792:	d103      	bne.n	800479c <_printf_i+0xfc>
 8004794:	0655      	lsls	r5, r2, #25
 8004796:	d501      	bpl.n	800479c <_printf_i+0xfc>
 8004798:	8803      	ldrh	r3, [r0, #0]
 800479a:	e000      	b.n	800479e <_printf_i+0xfe>
 800479c:	6803      	ldr	r3, [r0, #0]
 800479e:	07d0      	lsls	r0, r2, #31
 80047a0:	bf44      	itt	mi
 80047a2:	f042 0220 	orrmi.w	r2, r2, #32
 80047a6:	6022      	strmi	r2, [r4, #0]
 80047a8:	b91b      	cbnz	r3, 80047b2 <_printf_i+0x112>
 80047aa:	6822      	ldr	r2, [r4, #0]
 80047ac:	f022 0220 	bic.w	r2, r2, #32
 80047b0:	6022      	str	r2, [r4, #0]
 80047b2:	2210      	movs	r2, #16
 80047b4:	2000      	movs	r0, #0
 80047b6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80047ba:	e001      	b.n	80047c0 <_printf_i+0x120>
 80047bc:	4949      	ldr	r1, [pc, #292]	; (80048e4 <_printf_i+0x244>)
 80047be:	220a      	movs	r2, #10
 80047c0:	6865      	ldr	r5, [r4, #4]
 80047c2:	2d00      	cmp	r5, #0
 80047c4:	60a5      	str	r5, [r4, #8]
 80047c6:	db08      	blt.n	80047da <_printf_i+0x13a>
 80047c8:	6820      	ldr	r0, [r4, #0]
 80047ca:	f020 0004 	bic.w	r0, r0, #4
 80047ce:	6020      	str	r0, [r4, #0]
 80047d0:	b92b      	cbnz	r3, 80047de <_printf_i+0x13e>
 80047d2:	2d00      	cmp	r5, #0
 80047d4:	d17d      	bne.n	80048d2 <_printf_i+0x232>
 80047d6:	4675      	mov	r5, lr
 80047d8:	e00c      	b.n	80047f4 <_printf_i+0x154>
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d079      	beq.n	80048d2 <_printf_i+0x232>
 80047de:	4675      	mov	r5, lr
 80047e0:	fbb3 f0f2 	udiv	r0, r3, r2
 80047e4:	fb02 3310 	mls	r3, r2, r0, r3
 80047e8:	5ccb      	ldrb	r3, [r1, r3]
 80047ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80047ee:	4603      	mov	r3, r0
 80047f0:	2800      	cmp	r0, #0
 80047f2:	d1f5      	bne.n	80047e0 <_printf_i+0x140>
 80047f4:	2a08      	cmp	r2, #8
 80047f6:	d10b      	bne.n	8004810 <_printf_i+0x170>
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	07da      	lsls	r2, r3, #31
 80047fc:	d508      	bpl.n	8004810 <_printf_i+0x170>
 80047fe:	6923      	ldr	r3, [r4, #16]
 8004800:	6862      	ldr	r2, [r4, #4]
 8004802:	429a      	cmp	r2, r3
 8004804:	bfde      	ittt	le
 8004806:	2330      	movle	r3, #48	; 0x30
 8004808:	f805 3c01 	strble.w	r3, [r5, #-1]
 800480c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004810:	ebc5 030e 	rsb	r3, r5, lr
 8004814:	6123      	str	r3, [r4, #16]
 8004816:	e02e      	b.n	8004876 <_printf_i+0x1d6>
 8004818:	6808      	ldr	r0, [r1, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004820:	6949      	ldr	r1, [r1, #20]
 8004822:	d003      	beq.n	800482c <_printf_i+0x18c>
 8004824:	1d10      	adds	r0, r2, #4
 8004826:	6018      	str	r0, [r3, #0]
 8004828:	6813      	ldr	r3, [r2, #0]
 800482a:	e008      	b.n	800483e <_printf_i+0x19e>
 800482c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004830:	f102 0004 	add.w	r0, r2, #4
 8004834:	6018      	str	r0, [r3, #0]
 8004836:	6813      	ldr	r3, [r2, #0]
 8004838:	d001      	beq.n	800483e <_printf_i+0x19e>
 800483a:	8019      	strh	r1, [r3, #0]
 800483c:	e000      	b.n	8004840 <_printf_i+0x1a0>
 800483e:	6019      	str	r1, [r3, #0]
 8004840:	2300      	movs	r3, #0
 8004842:	6123      	str	r3, [r4, #16]
 8004844:	4675      	mov	r5, lr
 8004846:	e016      	b.n	8004876 <_printf_i+0x1d6>
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	1d11      	adds	r1, r2, #4
 800484c:	6019      	str	r1, [r3, #0]
 800484e:	6815      	ldr	r5, [r2, #0]
 8004850:	2100      	movs	r1, #0
 8004852:	6862      	ldr	r2, [r4, #4]
 8004854:	4628      	mov	r0, r5
 8004856:	f000 f849 	bl	80048ec <memchr>
 800485a:	b108      	cbz	r0, 8004860 <_printf_i+0x1c0>
 800485c:	1b40      	subs	r0, r0, r5
 800485e:	6060      	str	r0, [r4, #4]
 8004860:	6863      	ldr	r3, [r4, #4]
 8004862:	e004      	b.n	800486e <_printf_i+0x1ce>
 8004864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004868:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800486c:	2301      	movs	r3, #1
 800486e:	6123      	str	r3, [r4, #16]
 8004870:	2300      	movs	r3, #0
 8004872:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004876:	f8cd 8000 	str.w	r8, [sp]
 800487a:	463b      	mov	r3, r7
 800487c:	aa03      	add	r2, sp, #12
 800487e:	4621      	mov	r1, r4
 8004880:	4630      	mov	r0, r6
 8004882:	f7ff fe97 	bl	80045b4 <_printf_common>
 8004886:	3001      	adds	r0, #1
 8004888:	d102      	bne.n	8004890 <_printf_i+0x1f0>
 800488a:	f04f 30ff 	mov.w	r0, #4294967295
 800488e:	e026      	b.n	80048de <_printf_i+0x23e>
 8004890:	6923      	ldr	r3, [r4, #16]
 8004892:	462a      	mov	r2, r5
 8004894:	4639      	mov	r1, r7
 8004896:	4630      	mov	r0, r6
 8004898:	47c0      	blx	r8
 800489a:	3001      	adds	r0, #1
 800489c:	d0f5      	beq.n	800488a <_printf_i+0x1ea>
 800489e:	6823      	ldr	r3, [r4, #0]
 80048a0:	079b      	lsls	r3, r3, #30
 80048a2:	d510      	bpl.n	80048c6 <_printf_i+0x226>
 80048a4:	2500      	movs	r5, #0
 80048a6:	f104 0919 	add.w	r9, r4, #25
 80048aa:	e007      	b.n	80048bc <_printf_i+0x21c>
 80048ac:	2301      	movs	r3, #1
 80048ae:	464a      	mov	r2, r9
 80048b0:	4639      	mov	r1, r7
 80048b2:	4630      	mov	r0, r6
 80048b4:	47c0      	blx	r8
 80048b6:	3001      	adds	r0, #1
 80048b8:	d0e7      	beq.n	800488a <_printf_i+0x1ea>
 80048ba:	3501      	adds	r5, #1
 80048bc:	68e3      	ldr	r3, [r4, #12]
 80048be:	9a03      	ldr	r2, [sp, #12]
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	429d      	cmp	r5, r3
 80048c4:	dbf2      	blt.n	80048ac <_printf_i+0x20c>
 80048c6:	68e0      	ldr	r0, [r4, #12]
 80048c8:	9b03      	ldr	r3, [sp, #12]
 80048ca:	4298      	cmp	r0, r3
 80048cc:	bfb8      	it	lt
 80048ce:	4618      	movlt	r0, r3
 80048d0:	e005      	b.n	80048de <_printf_i+0x23e>
 80048d2:	780b      	ldrb	r3, [r1, #0]
 80048d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048dc:	e78a      	b.n	80047f4 <_printf_i+0x154>
 80048de:	b005      	add	sp, #20
 80048e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048e4:	08004da8 	.word	0x08004da8
 80048e8:	08004db9 	.word	0x08004db9

080048ec <memchr>:
 80048ec:	b510      	push	{r4, lr}
 80048ee:	b2c9      	uxtb	r1, r1
 80048f0:	4402      	add	r2, r0
 80048f2:	4290      	cmp	r0, r2
 80048f4:	4603      	mov	r3, r0
 80048f6:	d005      	beq.n	8004904 <memchr+0x18>
 80048f8:	781c      	ldrb	r4, [r3, #0]
 80048fa:	3001      	adds	r0, #1
 80048fc:	428c      	cmp	r4, r1
 80048fe:	d1f8      	bne.n	80048f2 <memchr+0x6>
 8004900:	4618      	mov	r0, r3
 8004902:	bd10      	pop	{r4, pc}
 8004904:	2000      	movs	r0, #0
 8004906:	bd10      	pop	{r4, pc}

08004908 <_free_r>:
 8004908:	b538      	push	{r3, r4, r5, lr}
 800490a:	4605      	mov	r5, r0
 800490c:	2900      	cmp	r1, #0
 800490e:	d044      	beq.n	800499a <_free_r+0x92>
 8004910:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004914:	1f0c      	subs	r4, r1, #4
 8004916:	2b00      	cmp	r3, #0
 8004918:	bfb8      	it	lt
 800491a:	18e4      	addlt	r4, r4, r3
 800491c:	f000 f8d4 	bl	8004ac8 <__malloc_lock>
 8004920:	4a1e      	ldr	r2, [pc, #120]	; (800499c <_free_r+0x94>)
 8004922:	6813      	ldr	r3, [r2, #0]
 8004924:	4611      	mov	r1, r2
 8004926:	b913      	cbnz	r3, 800492e <_free_r+0x26>
 8004928:	6063      	str	r3, [r4, #4]
 800492a:	6014      	str	r4, [r2, #0]
 800492c:	e030      	b.n	8004990 <_free_r+0x88>
 800492e:	42a3      	cmp	r3, r4
 8004930:	d90d      	bls.n	800494e <_free_r+0x46>
 8004932:	6822      	ldr	r2, [r4, #0]
 8004934:	18a0      	adds	r0, r4, r2
 8004936:	4283      	cmp	r3, r0
 8004938:	bf01      	itttt	eq
 800493a:	6818      	ldreq	r0, [r3, #0]
 800493c:	685b      	ldreq	r3, [r3, #4]
 800493e:	1812      	addeq	r2, r2, r0
 8004940:	6022      	streq	r2, [r4, #0]
 8004942:	6063      	str	r3, [r4, #4]
 8004944:	600c      	str	r4, [r1, #0]
 8004946:	e023      	b.n	8004990 <_free_r+0x88>
 8004948:	42a2      	cmp	r2, r4
 800494a:	d803      	bhi.n	8004954 <_free_r+0x4c>
 800494c:	4613      	mov	r3, r2
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	2a00      	cmp	r2, #0
 8004952:	d1f9      	bne.n	8004948 <_free_r+0x40>
 8004954:	6818      	ldr	r0, [r3, #0]
 8004956:	1819      	adds	r1, r3, r0
 8004958:	42a1      	cmp	r1, r4
 800495a:	d10b      	bne.n	8004974 <_free_r+0x6c>
 800495c:	6821      	ldr	r1, [r4, #0]
 800495e:	4401      	add	r1, r0
 8004960:	1858      	adds	r0, r3, r1
 8004962:	4282      	cmp	r2, r0
 8004964:	6019      	str	r1, [r3, #0]
 8004966:	d113      	bne.n	8004990 <_free_r+0x88>
 8004968:	6810      	ldr	r0, [r2, #0]
 800496a:	6852      	ldr	r2, [r2, #4]
 800496c:	4401      	add	r1, r0
 800496e:	6019      	str	r1, [r3, #0]
 8004970:	605a      	str	r2, [r3, #4]
 8004972:	e00d      	b.n	8004990 <_free_r+0x88>
 8004974:	d902      	bls.n	800497c <_free_r+0x74>
 8004976:	230c      	movs	r3, #12
 8004978:	602b      	str	r3, [r5, #0]
 800497a:	e009      	b.n	8004990 <_free_r+0x88>
 800497c:	6821      	ldr	r1, [r4, #0]
 800497e:	1860      	adds	r0, r4, r1
 8004980:	4282      	cmp	r2, r0
 8004982:	bf01      	itttt	eq
 8004984:	6810      	ldreq	r0, [r2, #0]
 8004986:	6852      	ldreq	r2, [r2, #4]
 8004988:	1809      	addeq	r1, r1, r0
 800498a:	6021      	streq	r1, [r4, #0]
 800498c:	6062      	str	r2, [r4, #4]
 800498e:	605c      	str	r4, [r3, #4]
 8004990:	4628      	mov	r0, r5
 8004992:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004996:	f000 b898 	b.w	8004aca <__malloc_unlock>
 800499a:	bd38      	pop	{r3, r4, r5, pc}
 800499c:	20002da0 	.word	0x20002da0

080049a0 <_malloc_r>:
 80049a0:	b570      	push	{r4, r5, r6, lr}
 80049a2:	1ccd      	adds	r5, r1, #3
 80049a4:	f025 0503 	bic.w	r5, r5, #3
 80049a8:	3508      	adds	r5, #8
 80049aa:	2d0c      	cmp	r5, #12
 80049ac:	bf38      	it	cc
 80049ae:	250c      	movcc	r5, #12
 80049b0:	2d00      	cmp	r5, #0
 80049b2:	4606      	mov	r6, r0
 80049b4:	db01      	blt.n	80049ba <_malloc_r+0x1a>
 80049b6:	42a9      	cmp	r1, r5
 80049b8:	d902      	bls.n	80049c0 <_malloc_r+0x20>
 80049ba:	230c      	movs	r3, #12
 80049bc:	6033      	str	r3, [r6, #0]
 80049be:	e046      	b.n	8004a4e <_malloc_r+0xae>
 80049c0:	f000 f882 	bl	8004ac8 <__malloc_lock>
 80049c4:	4b23      	ldr	r3, [pc, #140]	; (8004a54 <_malloc_r+0xb4>)
 80049c6:	681c      	ldr	r4, [r3, #0]
 80049c8:	461a      	mov	r2, r3
 80049ca:	4621      	mov	r1, r4
 80049cc:	b1a1      	cbz	r1, 80049f8 <_malloc_r+0x58>
 80049ce:	680b      	ldr	r3, [r1, #0]
 80049d0:	1b5b      	subs	r3, r3, r5
 80049d2:	d40e      	bmi.n	80049f2 <_malloc_r+0x52>
 80049d4:	2b0b      	cmp	r3, #11
 80049d6:	d903      	bls.n	80049e0 <_malloc_r+0x40>
 80049d8:	600b      	str	r3, [r1, #0]
 80049da:	18cc      	adds	r4, r1, r3
 80049dc:	50cd      	str	r5, [r1, r3]
 80049de:	e01e      	b.n	8004a1e <_malloc_r+0x7e>
 80049e0:	428c      	cmp	r4, r1
 80049e2:	bf0b      	itete	eq
 80049e4:	6863      	ldreq	r3, [r4, #4]
 80049e6:	684b      	ldrne	r3, [r1, #4]
 80049e8:	6013      	streq	r3, [r2, #0]
 80049ea:	6063      	strne	r3, [r4, #4]
 80049ec:	bf18      	it	ne
 80049ee:	460c      	movne	r4, r1
 80049f0:	e015      	b.n	8004a1e <_malloc_r+0x7e>
 80049f2:	460c      	mov	r4, r1
 80049f4:	6849      	ldr	r1, [r1, #4]
 80049f6:	e7e9      	b.n	80049cc <_malloc_r+0x2c>
 80049f8:	4c17      	ldr	r4, [pc, #92]	; (8004a58 <_malloc_r+0xb8>)
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	b91b      	cbnz	r3, 8004a06 <_malloc_r+0x66>
 80049fe:	4630      	mov	r0, r6
 8004a00:	f000 f852 	bl	8004aa8 <_sbrk_r>
 8004a04:	6020      	str	r0, [r4, #0]
 8004a06:	4629      	mov	r1, r5
 8004a08:	4630      	mov	r0, r6
 8004a0a:	f000 f84d 	bl	8004aa8 <_sbrk_r>
 8004a0e:	1c43      	adds	r3, r0, #1
 8004a10:	d018      	beq.n	8004a44 <_malloc_r+0xa4>
 8004a12:	1cc4      	adds	r4, r0, #3
 8004a14:	f024 0403 	bic.w	r4, r4, #3
 8004a18:	42a0      	cmp	r0, r4
 8004a1a:	d10d      	bne.n	8004a38 <_malloc_r+0x98>
 8004a1c:	6025      	str	r5, [r4, #0]
 8004a1e:	4630      	mov	r0, r6
 8004a20:	f000 f853 	bl	8004aca <__malloc_unlock>
 8004a24:	f104 000b 	add.w	r0, r4, #11
 8004a28:	1d23      	adds	r3, r4, #4
 8004a2a:	f020 0007 	bic.w	r0, r0, #7
 8004a2e:	1ac3      	subs	r3, r0, r3
 8004a30:	d00e      	beq.n	8004a50 <_malloc_r+0xb0>
 8004a32:	425a      	negs	r2, r3
 8004a34:	50e2      	str	r2, [r4, r3]
 8004a36:	bd70      	pop	{r4, r5, r6, pc}
 8004a38:	1a21      	subs	r1, r4, r0
 8004a3a:	4630      	mov	r0, r6
 8004a3c:	f000 f834 	bl	8004aa8 <_sbrk_r>
 8004a40:	3001      	adds	r0, #1
 8004a42:	d1eb      	bne.n	8004a1c <_malloc_r+0x7c>
 8004a44:	230c      	movs	r3, #12
 8004a46:	6033      	str	r3, [r6, #0]
 8004a48:	4630      	mov	r0, r6
 8004a4a:	f000 f83e 	bl	8004aca <__malloc_unlock>
 8004a4e:	2000      	movs	r0, #0
 8004a50:	bd70      	pop	{r4, r5, r6, pc}
 8004a52:	bf00      	nop
 8004a54:	20002da0 	.word	0x20002da0
 8004a58:	20002d9c 	.word	0x20002d9c

08004a5c <_realloc_r>:
 8004a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5e:	4607      	mov	r7, r0
 8004a60:	4615      	mov	r5, r2
 8004a62:	460e      	mov	r6, r1
 8004a64:	b921      	cbnz	r1, 8004a70 <_realloc_r+0x14>
 8004a66:	4611      	mov	r1, r2
 8004a68:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004a6c:	f7ff bf98 	b.w	80049a0 <_malloc_r>
 8004a70:	b91a      	cbnz	r2, 8004a7a <_realloc_r+0x1e>
 8004a72:	f7ff ff49 	bl	8004908 <_free_r>
 8004a76:	4628      	mov	r0, r5
 8004a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a7a:	f000 f827 	bl	8004acc <_malloc_usable_size_r>
 8004a7e:	4285      	cmp	r5, r0
 8004a80:	d90e      	bls.n	8004aa0 <_realloc_r+0x44>
 8004a82:	4629      	mov	r1, r5
 8004a84:	4638      	mov	r0, r7
 8004a86:	f7ff ff8b 	bl	80049a0 <_malloc_r>
 8004a8a:	4604      	mov	r4, r0
 8004a8c:	b150      	cbz	r0, 8004aa4 <_realloc_r+0x48>
 8004a8e:	4631      	mov	r1, r6
 8004a90:	462a      	mov	r2, r5
 8004a92:	f7ff fbd5 	bl	8004240 <memcpy>
 8004a96:	4631      	mov	r1, r6
 8004a98:	4638      	mov	r0, r7
 8004a9a:	f7ff ff35 	bl	8004908 <_free_r>
 8004a9e:	e001      	b.n	8004aa4 <_realloc_r+0x48>
 8004aa0:	4630      	mov	r0, r6
 8004aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004aa4:	4620      	mov	r0, r4
 8004aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004aa8 <_sbrk_r>:
 8004aa8:	b538      	push	{r3, r4, r5, lr}
 8004aaa:	4c06      	ldr	r4, [pc, #24]	; (8004ac4 <_sbrk_r+0x1c>)
 8004aac:	2300      	movs	r3, #0
 8004aae:	4605      	mov	r5, r0
 8004ab0:	4608      	mov	r0, r1
 8004ab2:	6023      	str	r3, [r4, #0]
 8004ab4:	f000 f814 	bl	8004ae0 <_sbrk>
 8004ab8:	1c43      	adds	r3, r0, #1
 8004aba:	d102      	bne.n	8004ac2 <_sbrk_r+0x1a>
 8004abc:	6823      	ldr	r3, [r4, #0]
 8004abe:	b103      	cbz	r3, 8004ac2 <_sbrk_r+0x1a>
 8004ac0:	602b      	str	r3, [r5, #0]
 8004ac2:	bd38      	pop	{r3, r4, r5, pc}
 8004ac4:	200037c0 	.word	0x200037c0

08004ac8 <__malloc_lock>:
 8004ac8:	4770      	bx	lr

08004aca <__malloc_unlock>:
 8004aca:	4770      	bx	lr

08004acc <_malloc_usable_size_r>:
 8004acc:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004ad0:	2800      	cmp	r0, #0
 8004ad2:	bfbe      	ittt	lt
 8004ad4:	1809      	addlt	r1, r1, r0
 8004ad6:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8004ada:	18c0      	addlt	r0, r0, r3
 8004adc:	3804      	subs	r0, #4
 8004ade:	4770      	bx	lr

08004ae0 <_sbrk>:
 8004ae0:	4b04      	ldr	r3, [pc, #16]	; (8004af4 <_sbrk+0x14>)
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	6819      	ldr	r1, [r3, #0]
 8004ae6:	b909      	cbnz	r1, 8004aec <_sbrk+0xc>
 8004ae8:	4903      	ldr	r1, [pc, #12]	; (8004af8 <_sbrk+0x18>)
 8004aea:	6019      	str	r1, [r3, #0]
 8004aec:	6818      	ldr	r0, [r3, #0]
 8004aee:	4402      	add	r2, r0
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	4770      	bx	lr
 8004af4:	20002da4 	.word	0x20002da4
 8004af8:	200037c4 	.word	0x200037c4

08004afc <_init>:
 8004afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afe:	bf00      	nop
 8004b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b02:	bc08      	pop	{r3}
 8004b04:	469e      	mov	lr, r3
 8004b06:	4770      	bx	lr

08004b08 <_fini>:
 8004b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0a:	bf00      	nop
 8004b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b0e:	bc08      	pop	{r3}
 8004b10:	469e      	mov	lr, r3
 8004b12:	4770      	bx	lr
