Divya Arora , Anand Raghunathan , Srivaths Ravi , Murugan Sankaradass , Niraj K. Jha , Srimat T. Chakradhar, Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147040]
Benini. 2002. Networks on chips: A new SoC paradigm.
Gwennap, L. 2011. Adapteva: More flops, less watts. Tech. rep. The Linley Group.
Rehan Hameed , Wajahat Qadeer , Megan Wachs , Omid Azizi , Alex Solomatnikov , Benjamin C. Lee , Stephen Richardson , Christos Kozyrakis , Mark Horowitz, Understanding sources of inefficiency in general-purpose chips, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815968]
Ho, R. 2008. High speed and low energy capacitively driven on-chip wires. IEEE J. Solid-State Circuits.
Martha Mercaldi Kim , Mojtaba Mehrara , Mark Oskin , Todd Austin, Architectural implications of brick and mortar silicon manufacturing, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250693]
Ian Kuon , Jonathan Rose, Measuring the gap between FPGAs and ASICs, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117205]
Kevin Lim , Jichuan Chang , Trevor Mudge , Parthasarathy Ranganathan , Steven K. Reinhardt , Thomas F. Wenisch, Disaggregated memory for expansion and sharing in blade servers, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555789]
Michael D. Linderman , Jamison D. Collins , Hong Wang , Teresa H. Meng, Merge: a programming model for heterogeneous multi-core systems, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346318]
Michael Lyons , Mark Hempstead , Gu-Yeon Wei , David Brooks, The Accelerator Store framework for high-performance, low-power accelerator-based systems, IEEE Computer Architecture Letters, v.9 n.2, p.53-56, July 2010[doi>10.1109/L-CA.2010.16]
Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]
Albert Meixner , Daniel J. Sorin, Unified microprocessor core storage, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy[doi>10.1145/1242531.1242538]
Muller, M. 2008. Embedded processing at the heart of life and Style. In Proceedings of the IEEE International Solid-State Circuits Conference. (Digest of Technical Papers).
Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]
Mohamed Shalan , Vincent J. Mooney, III, Hardware support for real-time embedded multiprocessor system-on-a-chip memory management, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774806]
