#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Fri Sep  5 05:00:20 2014
# Process ID: 11169
# Log file: /home/wjun/bluedbm_work/bluedbm/controller/platform/build/vivado.log
# Journal file: /home/wjun/bluedbm_work/bluedbm/controller/platform/build/vivado.jou
#-----------------------------------------------------------
source impl.tcl
# set outputDir ./hw
# file mkdir $outputDir
# set partname {xc7a200tfbg676-2}
# read_verilog [ glob {verilog/top/*.v} ]
# set_property part $partname [current_project]
WARNING: [Vivado 12-818] No files matched '../../xilinx/vio_7series/vio_7series.xci'
# generate_target {Synthesis} [get_files ../../xilinx/vio_7series/vio_7series.xci]
# read_ip ../../xilinx/vio_7series/vio_7series.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx14.1/Vivado/2014.1/data/ip'.
WARNING: [Vivado 12-818] No files matched '../../xilinx/ila_7series/ila_7series.xci'
# generate_target {Synthesis} [get_files ../../xilinx/ila_7series/ila_7series.xci]
# read_ip ../../xilinx/ila_7series/ila_7series.xci
# read_verilog [ glob {../../xilinx/nullreset/*.v} ]
# read_verilog [ glob {../../xilinx/aurora_8b10b/*.v} ]
WARNING: [Vivado 12-818] No files matched '../../xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b.xci'
# generate_target {Synthesis} [get_files ../../xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b.xci]
# read_ip ../../xilinx/aurora_8b10b/aurora_8b10b/aurora_8b10b.xci
# read_xdc {../../xilinx/aurora_8b10b/aurora_8b10b_exdes.xdc}
# read_xdc {../../xilinx/constraints/ac701.xdc}
# synth_design -name mkControllerTop -top mkControllerTop -part $partname -flatten rebuilt
Command: synth_design -name mkControllerTop -top mkControllerTop -part xc7a200tfbg676-2 -flatten rebuilt

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
WARNING: [Synth 8-992] tx_d_i is already implicitly declared earlier [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:174]
WARNING: [Synth 8-992] tx_src_rdy_n_i is already implicitly declared earlier [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:175]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 851.137 ; gain = 211.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mkControllerTop' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkControllerTop.v:36]
INFO: [Synth 8-638] synthesizing module 'mkAuroraIntra' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:53]
INFO: [Synth 8-638] synthesizing module 'DCM_ADV' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1882]
	Parameter CLKIN_DIVIDE_BY_2 bound to: FALSE - type: string 
	Parameter CLKOUT_PHASE_SHIFT bound to: NONE - type: string 
	Parameter CLK_FEEDBACK bound to: 1X - type: string 
	Parameter DCM_AUTOCALIBRATION bound to: TRUE - type: string 
	Parameter DCM_PERFORMANCE_MODE bound to: MAX_SPEED - type: string 
	Parameter DESKEW_ADJUST bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter DFS_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DLL_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DUTY_CYCLE_CORRECTION bound to: TRUE - type: string 
	Parameter FACTORY_JF bound to: 16'b1111000011110000 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter CLKFX_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFX_MULTIPLY bound to: 4 - type: integer 
	Parameter PHASE_SHIFT bound to: 1 - type: integer 
	Parameter CLKDV_DIVIDE bound to: 2.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'DCM_ADV' (1#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:1882]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'SyncReset0' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncReset0.v:40]
INFO: [Synth 8-256] done synthesizing module 'SyncReset0' (3#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncReset0.v:40]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (4#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/ResetInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (5#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_exdes' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:63]
	Parameter USE_CHIPSCOPE bound to: 1 - type: integer 
	Parameter USE_CORE_TRAFFIC bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:174]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:175]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:176]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:179]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:182]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:183]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:185]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:186]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:187]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:192]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:198]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:199]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:200]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:201]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:232]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:233]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:234]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:235]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:237]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:240]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:247]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:248]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_support' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support.v:53]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_CLOCK_MODULE' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_clock_module.v:62]
	Parameter MULT bound to: 6.000000 - type: float 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 4.545000 - type: float 
	Parameter OUT0_DIVIDE bound to: 12.000000 - type: float 
	Parameter OUT1_DIVIDE bound to: 6 - type: integer 
	Parameter OUT2_DIVIDE bound to: 12 - type: integer 
	Parameter OUT3_DIVIDE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 4.545000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_CLOCK_MODULE' (7#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_clock_module.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_SUPPORT_RESET_LOGIC' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support_reset_logic.v:62]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support_reset_logic.v:84]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_cdc_sync_exdes' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:143]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = true [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:155]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_cdc_sync_exdes' (8#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_cdc_sync_exdes.v:104]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_SUPPORT_RESET_LOGIC' (9#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support_reset_logic.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_gt_common_wrapper' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_gt_common_wrapper.v:56]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter PLL0_FBDIV_IN bound to: 2 - type: integer 
	Parameter PLL1_FBDIV_IN bound to: 4 - type: integer 
	Parameter PLL0_FBDIV_45_IN bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_45_IN bound to: 5 - type: integer 
	Parameter PLL0_REFCLK_DIV_IN bound to: 1 - type: integer 
	Parameter PLL1_REFCLK_DIV_IN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTPE2_COMMON' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:7441]
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL1_CFG bound to: 27'b000000111110000001111011100 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL0_FBDIV bound to: 2 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 4 - type: integer 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL1_FBDIV bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTPE2_COMMON' (10#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:7441]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_gt_common_wrapper' (11#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_gt_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-11169-umma/realtime/aurora_8b10b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b' (12#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-11169-umma/realtime/aurora_8b10b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_support' (13#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_support.v:53]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_STANDARD_CC_MODULE' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_standard_cc_module.v:65]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_STANDARD_CC_MODULE' (14#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_standard_cc_module.v:65]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_LL_TO_AXI_EXDES' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_ll_to_axi_exdes.v:62]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter BC bound to: 16 - type: integer 
	Parameter REM_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_LL_TO_AXI_EXDES' (15#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_ll_to_axi_exdes.v:62]
INFO: [Synth 8-638] synthesizing module 'aurora_8b10b_AXI_TO_LL_EXDES' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_axi_to_ll_exdes.v:62]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter BC bound to: 16 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_AXI_TO_LL_EXDES' (16#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_axi_to_ll_exdes.v:62]
INFO: [Synth 8-638] synthesizing module 'vio_7series' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-11169-umma/realtime/vio_7series_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'vio_7series' (17#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-11169-umma/realtime/vio_7series_stub.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:539]
INFO: [Synth 8-638] synthesizing module 'ila_7series' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-11169-umma/realtime/ila_7series_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_7series' (18#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/.Xil/Vivado-11169-umma/realtime/ila_7series_stub.v:7]
WARNING: [Synth 8-689] width (77) of port connection 'probe0' does not match port width (64) of module 'ila_7series' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:541]
INFO: [Synth 8-4471] merging register 'LANE_UP_reg[0:3]' into 'lane_up_r_reg[0:3]' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:287]
WARNING: [Synth 8-3848] Net err_count_i_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:240]
WARNING: [Synth 8-3848] Net init_clk_i_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:201]
WARNING: [Synth 8-3848] Net gt_reset_i_orig in module/entity aurora_8b10b_exdes does not have driver. [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:232]
INFO: [Synth 8-256] done synthesizing module 'aurora_8b10b_exdes' (19#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/aurora_8b10b/aurora_8b10b_exdes.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'LANE_UP' does not match port width (4) of module 'aurora_8b10b_exdes' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:400]
WARNING: [Synth 8-350] instance 'auroraIntraImport' of module 'aurora_8b10b_exdes' requires 22 connections, but only 21 given [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:389]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncFIFO.v:53]
	Parameter dataWidth bound to: 240 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter indxWidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (20#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/MakeResetA.v:40]
	Parameter RSTDELAY bound to: 8 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (20#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (21#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/MakeResetA.v:40]
INFO: [Synth 8-256] done synthesizing module 'mkAuroraIntra' (22#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkAuroraIntra.v:53]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncFIFO.v:53]
	Parameter dataWidth bound to: 32 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter indxWidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (22#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/SyncFIFO.v:53]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (23#1) [/opt/Xilinx14.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
INFO: [Synth 8-638] synthesizing module 'NullReset' [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/nullreset/NullReset.v:1]
INFO: [Synth 8-256] done synthesizing module 'NullReset' (24#1) [/home/wjun/bluedbm_work/bluedbm/controller/xilinx/nullreset/NullReset.v:1]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/FIFO2.v:51]
	Parameter width bound to: 240 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (25#1) [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/FIFO2.v:51]
ERROR: [Synth 8-439] module 'BRAM2' not found [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkControllerTop.v:3579]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
ERROR: [Synth 8-285] failed synthesizing module 'mkControllerTop' [/home/wjun/bluedbm_work/bluedbm/controller/platform/build/verilog/top/mkControllerTop.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 880.137 ; gain = 240.473
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    invoked from within
"if {$rt::useElabCache == false} {
      rt::run_rtlelab -module $rt::top
    }"
    ("uplevel" body line 72)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 9 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
ERROR: [Common 17-39] 'source' failed due to earlier errors.

    while executing
"source -notrace ./.Xil/Vivado-11169-umma/realtime/mkControllerTop.tcl"
    invoked from within
"synth_design -name mkControllerTop -top mkControllerTop -part $partname -flatten rebuilt"
    (file "impl.tcl" line 59)
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 05:00:36 2014...
