{
	"author": ["A. Stoll", "Peter Duzy"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/StollD92",
	"ee": "http://portal.acm.org/citation.cfm?id=113938.149396",
	"pages": "188-193",
	"title": "High-Level Synthesis from VHDL with Exact Timing Constraints",
	"type": "inproceedings",
	"url": "db/conf/dac/dac92.html#StollD92",
	"year": "1992"
}
