/*
 * Copyright (C) 2019 Hewlett Packard Enterprise Development LP.
 * All rights reserved.
 *
 * This software is available to you under a choice of one of two
 * licenses.  You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * BSD license below:
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *   * Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *
 *   * Redistributions in binary form must reproduce the above
 *     copyright notice, this list of conditions and the following
 *     disclaimer in the documentation and/or other materials provided
 *     with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

/*
 * This file is automatically generated based of XML GenZ Specs:
 *     Version : 150880
 *     Date    : 2019-06-10 17:56:11
 *
 * Generator Script Meta:
 *     Version      : v0.2
 *     Generated On : 18, Jun 2019
 *
 *
 * **************************************************************
 *
 * Struct count  -----------------------------------  235
 * Enums count   -----------------------------------  0
 * Entries count (declared inside structs and enums)  1447
 */
#ifndef __GENZH__
#define __GENZH__

#ifndef __KERNEL__
#include <stdint.h>
#include <inttypes.h>

#define UUID_SIZE 16
typedef struct {
    unsigned char b[UUID_SIZE];
} uuid_t;

#else

#include <linux/uuid.h>

#endif
#include "genz.h"

struct genz_control_structure_header {
    uint32_t type   : 12;
    uint32_t vers   : 4;
    uint32_t size   : 16;
};

/* The field containing a pointer can either be 4 bytes or 6 bytes long in the Core Spec. */
enum genz_pointer_size {
    GENZ_4_BYTE_POINTER = 4,
    GENZ_6_BYTE_POINTER = 6,
};

enum genz_control_pointer_flags {
    GENZ_CONTROL_POINTER_NONE = 0,
    GENZ_CONTROL_POINTER_CHAINED = 1, /* e.g. Interface structures */
    GENZ_CONTROL_POINTER_ARRAY = 2, /* Table of structures, e.g. C-Access R-Key table. */
    GENZ_CONTROL_POINTER_STRUCTURE = 3, /* Points to a structure. Use ptr_type to see if it is generic or a particular type.  */
    GENZ_CONTROL_POINTER_TABLE_WITH_HEADER = 4, /* Header followed by table of structures, e.g. ELog Table */
    GENZ_CONTROL_POINTER_TABLE = 5 /* Just a table, e.g. OEM Data Field */
};

/* Add all types in order like "GENZ_<structure name> = <type number> */
enum genz_control_structure_type { 
    GENZ_GENERIC_STRUCTURE = -1,
    GENZ_CORE_STRUCTURE = 0,
    GENZ_OPCODE_SET_STRUCTURE = 1,
    GENZ_INTERFACE_STRUCTURE = 2,
    GENZ_INTERFACE_PHY_STRUCTURE = 3,
    GENZ_INTERFACE_STATISTICS_STRUCTURE = 4,
    GENZ_COMPONENT_ERROR_AND_SIGNAL_EVENT_STRUCTURE = 5,
    GENZ_COMPONENT_MEDIA_STRUCTURE = 6,
    GENZ_COMPONENT_SWITCH_STRUCTURE = 7,
    GENZ_COMPONENT_STATISTICS_STRUCTURE = 8,
    GENZ_COMPONENT_EXTENSION_STRUCTURE = 9,
    GENZ_VENDOR_DEFINED_STRUCTURE = 10,
    GENZ_VENDOR_DEFINED_WITH_UUID_STRUCTURE = 11,
    GENZ_COMPONENT_MULTICAST_STRUCTURE = 12,
    GENZ_COMPONENT_SECURITY_STRUCTURE = 13,
    GENZ_COMPONENT_TR_STRUCTURE = 14,
    GENZ_COMPONENT_IMAGE_STRUCTURE = 15,
    GENZ_COMPONENT_PRECISION_TIME_STRUCTURE = 16,
    GENZ_COMPONENT_MECHANICAL_STRUCTURE = 17,
    GENZ_COMPONENT_DESTINATION_TABLE_STRUCTURE = 18,
    GENZ_SERVICE_UUID_STRUCTURE = 19,
    GENZ_COMPONENT_C_ACCESS_STRUCTURE = 20,
    GENZ_REQUESTER_P2P_STRUCTURE = 21,
    GENZ_COMPONENT_PA_STRUCTURE = 22,
    GENZ_COMPONENT_EVENT_STRUCTURE = 23,
    GENZ_COMPONENT_LPD_STRUCTURE = 24,
    GENZ_COMPONENT_SOD_STRUCTURE = 25,
    GENZ_CONGESTION_MANAGEMENT_STRUCTURE = 26,
    GENZ_COMPONENT_RKD_STRUCTURE = 27,
    GENZ_COMPONENT_PM_STRUCTURE = 28,
    GENZ_COMPONENT_ATP_STRUCTURE = 29,
    GENZ_COMPONENT_RE_TABLE_STRUCTURE = 30,
    GENZ_COMPONENT_LPH_STRUCTURE = 31,
    GENZ_COMPONENT_PAGE_GRID_STRUCTURE = 32,
    GENZ_COMPONENT_PAGE_TABLE_STRUCTURE = 33,
    GENZ_COMPONENT_INTERLEAVE_STRUCTURE = 34,
    GENZ_COMPONENT_FIRMWARE_STRUCTURE = 35,
    GENZ_COMPONENT_SW_MANAGEMENT_STRUCTURE = 36,
    GENZ_PG_TABLE_AND_PTE_TABLE = 37,
    GENZ_RESTRICTED_PG_TABLE_AND_RESTRICTED_PTE_TABLE = 38,
    GENZ_EVENT_RECORD = 39,
    GENZ_PERFORMANCE_LOG_RECORD_0 = 40,
    GENZ_PERFORMANCE_LOG_RECORD_1 = 41,
    GENZ_FW_TABLE = 42,
    GENZ_TYPE_1_INTERLEAVE_TABLE = 43,
    GENZ_TR_TABLE = 44,
    GENZ_IMAGE_HEADER_0XC86ED8C24BED49BDA5143DD11950DE9D = 45,
    GENZ_IMAGE_TABLE = 46,
    GENZ_SERVICE_UUID_TABLE = 47,
    GENZ_RESOURCE_TABLE = 48,
    GENZ_C_CERT_TABLE = 49,
    GENZ_CERTIFICATE_TABLE = 50,
    GENZ_TIK_TABLE = 51,
    GENZ_UNRELIABLE_MULTICAST_TABLE_ENTRY_ROW = 52,
    GENZ_RELIABLE_MULTICAST_TABLE_ENTRY_ROW = 53,
    GENZ_RELIABLE_MULTICAST_RESPONDER_TABLE = 54,
    GENZ_UNRELIABLE_MULTICAST_TABLE = 55,
    GENZ_RELIABLE_MULTICAST_TABLE = 56,
    GENZ_CORE_LPD_BDF_TABLE = 57,
    GENZ_OPCODE_SET_TABLE = 58,
    GENZ_OPCODE_SET_UUID_TABLE = 59,
    GENZ_COMPONENT_ERROR_ELOG_ENTRY = 60,
    GENZ_INTERFACE_ERROR_ELOG_ENTRY = 61,
    GENZ_ELOG_TABLE = 62,
    GENZ_SSDT_MSDT_TABLE_ENTRY_ROW = 63,
    GENZ_RESPONSE_INTERFACE_TABLE = 64,
    GENZ_SSDT_MSDT_TABLE = 65,
    GENZ_REQUESTER_VCAT_TABLE = 66,
    GENZ_RESPONDER_VCAT_TABLE = 67,
    GENZ_LPRT_MPRT_TABLE = 68,
    GENZ_LPRT_ROUTE_ENTRY_ROW = 69,
    GENZ_MCPRT_MSMCPTR_ROW = 70,
    GENZ_MVCAT = 71,
    GENZ_ROUTE_CONTROL_TABLE = 72,
    GENZ_MCPRT_MSMCPRT_TABLE = 73,
    GENZ_PEER_ATTR_TABLE = 74,
    GENZ_SEC_TABLE = 75,
    GENZ_SSAP_MCAP_MSAP_AND_MSMCAP_TABLE = 76,
    GENZ_C_ACCESS_R_KEY_TABLE = 77,
    GENZ_C_ACCESS_L_P2P_TABLE = 78,
    GENZ_BACKUP_MGMT_TABLE = 79,
    GENZ_PM_BACKUP_TABLE = 80,
    GENZ_SM_BACKUP_TABLE = 81,
    GENZ_MEDIA_LOG_ENTRY = 82,
    GENZ_OEM_DATA_FIELD = 83,
    GENZ_LABEL_DATA_FIELD = 84,
    GENZ_PACKET_RELAY_ACCESS_KEY_INTERFACE_STRUCTURE_FIELDS_OPTIONAL = 85,
    GENZ_SSOD_TABLE = 86,
    GENZ_MSOD_TABLE = 87,
    GENZ_RE_TABLE = 88,
};

struct genz_control_structure_ptr {
    enum genz_control_pointer_flags flags;
    enum genz_pointer_size ptr_size;
    uint32_t pointer_offset;
    enum genz_control_structure_type ptr_type; /* structure validation of the pointer */
    size_t (*table_size)(struct genz_control_info *ci);
};

/*
 * The overall control_structure_type_to_pointers is an array indexed by
 * the structure type enum (e.g. core is index 0) to access the appropriate
 * <name>_structure_pointers array.
*/
struct genz_control_ptr_info {
    struct genz_control_structure_ptr *ptr;
    size_t num_ptrs;
    ssize_t struct_bytes;
    char *name;
    uint8_t vers;
};

extern struct genz_control_ptr_info genz_control_structure_type_to_ptrs[];
extern size_t genz_control_structure_type_to_ptrs_nelems;

/* *************************************************************************** */


union genz_c_status {
    uint64_t val;
    struct {
        uint64_t c_status_c_state                          : 3;
        uint64_t unsolicited_event_ue_packet_status        : 1;
        uint64_t non_fatal_internal_error_detected         : 1;
        uint64_t fatal_internal_error_detected             : 1;
        uint64_t non_transient_protocol_error_detected     : 1;
        uint64_t bist_failure_detected                     : 1;
        uint64_t c_status_component_thermal_status         : 2;
        uint64_t component_containment_detected            : 1;
        uint64_t emergency_power_reduction_detected        : 1;
        uint64_t power_off_transition_completed            : 1;
        uint64_t component_thermal_throttled               : 1;
        uint64_t component_thermal_throttled_restoration   : 1;
        uint64_t cannot_execute_persistent_flush           : 1;
        uint64_t c_status_hwinit_valid                     : 1;
        uint64_t refresh_component_configuration_completed : 1;
        uint64_t operational_error_detected                : 1;
        uint64_t rsvdz                                     : 45;
//uint64_t padding                                   : 0;
    };
};


union genz_c_control {
    uint64_t val;
    struct {
        uint64_t component_enable                                                     : 1;
        uint64_t c_control_initiate_component_reset                                   : 3;
        uint64_t c_control_halt_uert_unsolicited_event_ue_packet_retransmission_timer : 1; //FIXME: name too long.
        uint64_t c_control_transition_c_up                                            : 1;
        uint64_t c_control_transition_c_lp                                            : 1;
        uint64_t c_control_transition_c_dlp                                           : 1;
        uint64_t c_control_trigger_emergency_power_reduction                          : 1;
        uint64_t c_control_exit_emergency_power_reduction                             : 1;
        uint64_t c_control_transition_component_power_off                             : 1;
        uint64_t upper_thermal_limit_performance_throttle_enable                      : 1;
        uint64_t caution_thermal_limit_performance_throttle_enable                    : 1;
        uint64_t c_control_lpd_responder_zmmu_bypass_control                          : 1;
        uint64_t c_control_refresh_component_configuration_control                    : 1;
        uint64_t rsvdp                                                                : 49;
//uint64_t padding                                                              : 0;
    };
};


union genz_component_cap_1 {
    uint64_t val;
    struct {
        uint64_t component_cap_1_max_packet_payload                                                                                                                                   : 3;
        uint64_t no_snoop_support                                                                                                                                                     : 1;
        uint64_t content_component_reset_support_see_component_reset                                                                                                                  : 1; //FIXME: name too long.
        uint64_t built_in_self_test_bist_support                                                                                                                                      : 1;
        uint64_t component_containment_support_see_component_error_and_signal_event_structure                                                                                         : 1; //FIXME: name too long.
        uint64_t component_cap_1_address_field_interpretation                                                                                                                         : 1;
        uint64_t next_header_support                                                                                                                                                  : 1;
        uint64_t next_header_control_opclass_support                                                                                                                                  : 1;
        uint64_t precision_time_support                                                                                                                                               : 1;
        uint64_t component_cap_1_addressable_resource_classification                                                                                                                  : 3; //FIXME: name too long.
        uint64_t component_cap_1_cached_component_control_space_structure_support                                                                                                     : 1; //FIXME: name too long.
        uint64_t in_band_management_support                                                                                                                                           : 1;
        uint64_t out_of_band_management_support                                                                                                                                       : 1;
        uint64_t primary_manager_support                                                                                                                                              : 1;
        uint64_t fabric_manager_support                                                                                                                                               : 1;
        uint64_t power_manager_support                                                                                                                                                : 1;
        uint64_t automatic_c_state_support                                                                                                                                            : 1;
        uint64_t vendor_defined_power_management_support                                                                                                                              : 1;
        uint64_t emergency_power_reduction_support                                                                                                                                    : 1;
        uint64_t component_cap_1_configuration_post_emergency_power_reduction                                                                                                         : 1; //FIXME: name too long.
        uint64_t emergency_power_reduction_relay_support                                                                                                                              : 1;
        uint64_t component_cap_1_c_state_power_control_support                                                                                                                        : 1;
        uint64_t power_disable_support                                                                                                                                                : 1;
        uint64_t component_cap_1_power_scale_pwrs_is_used_to_calculate_the_various_component_maximum_non_auxiliary_power_consumption_values                                           : 3; //FIXME: name too long.
        uint64_t component_cap_1_auxiliary_power_scale_apwrs_is_used_to_calculate_the_maximum_power_consumption_a_component_is_capable_of_consuming_when_operating_on_auxiliary_power : 3; //FIXME: name too long.
        uint64_t mctp_over_gen_z_support                                                                                                                                              : 1;
        uint64_t component_cap_1_core_latency_scale                                                                                                                                   : 2;
        uint64_t multi_subnet_support                                                                                                                                                 : 1;
        uint64_t component_cap_1_maximum_number_cid                                                                                                                                   : 2;
        uint64_t nirt_support                                                                                                                                                         : 1;
        uint64_t enirt_support                                                                                                                                                        : 1;
        uint64_t emergency_power_reduction_signal_support                                                                                                                             : 1;
        uint64_t component_cap_1_control_timer_unit                                                                                                                                   : 2;
        uint64_t component_cap_1_timer_unit                                                                                                                                           : 4;
        uint64_t power_disable_signal_support                                                                                                                                         : 1;
        uint64_t emergency_backup_signal_support                                                                                                                                      : 1;
        uint64_t shared_emergency_signal_support                                                                                                                                      : 1;
        uint64_t management_directed_c_lp_support                                                                                                                                     : 1;
        uint64_t management_directed_c_dlp_support                                                                                                                                    : 1;
        uint64_t fps_support                                                                                                                                                          : 1;
        uint64_t pco_fps_support                                                                                                                                                      : 1;
        uint64_t component_authentication_support                                                                                                                                     : 1;
        uint64_t management_services_support                                                                                                                                          : 1;
        uint64_t component_cap_1_max_cid                                                                                                                                              : 3;
        uint64_t component_cap_1_extended_timer_unit                                                                                                                                  : 3;
        uint64_t component_loopback_support                                                                                                                                           : 1;
//uint64_t padding                                                                                                                                                              : 0;
    };
};


union genz_component_cap_1_control {
    uint64_t val;
    struct {
        uint64_t component_cap_1_control_max_packet_payload                         : 3;
        uint64_t component_cap_1_control_no_snoop_control                           : 1;
        uint64_t component_cap_1_control_built_in_self_test_bist_control            : 1; //FIXME: name too long.
        uint64_t component_cap_1_control_manager_type                               : 1;
        uint64_t component_cap_1_control_primary_manager_role                       : 1;
        uint64_t component_cap_1_control_primary_fabric_manager_role                : 1; //FIXME: name too long.
        uint64_t component_cap_1_control_secondary_fabric_manager_role              : 1; //FIXME: name too long.
        uint64_t component_cap_1_control_power_manager_enable                       : 2;
        uint64_t primary_manager_transition_enable                                  : 1;
        uint64_t fabric_manager_transition_enable                                   : 1;
        uint64_t next_header_enable                                                 : 1;
        uint64_t next_header_control_opclass_enable                                 : 1;
        uint64_t next_header_precision_time_enable                                  : 1;
        uint64_t component_cap_1_control_in_band_management_disable                 : 1;
        uint64_t component_cap_1_control_out_of_band_management_disable             : 1; //FIXME: name too long.
        uint64_t automatic_c_state_enable                                           : 1;
        uint64_t vendor_defined_power_management_enable                             : 1;
        uint64_t component_cap_1_control_max_power_control                          : 3;
        uint64_t emergency_power_reduction_enable                                   : 1;
        uint64_t notify_peer_c_state_change_enable                                  : 1;
        uint64_t rsvdp                                                              : 1;
        uint64_t component_cap_1_control_c_state_power_control_enable               : 1; //FIXME: name too long.
        uint64_t component_cap_1_control_lowest_automatic_c_state_level             : 3; //FIXME: name too long.
        uint64_t component_cap_1_control_initiate_all_statistics_snapshot           : 1; //FIXME: name too long.
        uint64_t component_cap_1_control_initiate_all_interface_statistics_snapshot : 1; //FIXME: name too long.
        uint64_t mctp_over_gen_z_enable                                             : 1;
        uint64_t meta_read_write_header_enable                                      : 1;
        uuid_t component_cap_1_control_host_manager_mgr_uuid_enable;
        uuid_t mgr_uuid_enable;
        uint64_t component_loopback_enable                                          : 1;
        uint64_t software_defined_management_bit_0                                  : 1;
        uint64_t software_defined_management_bit_1                                  : 1;
        uint64_t software_defined_management_bit_2                                  : 1;
        uint64_t software_defined_management_bit_3                                  : 1;
        uint64_t software_defined_management_bit_4                                  : 1;
        uint64_t software_defined_management_bit_5                                  : 1;
        uint64_t software_defined_management_bit_6                                  : 1;
        uint64_t software_defined_management_bit_7                                  : 1;
        uint64_t padding                                                            : 18;
    };
};


union genz_component_cap_2 {
    uint64_t val;
    struct {
        uint64_t component_cap_2_r_key_support                        : 2;
        uint64_t responder_memory_interleave_support                  : 1;
        uint64_t requester_memory_interleave_support                  : 1;
        uint64_t sod_support                                          : 1;
        uint64_t write_msg_embedded_read_support                      : 1;
        uint64_t component_cap_2_poison_granularity_support           : 4;
        uint64_t host_lpd_field_type_1_and_type_2_support             : 1;
        uint64_t host_lpd_field_type_0_support                        : 1;
        uint64_t component_cap_2_performance_marker_support           : 3;
        uint64_t max_perf_records                                     : 5;
        uint64_t component_cap_2_meta_read_write_support              : 3;
        uint64_t host_lpd_field_type_3_support                        : 1;
        uint64_t host_lpd_field_type_4_support                        : 1;
        uint64_t t10_dif_support                                      : 1;
        uint64_t t10_pi_support                                       : 1;
        uint64_t di_pi_block_size_support                             : 8;
        uint64_t bufreq_t10_dif_pi_support                            : 1;
        uint64_t write_msg_receive_tag_filter_support                 : 1;
        uint64_t write_msg_receive_tag_posting_support                : 1;
        uint64_t write_msg_and_enqueue_dequeue_shared_queue_supported : 1; //FIXME: name too long.
        uint64_t p2p_data_encryption_support                          : 1;
        uint64_t p2p_control_encryption_support                       : 1;
        uint64_t persistent_flush_sub_range_support                   : 1;
        uint64_t rsp_lpd_field_type_5_support                         : 1;
        uint64_t req_lpd_field_type_5_support                         : 1;
        uint64_t rsvdp                                                : 20;
//uint64_t padding                                              : 0;
    };
};


union genz_component_cap_2_control {
    uint64_t val;
    struct {
        uint64_t rsvdp                                                : 1;
        uint64_t pmcid_valid                                          : 1;
        uint64_t pfmcid_valid                                         : 1;
        uint64_t sfmcid_valid                                         : 1;
        uint64_t pfmsid_valid                                         : 1;
        uint64_t sfmsid_valid                                         : 1;
        uint64_t responder_memory_interleave_enable                   : 1;
        uint64_t performance_log_record_enable                        : 1;
        uint64_t component_cap_2_control_clear_performance_marker_log : 1; //FIXME: name too long.
        uint64_t host_lpd_field_type_1_and_type_2_enable              : 1;
        uint64_t host_lpd_field_type_3_enable                         : 1;
        uint64_t host_lpd_field_type_0_enable                         : 1;
        uint64_t host_lpd_field_type_4_enable                         : 1;
        uint64_t t10_dif_enable                                       : 1;
        uint64_t t10_pi_enable                                        : 1;
        uint64_t component_cap_2_control_di_pi_block_size             : 3;
        uint64_t bufreq_t10_dif_pi_enable                             : 1;
        uint64_t p2p_data_encryption_enable                           : 1;
        uint64_t p2p_control_encryption_enable                        : 1;
        uint64_t persistent_flush_sub_range_enable                    : 1;
        uint64_t rsp_lpd_field_type_5_enable                          : 1;
        uint64_t req_lpd_field_type_5_enable                          : 1;
        uint64_t padding                                              : 40;
    };
};


union genz_component_cap_3 {
    uint64_t val;
    struct {
        uint64_t component_cap_3_lightweight_notification_support : 2;
        uint64_t lnreq_registrations_supported                    : 5;
        uint64_t lnrsp_32_byte_ln_block_size_support              : 1;
        uint64_t lnrsp_64_byte_ln_block_size_support              : 1;
        uint64_t lnrsp_128_byte_ln_block_size_support             : 1;
        uint64_t lnrsp_256_byte_ln_block_size_support             : 1;
        uint64_t max_supported_home_agents                        : 4;
        uint64_t max_supported_caching_agents                     : 4;
        uint64_t dequeue_16_byte_size_support                     : 1;
        uint64_t dequeue_32_byte_size_support                     : 1;
        uint64_t dequeue_64_byte_size_support                     : 1;
        uint64_t reserved                                         : 42;
//uint64_t padding                                          : 0;
    };
};


union genz_component_cap_3_control {
    uint64_t val;
    struct {
        uint64_t ln_enable                                   : 1;
        uint64_t component_cap_3_control_lnrsp_ln_block_size : 3;
        uint64_t home_agent_enable                           : 1;
        uint64_t caching_agent_enable                        : 1;
        uint64_t component_cap_3_control_dequeue_size        : 3;
        uint64_t rsvdp                                       : 55;
//uint64_t padding                                     : 0;
    };
};


union genz_component_cap_4 {
    uint64_t val;
    struct {
        uint64_t reserved : 64;
//uint64_t padding  : 0;
    };
};


union genz_component_cap_4_control {
    uint64_t val;
    struct {
        uint64_t reserved : 64;
//uint64_t padding  : 0;
    };
};


union genz_opcode_set_cap_1_control {
    uint32_t val;
    struct {
        uint32_t opcode_set_cap_1_control_enabled_cache_line_size            : 3;
        uint32_t opcode_set_cap_1_control_interface_uniform_opclass_selected : 3; //FIXME: name too long.
        uint32_t rsvdp                                                       : 26;
//uint64_t padding                                                     : 0;
    };
};


union genz_opcode_set_cap_1 {
    uint64_t val;
    struct {
        uint64_t p2p_vendor_defined_support                                        : 1;
        uint64_t vdo_opclass_1_support                                             : 1;
        uint64_t vdo_opclass_2_support                                             : 1;
        uint64_t vdo_opclass_3_support                                             : 1;
        uint64_t vdo_opclass_4_support                                             : 1;
        uint64_t vdo_opclass_5_support                                             : 1;
        uint64_t vdo_opclass_6_support                                             : 1;
        uint64_t vdo_opclass_7_support                                             : 1;
        uint64_t vdo_opclass_8_support                                             : 1;
        uint64_t opcode_set_cap_1_atomic_data_endian_type                          : 2;
        uint64_t opcode_set_cap_1_protocol_version_associated_with_this_opcode_set : 4; //FIXME: name too long.
        uint64_t opcode_set_cap_1_interrupt_role_if_interrupts_are_supported       : 2; //FIXME: name too long.
        uint64_t multi_opcode_set_support                                          : 1;
        uint64_t per_destination_opcode_set_support                                : 1;
        uint64_t ldm_1_read_response_meta_support                                  : 1;
        uint64_t opcode_set_cap_1_uniform_opclass_support                          : 1;
        uint64_t reserved                                                          : 43;
//uint64_t padding                                                           : 0;
    };
};


union genz_i_status {
    uint32_t val;
    struct {
        uint32_t i_status_interface_state                   : 3;
        uint32_t full_interface_reset                       : 1;
        uint32_t warm_interface_reset                       : 1;
        uint32_t link_rfc_status                            : 1;
        uint32_t peer_link_rfc_ready                        : 1;
        uint32_t peer_link_rfc_ttc                          : 1;
        uint32_t exceeded_transient_error_threshold         : 1;
        uint32_t active_link_failure                        : 1;
        uint32_t link_ctl_completed                         : 1;
        uint32_t i_status_link_ctl_completion_status        : 5;
        uint32_t interface_containment_detected             : 1;
        uint32_t interface_component_containment_detected   : 1;
        uint32_t peer_interface_incompatibility_detected    : 1;
        uint32_t i_status_peer_nonce_detected               : 1;
        uint32_t i_status_link_level_reliability_llr_status : 1;
        uint32_t rsvdz                                      : 11;
//uint64_t padding                                    : 0;
    };
};


union genz_i_control {
    uint32_t val;
    struct {
        uint32_t interface_enable                                      : 1;
        uint32_t i_control_initiate_full_interface_reset               : 1;
        uint32_t i_control_initiate_warm_interface_reset               : 1;
        uint32_t link_rfc_packet_disable                               : 1;
        uint32_t i_control_initiate_peer_c_reset                       : 1;
        uint32_t i_control_initiate_peer_c_up_transition               : 1;
        uint32_t i_control_initiate_peer_attribute_request             : 1;
        uint32_t interface_access_key_validation_enable                : 1;
        uint32_t initiate_l_up_transition                              : 1;
        uint32_t i_control_auto_stop                                   : 1;
        uint32_t i_control_initiate_path_time_request                  : 1;
        uint32_t i_control_force_physical_layer_abstraction_retraining : 1; //FIXME: name too long.
        uint32_t i_control_initiate_l_lp_transition                    : 3;
        uint32_t i_control_initiate_l_up_lp_transition                 : 3;
        uint32_t i_control_initiate_peer_set_attribute_request         : 1;
        uint32_t i_control_ingress_dr_enable                           : 1;
        uint32_t reserved                                              : 1;
        uint32_t i_control_initiate_interface_containment              : 1;
        uint32_t initiate_peer_nonce_request                           : 1;
        uint64_t padding                                               : 9;
    };
};


union genz_i_cap_1 {
    uint32_t val;
    struct {
        uint32_t interface_containment_support                     : 1;
        uint32_t interface_error_fields_support                    : 1;
        uint32_t interface_error_logging_support                   : 1;
        uint32_t transient_error_threshold_support                 : 1;
        uint32_t i_error_fault_injection_support                   : 1;
        uint32_t lprt_wildcard_packet_relay_support                : 1;
        uint32_t mprt_wildcard_packet_relay_support                : 1;
        uint32_t interface_loopback_support                        : 1;
        uint32_t i_cap_1_implicit_flow_control_support             : 1;
        uint32_t i_cap_1_explicit_flow_control_support             : 1;
        uint32_t rsvdz                                             : 1;
        uint32_t p2p_64_support                                    : 1;
        uint32_t p2p_vendor_defined_support                        : 1;
        uint32_t explicit_opclass_support                          : 1;
        uint32_t i_cap_1_packet_relay_access_key_field_provisioned : 1;
        uint32_t interface_access_key_validation_support           : 1;
        uint32_t link_level_reliability_llr_support                : 1;
        uint32_t tr_interface_support                              : 1;
        uint32_t source_cid_packet_validation_support              : 1;
        uint32_t source_sid_packet_validation_support              : 1;
        uint32_t adaptive_fc_credit_support                        : 1;
        uint32_t pco_communications_support                        : 1;
        uint32_t i_cap_1_aggregated_interface_support              : 1;
        uint32_t i_cap_1_aggregated_interface_role                 : 1;
        uint32_t peer_nonce_validation_support                     : 1;
        uint32_t i_cap_1_p2p_standalone_acknowledgment_required    : 1;
        uint32_t interface_group_support                           : 1;
        uint32_t i_cap_1_requires_interface_group_single_opclass   : 1;
        uint32_t point_to_point_backup_support                     : 1;
        uint64_t padding                                           : 3;
    };
};


union genz_i_cap_1_control {
    uint32_t val;
    struct {
        uint32_t rsvdp                                                  : 1;
        uint32_t transient_error_threshold_enable                       : 1;
        uint32_t i_error_fault_injection_enable                         : 1;
        uint32_t wildcard_packet_relay_enable                           : 1;
        uint32_t interface_loopback_enable                              : 1;
        uint32_t i_cap_1_control_flow_control_type                      : 1;
        uint32_t i_cap_1_control_opclass_select                         : 3;
        uint32_t control_opclass_packet_filtering_enable                : 1;
        uint32_t unreliable_control_write_msg_packet_filtering_enable   : 1; //FIXME: name too long.
        uint32_t lprt_enable                                            : 1;
        uint32_t mprt_enable                                            : 1;
        uint32_t i_cap_1_control_link_level_reliability_llr_crc_trigger : 1; //FIXME: name too long.
        uint32_t source_cid_packet_validation_enable                    : 1;
        uint32_t source_sid_packet_validation_enable                    : 1;
        uint32_t i_cap_1_control_peer_cid_configured                    : 1;
        uint32_t i_cap_1_control_peer_sid_configured                    : 1;
        uint32_t adaptive_fc_credit_enable                              : 1;
        uint32_t i_cap_1_control_omit_p2p_standalone_acknowledgment     : 1;
        uint32_t interface_component_containment_enable                 : 1;
        uint32_t peer_nonce_validation_enable                           : 1;
        uint32_t pcie_compatible_ordering_pco_communications_enable     : 1;
        uint32_t link_level_reliability_llr_enable                      : 1;
        uint32_t i_cap_1_control_aggregated_interface_control           : 2;
        uint32_t tr_cid_valid                                           : 1;
        uint32_t precision_time_enable                                  : 1;
        uint32_t reserved                                               : 3;
        uint64_t padding                                                : 1;
    };
};


union genz_i_cap_2 {
    uint32_t val;
    struct {
        uint32_t i_cap_2_transient_error_history_size : 3;
        uint32_t reserved                             : 29;
//uint64_t padding                              : 0;
    };
};


union genz_i_cap_2_control {
    uint32_t val;
    struct {
        uint32_t software_defined_i_bit_0 : 1;
        uint32_t software_defined_i_bit_1 : 1;
        uint32_t rsvdp                    : 30;
//uint64_t padding                  : 0;
    };
};


union genz_i_error_status {
    uint16_t val;
    struct {
        uint16_t excessive_physical_layer_retraining_events_recorded : 1; //FIXME: name too long.
        uint16_t non_transient_link_error_recorded                   : 1;
        uint16_t interface_containment_recorded                      : 1;
        uint16_t interface_access_key_violation_recorded             : 1;
        uint16_t interface_fc_fwd_progress_violation_recorded        : 1;
        uint16_t unexpected_physical_layer_failure                   : 1;
        uint16_t rsvdz                                               : 1;
        uint16_t interface_ae_recorded                               : 1;
        uint16_t switch_packet_relay_failure_recorded                : 1;
        uint64_t padding                                             : 7;
    };
};


union genz_i_error_detect {
    uint16_t val;
    struct {
        uint16_t excessive_physical_layer_retraining_events_detect : 1;
        uint16_t non_transient_link_error_detect                   : 1;
        uint16_t interface_containment_detect                      : 1;
        uint16_t interface_access_key_violation_detect             : 1;
        uint16_t interface_fc_fwd_progress_violation_detect        : 1;
        uint16_t unexpected_physical_layer_failure                 : 1;
        uint16_t rsvdp                                             : 1;
        uint16_t interface_ae_detect                               : 1;
        uint16_t switch_packet_relay_failure_detect                : 1;
        uint64_t padding                                           : 7;
    };
};


union genz_i_error_fault_injection {
    uint16_t val;
    struct {
        uint16_t test_excessive_physical_layer_retraining_events_error : 1; //FIXME: name too long.
        uint16_t test_non_transient_link_error                         : 1;
        uint16_t test_interface_containment                            : 1;
        uint16_t test_interface_access_key_violation_error             : 1;
        uint16_t test_interface_fc_fwd_progress_violation_error        : 1;
        uint16_t test_unexpected_physical_layer_failure                : 1;
        uint16_t rsvdp                                                 : 1;
        uint16_t test_interface_ae                                     : 1;
        uint16_t test_switch_packet_relay_failure                      : 1;
        uint64_t padding                                               : 7;
    };
};


union genz_i_error_trigger {
    uint16_t val;
    struct {
        uint16_t excessive_physical_layer_retraining_events_trigger : 1;
        uint16_t non_transient_link_error_trigger                   : 1;
        uint16_t interface_containment_trigger                      : 1;
        uint16_t interface_access_key_violation_trigger             : 1;
        uint16_t interface_fc_fwd_progress_violation_trigger        : 1;
        uint16_t unexpected_physical_layer_failure                  : 1;
        uint16_t rsvdp                                              : 1;
        uint16_t interface_ae_trigger                               : 1;
        uint16_t switch_packet_relay_failure_trigger                : 1;
        uint64_t padding                                            : 7;
    };
};


union genz_peer_state {
    uint32_t val;
    struct {
        uint32_t peer_state_peer_component_c_state                    : 3;
        uint32_t peer_state_peer_component_manager_type               : 1;
        uint32_t peer_cid_valid                                       : 1;
        uint32_t peer_sid_valid                                       : 1;
        uint32_t peer_interface_id_valid                              : 1;
        uint32_t rsvdz                                                : 1;
        uint32_t peer_interface_p2p_64_opclass_support                : 1;
        uint32_t peer_interface_p2p_vendor_defined_opclass_support    : 1;
        uint32_t peer_interface_explicit_opclass_support              : 1;
        uint32_t peer_state_peer_component_multiple_cid_configuration : 1; //FIXME: name too long.
        uint32_t peer_out_of_band_management_support                  : 1;
        uint32_t peer_component_home_agent_support                    : 1;
        uint32_t peer_component_caching_agent_support                 : 1;
        uint32_t peer_state_peer_interface_flow_control_support       : 2;
        uint32_t peer_base_c_class_valid                              : 1;
        uint32_t peer_in_band_management_support                      : 1;
        uint32_t peer_uniform_opclass_support                         : 1;
        uint32_t peer_link_level_reliability_llr_support              : 1;
        uint32_t rsvdp                                                : 11;
//uint64_t padding                                              : 0;
    };
};


union genz_link_ctl_control {
    uint32_t val;
    struct {
        uint32_t rsvdp                                                : 1;
        uint32_t transmit_peer_c_up_enable                            : 1;
        uint32_t receive_peer_c_up_enable                             : 1;
        uint32_t transmit_peer_c_reset_enable                         : 1;
        uint32_t receive_peer_c_reset_enable                          : 1;
        uint32_t transmit_enter_link_up_lp_enable                     : 1;
        uint32_t receive_enter_link_up_lp_enable                      : 1;
        uint32_t transmit_enter_link_lp_enable                        : 1;
        uint32_t receive_enter_link_lp_enable                         : 1;
        uint32_t transmit_link_reset_event_enable                     : 1;
        uint32_t receive_link_reset_event_enable                      : 1;
        uint32_t link_ctl_control_transmit_peer_set_attribute_disable : 1; //FIXME: name too long.
        uint32_t link_ctl_control_receive_peer_set_attribute_disable  : 1; //FIXME: name too long.
        uint64_t padding                                              : 19;
    };
};


union genz_phy_status {
    uint32_t val;
    struct {
        uint32_t phy_status_physical_layer_operational_status          : 4;
        uint32_t phy_status_previous_physical_layer_operational_status : 4; //FIXME: name too long.
        uint32_t phy_status_physical_layer_training_status             : 2;
        uint32_t phy_status_physical_layer_retraining_status           : 2;
        uint32_t phy_status_phy_tx_link_width_reduced                  : 1;
        uint32_t phy_status_phy_rx_link_width_reduced                  : 1;
        uint32_t phy_status_phy_tx_error_detected                      : 1;
        uint32_t phy_status_phy_rx_error_detected                      : 1;
        uint32_t rsvdz                                                 : 16;
//uint64_t padding                                               : 0;
    };
};


union genz_phy_control {
    uint32_t val;
    struct {
        uint32_t phy_control_enable_physical_layer                  : 1;
        uint32_t phy_control_disable_physical_layer                 : 1;
        uint32_t phy_control_disable_physical_layer_auto_retraining : 1;
        uint32_t phy_control_exit_low_power_state                   : 1;
        uint32_t phy_control_clear_phy_events                       : 1;
        uint32_t phy_control_physical_layer_retraining_level        : 2;
        uint32_t phy_control_force_physical_layer_retraining        : 1;
        uint32_t rsvdp                                              : 24;
//uint64_t padding                                            : 0;
    };
};


union genz_phy_cap_1 {
    uint32_t val;
    struct {
        uint32_t phy_cap_1_default_phy   : 1;
        uint32_t auto_train_support      : 1;
        uint32_t level_1_retrain_support : 1;
        uint32_t level_2_retrain_support : 1;
        uint32_t level_3_retrain_support : 1;
        uint32_t level_4_retrain_support : 1;
        uint32_t retrain_level_1         : 4;
        uint32_t retrain_level_2         : 4;
        uint32_t retrain_level_3         : 4;
        uint32_t retrain_level_4         : 4;
        uint32_t reserved                : 10;
//uint64_t padding                 : 0;
    };
};


union genz_phy_cap_1_control {
    uint32_t val;
    struct {
        uint32_t phy_cap_1_control_phit_encoding_enable       : 1;
        uint32_t extended_feature_enable                      : 1;
        uint32_t phy_cap_1_control_interface_aggregation_type : 4;
        uint32_t reserved                                     : 26;
//uint64_t padding                                      : 0;
    };
};


union genz_phy_events {
    uint32_t val;
    struct {
        uint32_t phy_low_power_events  : 16;
        uint32_t phy_retraining_events : 16;
//uint64_t padding               : 0;
    };
};


union genz_phy_lane_status {
    uint32_t val;
    struct {
        uint32_t phy_lane_status_phy_tx_link_width_reduced : 1;
        uint32_t phy_lane_status_phy_rx_link_width_reduced : 1;
        uint32_t phy_lane_status_asymmetric_lane_status    : 2;
        uint32_t phy_lane_status_tx_reversal_status        : 1;
        uint32_t phy_lane_status_rx_reversal_status        : 1;
        uint32_t reserved                                  : 2;
        uint32_t tx_num_lanes                              : 12;
        uint32_t rx_num_lanes                              : 12;
//uint64_t padding                                   : 0;
    };
};


union genz_phy_lane_control {
    uint32_t val;
    struct {
        uint32_t phy_lane_control_enable_lane_asymmetry : 2;
        uint32_t phy_lane_control_enable_tx_reversal    : 2;
        uint32_t phy_lane_control_enable_rx_reversal    : 2;
        uint32_t rsvdp                                  : 2;
        uint32_t tx_lane_enable                         : 12;
        uint32_t rx_lane_enable                         : 12;
//uint64_t padding                                : 0;
    };
};


union genz_phy_lane_cap {
    uint32_t val;
    struct {
        uint32_t phy_lane_cap_asymmetric_lane_support  : 2;
        uint32_t phy_lane_cap_reversal_support         : 3;
        uint32_t asymmetric_lane_with_reversal_support : 1;
        uint32_t reserved                              : 2;
        uint32_t tx_lane_support                       : 12;
        uint32_t rx_lane_support                       : 12;
//uint64_t padding                               : 0;
    };
};


union genz_phy_remote_lane_cap {
    uint32_t val;
    struct {
        uint32_t phy_remote_lane_cap_remote_asymmetric_lane_support : 2;
        uint32_t phy_remote_lane_cap_remote_reversal_support        : 3;
        uint32_t remote_asymmetric_lane_with_reversal_support       : 1;
        uint32_t reserved                                           : 2;
        uint32_t remote_tx_lane_enable                              : 12;
        uint32_t remote_rx_lane_enable                              : 12;
//uint64_t padding                                            : 0;
    };
};


union genz_phy_lp_cap {
    uint32_t val;
    struct {
        uint32_t phy_lp_1_support : 1;
        uint32_t phy_lp_2_support : 1;
        uint32_t phy_lp_3_support : 1;
        uint32_t phy_lp_4_support : 1;
        uint32_t rsvdp            : 28;
//uint64_t padding          : 0;
    };
};


union genz_phy_lp_timing_cap {
    uint32_t val;
    struct {
        uint32_t entry_latency_from_phy_up_to_phy_lp1 : 4;
        uint32_t exit_latency_from_phy_lp1_to_phy_up  : 4;
        uint32_t entry_latency_from_phy_up_to_phy_lp2 : 4;
        uint32_t exit_latency_from_phy_lp2_to_phy_up  : 4;
        uint32_t entry_latency_from_phy_up_to_phy_lp3 : 4;
        uint32_t exit_latency_from_phy_lp3_to_phy_up  : 4;
        uint32_t entry_latency_from_phy_up_to_phy_lp4 : 4;
        uint32_t exit_latency_from_phy_lp4_to_phy_up  : 4;
//uint64_t padding                              : 0;
    };
};


union genz_phy_up_lp_cap {
    uint32_t val;
    struct {
        uint32_t phy_up_lp_1_support : 1;
        uint32_t phy_up_lp_2_support : 1;
        uint32_t phy_up_lp_3_support : 1;
        uint32_t phy_up_lp_4_support : 1;
        uint32_t reserved            : 28;
//uint64_t padding             : 0;
    };
};


union genz_phy_up_lp_timing_cap {
    uint32_t val;
    struct {
        uint32_t entry_latency_from_phy_up_to_phy_up_lp1 : 4;
        uint32_t exit_latency_from_phy_up_lp1_to_phy_up  : 4;
        uint32_t entry_latency_from_phy_up_to_phy_up_lp2 : 4;
        uint32_t exit_latency_from_phy_up_lp2_to_phy_up  : 4;
        uint32_t entry_latency_from_phy_up_to_phy_up_lp3 : 4;
        uint32_t exit_latency_from_phy_up_lp3_to_phy_up  : 4;
        uint32_t entry_latency_from_phy_up_to_phy_up_lp4 : 4;
        uint32_t exit_latency_from_phy_up_lp4_to_phy_up  : 4;
//uint64_t padding                                 : 0;
    };
};


union genz_i_stat_cap_1 {
    uint16_t val;
    struct {
        uint16_t i_stat_cap_1_provisioned_statistics_fields : 2;
        uint16_t i_stat_cap_1_maximum_snapshot_time         : 2;
        uint16_t rsvdz                                      : 12;
//uint64_t padding                                    : 0;
    };
};


union genz_i_stat_control {
    uint8_t val;
    struct {
        uint8_t statistics_gathering_enable                           : 1;
        uint8_t i_stat_control_reset_all_statistics                   : 1;
        uint8_t i_stat_control_initiate_interface_statistics_snapshot : 1; //FIXME: name too long.
        uint8_t rsvdp                                                 : 5;
//uint64_t padding                                              : 0;
    };
};


union genz_i_stat_status {
    uint8_t val;
    struct {
        uint8_t i_stat_status_interface_statistics_reset_status : 1;
        uint8_t i_stat_status_snapshot_status                   : 1;
        uint8_t rsvdp                                           : 6;
//uint64_t padding                                        : 0;
    };
};


union genz_e_control {
    uint16_t val;
    struct {
        uint16_t e_control_error_enablement                       : 3;
        uint16_t trigger_component_containment                    : 1;
        uint16_t e_control_error_logging_level                    : 3;
        uint16_t e_control_uep_error_target                       : 2;
        uint16_t e_control_event_uep_target                       : 2;
        uint16_t e_control_mech_uep_target                        : 2;
        uint16_t e_control_media_uep_target                       : 2;
        uint16_t error_fault_injection_and_event_injection_enable : 1;
//uint64_t padding                                          : 0;
    };
};


union genz_e_status {
    uint16_t val;
    struct {
        uint16_t logging_failed                : 1;
        uint16_t containment_log_entry_consume : 1;
        uint16_t rsvdz                         : 14;
//uint64_t padding                       : 0;
    };
};


union genz_error_signal_cap_1 {
    uint16_t val;
    struct {
        uint16_t signal_interrupt_address_0_support             : 1;
        uint16_t signal_interrupt_address_1_support             : 1;
        uint16_t c_event_detect_support                         : 1;
        uint16_t c_event_injection_support                      : 1;
        uint16_t i_event_detect_support                         : 1;
        uint16_t i_event_injection_support                      : 1;
        uuid_t error_signal_cap_1_vendor_defined_error_log_uuid;
        uint16_t rsvdz                                          : 8;
//uint64_t padding                                        : 0;
    };
};


union genz_error_signal_cap_1_control {
    uint16_t val;
    struct {
        uint16_t signal_interrupt_0_enable : 1;
        uint16_t signal_interrupt_1_enable : 1;
        uint16_t c_event_injection_enable  : 1;
        uint16_t i_event_injection_enable  : 1;
        uint16_t rsvdp                     : 12;
//uint64_t padding                   : 0;
    };
};


union genz_c_error_status {
    uint64_t val;
    struct {
        uint64_t component_containment_recorded                                     : 1;
        uint64_t non_fatal_internal_component_error_recorded                        : 1;
        uint64_t fatal_internal_component_error_recorded                            : 1;
        uint64_t end_to_end_unicast_ur_recorded                                     : 1;
        uint64_t end_to_end_unicast_mp_recorded                                     : 1;
        uint64_t end_to_end_unicast_packet_execution_error_exe_non_fatal_recorded   : 1; //FIXME: name too long.
        uint64_t end_to_end_unicast_packet_execution_error_exe_fatal_recorded       : 1; //FIXME: name too long.
        uint64_t end_to_end_unicast_up_recorded                                     : 1;
        uint64_t ae_invalid_access_key_recorded                                     : 1;
        uint64_t ae_invalid_access_permission_recorded                              : 1;
        uint64_t end_to_end_unicast_packet_execution_error_exe_abort_recorded       : 1; //FIXME: name too long.
        uint64_t maximum_request_packet_retransmission_exceeded_recorded            : 1; //FIXME: name too long.
        uint64_t fatal_media_error_containment_triggered_recorded                   : 1;
        uint64_t security_error_sece_recorded                                       : 1;
        uint64_t end_to_end_multicast_ur_recorded                                   : 1;
        uint64_t end_to_end_multicast_mp_recorded                                   : 1;
        uint64_t end_to_end_multicast_packet_execution_error_exe_non_fatal_recorded : 1; //FIXME: name too long.
        uint64_t end_to_end_multicast_packet_execution_error_exe_fatal_recorded     : 1; //FIXME: name too long.
        uint64_t end_to_end_multicast_up_recorded                                   : 1;
        uint64_t sod_up_recorded                                                    : 1;
        uint64_t unexpected_component_power_loss_recorded                           : 1;
        uint64_t insufficient_space_error_recorded                                  : 1;
        uint64_t unsupported_service_for_address_resource_recorded                  : 1;
        uint64_t insufficient_responder_resources_recorded                          : 1;
        uint64_t wake_failure_recorded                                              : 1;
        uint64_t persistent_flush_update_failure_recorded                           : 1;
        uint64_t rsvdz                                                              : 30;
        uint64_t vendor_defined_error_status_bits                                   : 8;
//uint64_t padding                                                            : 0;
    };
};


union genz_c_error_detect {
    uint64_t val;
    struct {
        uint64_t component_containment_detect                                     : 1;
        uint64_t non_fatal_internal_component_error_detect                        : 1;
        uint64_t fatal_internal_component_error_detect                            : 1;
        uint64_t end_to_end_unicast_ur_detect                                     : 1;
        uint64_t end_to_end_unicast_mp_detect                                     : 1;
        uint64_t end_to_end_unicast_packet_execution_error_exe_non_fatal_detect   : 1; //FIXME: name too long.
        uint64_t end_to_end_unicast_packet_execution_error_exe_fatal_detect       : 1; //FIXME: name too long.
        uint64_t end_to_end_unicast_up_detect                                     : 1;
        uint64_t ae_invalid_access_key_detect                                     : 1;
        uint64_t ae_invalid_access_permission_detect                              : 1;
        uint64_t end_to_end_unicast_packet_execution_error_exe_abort_detect       : 1; //FIXME: name too long.
        uint64_t maximum_request_packet_retransmission_exceeded                   : 1;
        uint64_t fatal_media_error_containment_triggered_detect                   : 1;
        uint64_t security_error_sece_detect                                       : 1;
        uint64_t end_to_end_multicast_ur_detect                                   : 1;
        uint64_t end_to_end_multicast_mp_detect                                   : 1;
        uint64_t end_to_end_multicast_packet_execution_error_exe_non_fatal_detect : 1; //FIXME: name too long.
        uint64_t end_to_end_multicast_packet_execution_error_exe_fatal_detect     : 1; //FIXME: name too long.
        uint64_t end_to_end_multicast_up_detect                                   : 1;
        uint64_t sod_up_detect                                                    : 1;
        uint64_t unexpected_component_power_loss_detect                           : 1;
        uint64_t insufficient_space_error_detect                                  : 1;
        uint64_t unsupported_service_for_address_resource_detect                  : 1;
        uint64_t insufficient_responder_resources_detect                          : 1;
        uint64_t wake_failure_detect                                              : 1;
        uint64_t persistent_flush_update_failure_detect                           : 1;
        uint64_t rsvdz                                                            : 30;
        uint64_t vendor_defined_error_detect_bits                                 : 8;
//uint64_t padding                                                          : 0;
    };
};


union genz_c_error_trigger {
    uint64_t val;
    struct {
        uint64_t component_containment_trigger                                     : 1;
        uint64_t non_fatal_internal_component_error_trigger                        : 1;
        uint64_t fatal_internal_component_error_trigger                            : 1;
        uint64_t end_to_end_unicast_ur_trigger                                     : 1;
        uint64_t end_to_end_unicast_mp_trigger                                     : 1;
        uint64_t end_to_end_unicast_packet_execution_error_exe_non_fatal_trigger   : 1; //FIXME: name too long.
        uint64_t end_to_end_unicast_packet_execution_error_exe_fatal_trigger       : 1; //FIXME: name too long.
        uint64_t end_to_end_unicast_up_trigger                                     : 1;
        uint64_t ae_invalid_access_key_trigger                                     : 1;
        uint64_t ae_invalid_access_permission_trigger                              : 1;
        uint64_t end_to_end_unicast_packet_execution_error_exe_abort_trigger       : 1; //FIXME: name too long.
        uint64_t maximum_request_packet_retransmission_exceeded_trigger            : 1; //FIXME: name too long.
        uint64_t fatal_media_error_containment_trigger                             : 1;
        uint64_t security_error_sece_trigger                                       : 1;
        uint64_t end_to_end_multicast_ur_trigger                                   : 1;
        uint64_t end_to_end_multicast_mp_trigger                                   : 1;
        uint64_t end_to_end_multicast_packet_execution_error_exe_non_fatal_trigger : 1; //FIXME: name too long.
        uint64_t end_to_end_multicast_packet_execution_error_exe_fatal_trigger     : 1; //FIXME: name too long.
        uint64_t end_to_end_multicast_up_trigger                                   : 1;
        uint64_t sod_up_trigger                                                    : 1;
        uint64_t unexpected_component_power_loss_trigger                           : 1;
        uint64_t insufficient_space_error_trigger                                  : 1;
        uint64_t unsupported_service_for_address_resource_trigger                  : 1;
        uint64_t insufficient_responder_resources_trigger                          : 1;
        uint64_t wake_failure_trigger                                              : 1;
        uint64_t persistent_flush_update_failure_trigger                           : 1;
        uint64_t rsvdp                                                             : 30;
        uint64_t vendor_defined_error_trigger_bits                                 : 8;
//uint64_t padding                                                           : 0;
    };
};


union genz_c_event_detect {
    uint64_t val;
    struct {
        uint64_t bist_failure_event_detect                                         : 1;
        uint64_t unable_to_communicate_with_an_authorized_destination_event_detect : 1; //FIXME: name too long.
        uint64_t excessive_rnr_nak_responses_event_detect                          : 1;
        uint64_t peer_component_c_dlp_exit_event_detect                            : 1;
        uint64_t component_thermal_shutdown_event_detect                           : 1;
        uint64_t possible_malicious_packet_event_detect                            : 1;
        uint64_t invalid_component_image_event_detect                              : 1;
        uint64_t c_lp_entry_event_detect                                           : 1;
        uint64_t c_lp_exit_event_detect                                            : 1;
        uint64_t c_dlp_entry_event_detect_inform_management_prior_to_c_dlp_entry   : 1; //FIXME: name too long.
        uint64_t c_dlp_exit_event_detect                                           : 1;
        uint64_t peer_component_c_dlp_entry_event_detect                           : 1;
        uint64_t emergency_power_reduction_triggered_event_detect                  : 1;
        uint64_t rsvdp                                                             : 1;
        uint64_t component_power_off_transition_completed_event_detect             : 1; //FIXME: name too long.
        uint64_t component_power_restoration_event_detect                          : 1;
        uint64_t primary_media_maintenance_required_event_detect                   : 1;
        uint64_t primary_media_maintenance_override_event_detect                   : 1;
        uint64_t secondary_media_maintenance_required_event_detect                 : 1;
        uint64_t secondary_media_maintenance_override_event_detect                 : 1;
        uint64_t component_thermal_throttle_event_detect                           : 1;
        uint64_t component_thermal_throttle_restoration_event_detect               : 1; //FIXME: name too long.
        uint64_t p2p                                                               : 1;
        uint64_t peer_component_c_lp_entry_event_detect                            : 1;
        uint64_t peer_component_c_lp_exit_event_detect                             : 1;
        uint64_t vendor_defined_event_detect                                       : 4;
        uint64_t padding                                                           : 35;
    };
};


union genz_c_event_injection {
    uint64_t val;
    struct {
        uint64_t inject_bist_failure_event                                         : 1;
        uint64_t inject_unable_to_communicate_with_an_authorized_destination_event : 1; //FIXME: name too long.
        uint64_t inject_excessive_rnr_nak_responses_event                          : 1;
        uint64_t rsvdp                                                             : 1;
        uint64_t inject_component_thermal_shutdown_event                           : 1;
        uint64_t inject_possible_malicious_packet_event                            : 1;
        uint64_t inject_invalid_component_image_event                              : 1;
        uint64_t inject_component_low_power_entry_event                            : 1;
        uint64_t inject_component_low_power_exit_event                             : 1;
        uint64_t inject_component_deep_low_power_entry_event                       : 1;
        uint64_t inject_component_deep_low_power_exit_event                        : 1;
        uint64_t inject_peer_component_deep_low_power_entry_event                  : 1;
        uint64_t inject_emergency_power_reduction_triggered_event                  : 1;
        uint64_t inject_component_power_off_transition_completed_event             : 1; //FIXME: name too long.
        uint64_t inject_component_power_restoration_event                          : 1;
        uint64_t inject_primary_media_maintenance_required_event                   : 1;
        uint64_t inject_primary_media_maintenance_override_event                   : 1;
        uint64_t inject_secondary_media_maintenance_required_event                 : 1;
        uint64_t inject_secondary_media_maintenance_override_event                 : 1;
        uint64_t inject_component_thermal_throttle_event                           : 1;
        uint64_t inject_component_thermal_throttle_restoration_event               : 1; //FIXME: name too long.
        uint64_t inject_p2p                                                        : 1;
        uint64_t inject_vendor_defined_event                                       : 4;
        uint64_t padding                                                           : 38;
    };
};


union genz_i_event_detect {
    uint64_t val;
    struct {
        uint64_t full_interface_reset_event_detect                                                                                          : 1;
        uint64_t warm_interface_reset_event_detect                                                                                          : 1;
        uint64_t new_peer_component_detected_event_detect_link_rfc_os_15_0_0x0_packet_received_out_of_band_signal_or_event_notification_etc : 1; //FIXME: name too long.
        uint64_t exceeded_transient_error_threshold_event_detect_see_interface_structure                                                    : 1; //FIXME: name too long.
        uint64_t active_link_failure_event_detect_see_interface_structure                                                                   : 1; //FIXME: name too long.
        uint64_t interface_performance_degradation_event_detect                                                                             : 1;
        uint64_t rsvdp                                                                                                                      : 54;
        uint64_t vendor_defined_i_event_detect                                                                                              : 4;
//uint64_t padding                                                                                                                    : 0;
    };
};


union genz_i_event_injection {
    uint64_t val;
    struct {
        uint64_t inject_full_interface_reset_event                          : 1;
        uint64_t inject_warm_interface_reset_event                          : 1;
        uint64_t inject_new_peer_component_detected_event                   : 1;
        uint64_t inject_exceeded_transient_error_threshold_event            : 1;
        uint64_t inject_active_link_failure_event                           : 1;
        uint64_t inject_interface_performance_degradation_event             : 1;
        uint64_t rsvdp                                                      : 2;
        uint64_t inject_vendor_defined_i_event                              : 1;
        uint64_t inject_the_vendor_defined_i_event_associated_with_this_bit : 1; //FIXME: name too long.
        uint64_t padding                                                    : 54;
    };
};


union genz_e_control_2 {
    uint32_t val;
    struct {
        uint32_t e_control_2_pwr_uep_target : 2;
        uint32_t rsvdp                      : 30;
//uint64_t padding                    : 0;
    };
};


union genz_c_event_status {
    uint64_t val;
    struct {
        uint64_t bist_failure_event_recorded                                         : 1;
        uint64_t unable_to_communicate_with_an_authorized_destination_event_recorded : 1; //FIXME: name too long.
        uint64_t excessive_rnr_nak_responses_event_recorded                          : 1;
        uint64_t peer_component_c_dlp_exit_event_recorded                            : 1;
        uint64_t component_thermal_shutdown_event_recorded                           : 1;
        uint64_t possible_malicious_packet_event_recorded                            : 1;
        uint64_t invalid_component_image_event_recorded                              : 1;
        uint64_t c_lp_entry_event_recorded                                           : 1;
        uint64_t c_lp_exit_event_recorded                                            : 1;
        uint64_t c_dlp_entry_event_recorded                                          : 1;
        uint64_t c_dlp_exit_event_recorded                                           : 1;
        uint64_t peer_component_c_dlp_entry_event_recorded                           : 1;
        uint64_t emergency_power_reduction_triggered_event_recorded                  : 1;
        uint64_t rsvdp                                                               : 1;
        uint64_t component_power_off_transition_completed_event_recorded             : 1; //FIXME: name too long.
        uint64_t component_power_restoration_event_recorded                          : 1;
        uint64_t primary_media_maintenance_required_event_recorded                   : 1;
        uint64_t primary_media_maintenance_override_event_recorded                   : 1;
        uint64_t secondary_media_maintenance_required_event_recorded                 : 1; //FIXME: name too long.
        uint64_t secondary_media_maintenance_override_event_recorded                 : 1; //FIXME: name too long.
        uint64_t component_thermal_throttle_event_recorded                           : 1;
        uint64_t component_thermal_throttle_restoration_event_recorded               : 1; //FIXME: name too long.
        uint64_t p2p                                                                 : 1;
        uint64_t peer_component_c_lp_entry_event_recorded                            : 1;
        uint64_t peer_component_c_lp_exit_event_recorded                             : 1;
        uint64_t vendor_defined_event_recorded                                       : 4;
        uint64_t padding                                                             : 35;
    };
};


union genz_i_event_status {
    uint64_t val;
    struct {
        uint64_t full_interface_reset_event_recorded               : 1;
        uint64_t warm_interface_reset_event_recorded               : 1;
        uint64_t new_peer_component_detected_event_recorded        : 1;
        uint64_t exceeded_transient_error_threshold_event_recorded : 1;
        uint64_t active_link_failure_event_recorded                : 1;
        uint64_t interface_performance_degradation_event_recorded  : 1;
        uint64_t rsvdp                                             : 54;
        uint64_t vendor_defined_i_event_recorded                   : 4;
//uint64_t padding                                           : 0;
    };
};


union genz_component_media_control {
    uint32_t val;
    struct {
        uint32_t component_media_control_terminate_se_operation               : 1;
        uint32_t component_media_control_primary_media_maintenance_disable    : 1; //FIXME: name too long.
        uint32_t component_media_control_secondary_media_maintenance_disable  : 1; //FIXME: name too long.
        uint32_t component_media_control_initiate_primary_media_maintenance   : 1; //FIXME: name too long.
        uint32_t component_media_control_initiate_secondary_media_maintenance : 1; //FIXME: name too long.
        uint32_t media_fault_injection_enable                                 : 1;
        uint32_t component_media_control_primary_se_initialization            : 4;
        uint32_t component_media_control_secondary_se_initialization          : 4; //FIXME: name too long.
        uint32_t rsvdp                                                        : 17;
        uint64_t padding                                                      : 1;
    };
};


union genz_primary_media_status {
    uint64_t val;
    struct {
        uint64_t primary_media_uninitialized                          : 1;
        uint64_t primary_media_initialization_in_progress             : 1;
        uint64_t primary_media_initialization_failed                  : 1;
        uint64_t primary_media_initialization_succeeded               : 1;
        uint64_t primary_fatal_media_error_containment                : 1;
        uint64_t primary_media_patrol_scrubbing_in_progress           : 1;
        uint64_t primary_media_patrol_scrubbing_completed             : 1;
        uint64_t primary_media_demand_scrubbing_in_progress           : 1;
        uint64_t primary_media_maintenance_in_progress                : 1;
        uint64_t primary_media_maintenance_completed                  : 1;
        uint64_t primary_media_maintenance_partial_completion         : 1;
        uint64_t primary_media_maintenance_required                   : 1;
        uint64_t primary_media_maintenance_override                   : 1;
        uint64_t primary_media_deallocate_primary_range_in_progress   : 1;
        uint64_t primary_media_deallocate_primary_range_succeeded     : 1;
        uint64_t primary_media_deallocate_primary_range_failed        : 1;
        uint64_t primary_media_logging_failed                         : 1;
        uint64_t primary_media_row_remapping_in_progress              : 1;
        uint64_t primary_media_row_remapping_succeeded                : 1;
        uint64_t primary_media_row_remapping_failed                   : 1;
        uint64_t primary_media_reached_90_spare_row_consumption       : 1;
        uint64_t primary_media_reached_100_spare_row_consumption      : 1;
        uint64_t primary_media_device_sparing_in_progress             : 1;
        uint64_t primary_media_device_sparing_succeeded               : 1;
        uint64_t primary_media_device_sparing_failed                  : 1;
        uint64_t primary_media_current_number_of_spare_memory_devices : 4; //FIXME: name too long.
        uint64_t primary_media_se_in_progress                         : 1;
        uint64_t primary_media_se_succeeded                           : 1;
        uint64_t primary_media_se_failed                              : 1;
        uint64_t primary_media_read_endurance_reached_10              : 1;
        uint64_t primary_media_read_endurance_reached_0               : 1;
        uint64_t primary_media_read_endurance_notification_event      : 1;
        uint64_t primary_media_write_endurance_reached_10             : 1;
        uint64_t primary_media_write_endurance_reached_0              : 1;
        uint64_t primary_media_write_endurance_notification_event     : 1;
        uint64_t factory_default_success                              : 1;
        uint64_t factory_default_error                                : 1;
        uint64_t factory_default_abort_success                        : 1;
        uint64_t factory_default_abort_error                          : 1;
        uint64_t factory_default_in_progress                          : 1;
        uint64_t media_controller_error                               : 1;
        uint64_t voltage_regulator_failed                             : 1;
        uint64_t rsvdz                                                : 16;
        uint64_t padding                                              : 3;
    };
};


union genz_secondary_media_status {
    uint64_t val;
    struct {
        uint64_t secondary_media_uninitialized                          : 1;
        uint64_t secondary_media_initialization_in_progress             : 1;
        uint64_t secondary_media_initialization_failed                  : 1;
        uint64_t secondary_media_initialization_succeeded               : 1;
        uint64_t secondary_fatal_media_error_containment                : 1;
        uint64_t secondary_media_patrol_scrubbing_in_progress           : 1;
        uint64_t secondary_media_patrol_scrubbing_completed             : 1;
        uint64_t secondary_media_demand_scrubbing_in_progress           : 1;
        uint64_t secondary_media_maintenance_in_progress                : 1;
        uint64_t secondary_media_maintenance_completed                  : 1;
        uint64_t secondary_media_maintenance_partial_completion         : 1;
        uint64_t secondary_media_maintenance_required                   : 1;
        uint64_t secondary_media_maintenance_override                   : 1;
        uint64_t secondary_media_deallocate_secondary_range_in_progress : 1; //FIXME: name too long.
        uint64_t secondary_media_deallocate_secondary_range_succeeded   : 1; //FIXME: name too long.
        uint64_t secondary_media_deallocate_secondary_range_failed      : 1;
        uint64_t secondary_media_logging_failed                         : 1;
        uint64_t secondary_media_row_remapping_in_progress              : 1;
        uint64_t secondary_media_row_remapping_succeeded                : 1;
        uint64_t secondary_media_row_remapping_failed                   : 1;
        uint64_t secondary_media_reached_90_spare_row_consumption       : 1;
        uint64_t secondary_media_reached_100_spare_row_consumption      : 1;
        uint64_t secondary_media_device_sparing_in_progress             : 1;
        uint64_t secondary_media_device_sparing_succeeded               : 1;
        uint64_t secondary_media_device_sparing_failed                  : 1;
        uint64_t secondary_media_current_number_of_spare_memory_devices : 4; //FIXME: name too long.
        uint64_t secondary_media_se_in_progress                         : 1;
        uint64_t secondary_media_se_succeeded                           : 1;
        uint64_t secondary_media_se_failed                              : 1;
        uint64_t secondary_media_read_endurance_reached_10              : 1;
        uint64_t secondary_media_read_endurance_reached_0               : 1;
        uint64_t secondary_media_read_endurance_notification_event      : 1;
        uint64_t secondary_media_write_endurance_reached_10             : 1;
        uint64_t secondary_media_write_endurance_reached_0              : 1;
        uint64_t secondary_media_write_endurance_notification_event     : 1;
        uint64_t secondary_media_persistency_lost                       : 1;
        uint64_t media_controller_error                                 : 1;
        uint64_t secondary_media_specific_controller_error              : 1;
        uint64_t secondary_media_error                                  : 1;
        uint64_t rsvdz                                                  : 19;
        uint64_t padding                                                : 3;
    };
};


union genz_primary_media_cap_1_63_0 {
    uint64_t val;
    struct {
        uint64_t primary_read_latency_base                                                         : 7;
        uint64_t primary_write_latency_base                                                        : 7;
        uint64_t primary_media_cap_1_63_0_primary_latency_scale_seconds                            : 4; //FIXME: name too long.
        uint64_t primary_read_endurance_base                                                       : 8;
        uint64_t primary_write_endurance_base                                                      : 8;
        uint64_t primary_media_cap_1_63_0_primary_endurance_scale                                  : 4;
        uint64_t primary_maximum_media_power_level_max_media_power_level_shall_be_a_non_zero_value : 10; //FIXME: name too long.
        uint64_t primary_media_cap_1_63_0_primary_media_power_scale_mpwrs                          : 3; //FIXME: name too long.
        uint64_t primary_media_cap_1_63_0_primary_error_detection_range                            : 4; //FIXME: name too long.
        uint64_t primary_media_cap_1_63_0_primary_correctable_error_threshold                      : 4; //FIXME: name too long.
        uint64_t primary_media_cap_1_63_0_primary_uncorrectable_error_threshold                    : 4; //FIXME: name too long.
        uint64_t primary_media_cap_1_63_0_primary_byte_block_addressing                            : 1; //FIXME: name too long.
//uint64_t padding                                                                           : 0;
    };
};


union genz_primary_media_cap_1_127_64 {
    uint64_t val;
    struct {
        uint64_t primary_demand_scrubbing_support                      : 1;
        uint64_t primary_patrol_scrubbing_support                      : 1;
        uint64_t primary_poison_support                                : 1;
        uint64_t primary_max_error_detection_bits                      : 7;
        uint64_t primary_max_error_corrected_bits                      : 7;
        uint64_t primary_factory_default_support                       : 1;
        uint64_t rsvdz                                                 : 1;
        uint64_t primary_media_fault_injection_support                 : 1;
        uint64_t primary_se_zero_media_support                         : 1;
        uint64_t primary_se_zero_media_range_support                   : 1;
        uint64_t primary_se_cryptographic_key_support                  : 1;
        uint64_t primary_se_overwrite_media_support                    : 1;
        uint64_t primary_se_vendor_defined_support                     : 1;
        uint64_t primary_se_vendor_defined_range_support               : 1;
        uint64_t primary_fatal_media_error_containment_support         : 1;
        uint64_t primary_spare_media_devices                           : 4;
        uint64_t primary_media_cap_1_127_64_primary_row_remapping_size : 4; //FIXME: name too long.
        uint64_t primary_media_cap_1_127_64_primary_media_volatility   : 2; //FIXME: name too long.
        uint64_t padding                                               : 27;
    };
};


union genz_secondary_media_cap_1_63_0 {
    uint64_t val;
    struct {
        uint64_t secondary_read_latency_base                                                                                                      : 7;
        uint64_t secondary_write_latency_base                                                                                                     : 7;
        uint64_t secondary_media_cap_1_63_0_secondary_latency_scale_seconds                                                                       : 4; //FIXME: name too long.
        uint64_t secondary_read_endurance_base                                                                                                    : 8;
        uint64_t secondary_write_endurance_base_an_unsigned_integer_used_to_calculate_the_maximum_write_endurance_associated_with_this_media_type : 8; //FIXME: name too long.
        uint64_t secondary_media_cap_1_63_0_secondary_endurance_scale                                                                             : 4; //FIXME: name too long.
        uint64_t secondary_maximum_media_power_level_max_media_power_level_shall_be_a_non_zero_value                                              : 10; //FIXME: name too long.
        uint64_t secondary_media_cap_1_63_0_secondary_media_power_scale_mpwrs                                                                     : 3; //FIXME: name too long.
        uint64_t secondary_media_cap_1_63_0_secondary_error_detection_range                                                                       : 4; //FIXME: name too long.
        uint64_t secondary_media_cap_1_63_0_secondary_correctable_error_threshold                                                                 : 4; //FIXME: name too long.
        uint64_t secondary_media_cap_1_63_0_secondary_uncorrectable_error_threshold                                                               : 4; //FIXME: name too long.
        uint64_t rsvdz                                                                                                                            : 1;
//uint64_t padding                                                                                                                          : 0;
    };
};


union genz_secondary_media_cap_1_127_64 {
    uint64_t val;
    struct {
        uint64_t secondary_demand_scrubbing_support                          : 1;
        uint64_t secondary_patrol_scrubbing_support                          : 1;
        uint64_t secondary_poison_support                                    : 1;
        uint64_t secondary_max_error_detection_bits                          : 7;
        uint64_t secondary_max_error_corrected_bits                          : 7;
        uint64_t secondary_media_cap_1_127_64_secondary_media_addressability : 2; //FIXME: name too long.
        uint64_t secondary_media_fault_injection_support                     : 1;
        uint64_t secondary_se_zero_media_support                             : 1;
        uint64_t secondary_se_zero_media_range_support                       : 1;
        uint64_t secondary_se_cryptographic_key_support                      : 1;
        uint64_t secondary_se_overwrite_media_support                        : 1;
        uint64_t secondary_se_vendor_defined_support                         : 1;
        uint64_t secondary_fatal_media_error_containment_support             : 1;
        uint64_t primary_media_backup_operations_support                     : 1;
        uint64_t rsvdz                                                       : 1;
        uint64_t secondary_media_caching_support                             : 1;
        uint64_t secondary_spare_media_devices                               : 4;
        uint64_t secondary_media_cap_1_127_64_secondary_row_remapping_size   : 4; //FIXME: name too long.
        uint64_t secondary_media_cap_1_127_64_secondary_media_volatility     : 3; //FIXME: name too long.
        uint64_t secondary_media_cap_1_127_64_secondary_media_location       : 1; //FIXME: name too long.
        uint64_t reserved                                                    : 22;
        uint64_t padding                                                     : 1;
    };
};


union genz_primary_media_cap_1_control {
    uint64_t val;
    struct {
        uint64_t primary_correctable_error_reporting_enable                               : 1;
        uint64_t primary_uncorrectable_error_reporting_enable                             : 1;
        uint64_t primary_demand_scrubbing_enable                                          : 1;
        uint64_t primary_patrol_scrubbing_enable                                          : 1;
        uint64_t primary_media_cap_1_control_primary_patrol_scrubbing_frequency           : 4; //FIXME: name too long.
        uint64_t primary_device_sparing_enable                                            : 1;
        uint64_t primary_poison_forwarding_enable                                         : 1;
        uint64_t primary_fault_injection_enable                                           : 1;
        uint64_t primary_media_cap_1_control_primary_error_and_event_notification         : 1; //FIXME: name too long.
        uint64_t primary_media_cap_1_control_primary_management_event_notification        : 2; //FIXME: name too long.
        uint64_t primary_media_cap_1_control_primary_management_event_notification_method : 3; //FIXME: name too long.
        uint64_t primary_initiate_factory_default                                         : 1;
        uint64_t primary_media_cap_1_control_primary_event_logging_level                  : 2; //FIXME: name too long.
        uint64_t primary_media_cap_1_control_initiate_primary_sanitize_and_erase          : 4; //FIXME: name too long.
        uint64_t primary_media_cap_1_control_primary_se_overwrite_media_count             : 3; //FIXME: name too long.
        uint64_t deallocate_primary_range                                                 : 1;
        uint64_t primary_abort_factory_default                                            : 1;
        uint64_t rsvdp                                                                    : 35;
//uint64_t padding                                                                  : 0;
    };
};


union genz_secondary_media_cap_1_control {
    uint64_t val;
    struct {
        uint64_t secondary_correctable_error_reporting_enable                                 : 1;
        uint64_t secondary_uncorrectable_error_reporting_enable                               : 1;
        uint64_t secondary_demand_scrubbing_enable                                            : 1;
        uint64_t secondary_patrol_scrubbing_enable                                            : 1;
        uint64_t secondary_media_cap_1_control_secondary_patrol_scrubbing_frequency           : 4; //FIXME: name too long.
        uint64_t secondary_device_sparing_enable                                              : 1;
        uint64_t secondary_poison_forwarding_enable                                           : 1;
        uint64_t secondary_fault_injection_enable                                             : 1;
        uint64_t secondary_media_cap_1_control_secondary_error_and_event_notification         : 1; //FIXME: name too long.
        uint64_t secondary_media_cap_1_control_secondary_management_event_notification        : 2; //FIXME: name too long.
        uint64_t secondary_media_cap_1_control_secondary_management_event_notification_method : 3; //FIXME: name too long.
        uint64_t secondary_media_cap_1_control_secondary_event_logging_level                  : 2; //FIXME: name too long.
        uint64_t rsvdp                                                                        : 1;
        uint64_t secondary_media_caching_enable                                               : 1;
        uint64_t secondary_media_cap_1_control_initiate_secondary_sanitize_and_erase          : 4; //FIXME: name too long.
        uint64_t secondary_media_cap_1_control_secondary_se_overwrite_media_count             : 3; //FIXME: name too long.
        uint64_t deallocate_secondary_range                                                   : 1;
        uint64_t padding                                                                      : 35;
    };
};


union genz_primary_media_fault_injection {
    uint64_t val;
    struct {
        uint64_t primary_media_initialization_failed              : 1;
        uint64_t primary_media_initialization_succeeded           : 1;
        uint64_t primary_media_fatal_media_error_containment      : 1;
        uint64_t primary_media_patrol_scrubbing_completed         : 1;
        uint64_t primary_media_patrol_scrubbing_failed            : 1;
        uint64_t primary_media_maintenance_partial_completion     : 1;
        uint64_t primary_media_maintenance_required               : 1;
        uint64_t primary_media_maintenance_override               : 1;
        uint64_t primary_media_deallocate_range_succeeded         : 1;
        uint64_t primary_media_deallocate_range_failed            : 1;
        uint64_t primary_media_row_remapping_succeeded            : 1;
        uint64_t primary_media_row_remapping_failed               : 1;
        uint64_t primary_media_reached_90_spare_row_consumption   : 1;
        uint64_t primary_media_reached_100_spare_row_consumption  : 1;
        uint64_t primary_media_device_sparing_succeeded           : 1;
        uint64_t primary_media_device_sparing_failed              : 1;
        uint64_t primary_media_se_succeeded                       : 1;
        uint64_t primary_media_se_failed                          : 1;
        uint64_t primary_media_read_endurance_reached_10          : 1;
        uint64_t primary_media_read_endurance_reached_0           : 1;
        uint64_t primary_media_read_endurance_notification_event  : 1;
        uint64_t primary_media_write_endurance_reached_10         : 1;
        uint64_t primary_media_write_endurance_reached_0          : 1;
        uint64_t primary_media_write_endurance_notification_event : 1;
        uint64_t primary_media_unstable_insufficient_main_power   : 1;
        uint64_t primary_media_unexpected_main_power_loss         : 1;
        uint64_t primary_media_fatal_media_device_error           : 1;
        uint64_t primary_media_controller_internal_error          : 1;
        uint64_t primary_media_uncorrectable_error_detected       : 1;
        uint64_t primary_media_poison_event                       : 1;
        uint64_t rsvdp                                            : 27;
        uint64_t inject_vendor_defined_event                      : 4;
        uint64_t padding                                          : 3;
    };
};


union genz_secondary_media_fault_injection {
    uint64_t val;
    struct {
        uint64_t secondary_media_initialization_failed              : 1;
        uint64_t secondary_media_initialization_succeeded           : 1;
        uint64_t secondary_media_fatal_media_error_containment      : 1;
        uint64_t secondary_media_patrol_scrubbing_completed         : 1;
        uint64_t secondary_media_patrol_scrubbing_failed            : 1;
        uint64_t secondary_media_maintenance_partial_completion     : 1;
        uint64_t secondary_media_maintenance_required               : 1;
        uint64_t secondary_media_maintenance_override               : 1;
        uint64_t secondary_media_deallocate_range_succeeded         : 1;
        uint64_t secondary_media_deallocate_range_failed            : 1;
        uint64_t secondary_media_row_remapping_succeeded            : 1;
        uint64_t secondary_media_row_remapping_failed               : 1;
        uint64_t secondary_media_reached_90_spare_row_consumption   : 1;
        uint64_t secondary_media_reached_100_spare_row_consumption  : 1;
        uint64_t secondary_media_device_sparing_succeeded           : 1;
        uint64_t secondary_media_device_sparing_failed              : 1;
        uint64_t secondary_media_se_succeeded                       : 1;
        uint64_t secondary_media_se_failed                          : 1;
        uint64_t secondary_media_read_endurance_reached_10          : 1;
        uint64_t secondary_media_read_endurance_reached_0           : 1;
        uint64_t secondary_media_read_endurance_notification_event  : 1;
        uint64_t secondary_media_write_endurance_reached_10         : 1;
        uint64_t secondary_media_write_endurance_reached_0          : 1;
        uint64_t secondary_media_write_endurance_notification_event : 1;
        uint64_t secondary_media_unstable_insufficient_main_power   : 1;
        uint64_t secondary_media_unexpected_main_power_loss         : 1;
        uint64_t secondary_media_fatal_media_device_error           : 1;
        uint64_t secondary_media_controller_internal_error          : 1;
        uint64_t secondary_media_uncorrectable_error_detected       : 1;
        uint64_t secondary_media_poison_event                       : 1;
        uint64_t rsvdp                                              : 27;
        uint64_t inject_vendor_defined_event                        : 4;
        uint64_t padding                                            : 3;
    };
};


union genz_power_status {
    uint16_t val;
    struct {
        uint16_t module_power_good           : 1;
        uint16_t unstable_insufficient_power : 1;
        uint16_t unexpected_power_loss       : 1;
        uint16_t rsvdz                       : 13;
//uint64_t padding                     : 0;
    };
};


union genz_switch_cap_1 {
    uint32_t val;
    struct {
        uint32_t control_opclass_packet_filtering_support              : 1;
        uint32_t switch_cap_1_ulat_scale                               : 1;
        uint32_t switch_cap_1_mlat_scale                               : 1;
        uint32_t pco_communications_support                            : 1;
        uint32_t unreliable_control_write_msg_packet_filtering_support : 1; //FIXME: name too long.
        uint32_t default_collective_packet_relay_support               : 1;
        uint32_t reserved                                              : 26;
//uint64_t padding                                               : 0;
    };
};


union genz_switch_cap_1_control {
    uint32_t val;
    struct {
        uint32_t mcprt_enable                           : 1;
        uint32_t msmcprt_enable                         : 1;
        uint32_t default_multicast_packet_relay_enable  : 1;
        uint32_t default_collective_packet_relay_enable : 1;
        uint32_t reserved                               : 28;
//uint64_t padding                                : 0;
    };
};


union genz_switch_status {
    uint16_t val;
    struct {
        uint16_t rsvdz   : 16;
//uint64_t padding : 0;
    };
};


union genz_cstat_cap_1 {
    uint8_t val;
    struct {
        uint8_t component_statistics_snapshot_support : 1;
        uint8_t rsvdp                                 : 7;
//uint64_t padding                              : 0;
    };
};


union genz_cstat_control {
    uint8_t val;
    struct {
        uint8_t statistics_gathering_enable                          : 1;
        uint8_t cstat_control_reset_all_statistics                   : 1;
        uint8_t cstat_control_initiate_component_statistics_snapshot : 1; //FIXME: name too long.
        uint8_t rsvdp                                                : 5;
//uint64_t padding                                             : 0;
    };
};


union genz_cstat_status {
    uint8_t val;
    struct {
        uint8_t cstat_status_statistics_reset : 1;
        uint8_t cstat_status_snapshot_status  : 1;
        uint8_t rsvdz                         : 6;
//uint64_t padding                      : 0;
    };
};


union genz_mcast_cap_1 {
    uint16_t val;
    struct {
        uint16_t reliable_multicast_support                  : 1;
        uint16_t mcast_cap_1_provisioned_egress_mask_bits    : 4;
        uint16_t mcast_cap_1_reliable_multicast_role_support : 2;
        uint16_t reserved                                    : 9;
//uint64_t padding                                     : 0;
    };
};


union genz_mcast_cap_1_control {
    uint16_t val;
    struct {
        uint16_t unreliable_multicast_enable                                                                                                                                                           : 1;
        uint16_t reliable_multicast_enable                                                                                                                                                             : 1;
        uint16_t mcast_cap_1_control_if_reliable_multicast_is_supported_then_this_bit_determines_if_each_entry_in_the_responder_tracking_table_consists_of_a_responder_cid_or_a_responder_cid_plus_sid : 1; //FIXME: name too long.
        uint16_t rsvdp                                                                                                                                                                                 : 13;
//uint64_t padding                                                                                                                                                                               : 0;
    };
};


union genz_security_cap_1 {
    uint32_t val;
    struct {
        uint32_t hmac_authentication_support : 1;
        uint32_t sequence_number_art_support : 1;
        uint32_t precision_time_art_support  : 1;
        uint32_t encryption_support          : 1;
        uint32_t data_authentication_support : 1;
        uint32_t rsvdz                       : 27;
//uint64_t padding                     : 0;
    };
};


union genz_security_control {
    uint32_t val;
    struct {
        uint32_t security_enable                                                                                                                       : 1;
        uint32_t hmac_authentication_enable                                                                                                            : 1;
        uint32_t sequence_number_art_enable                                                                                                            : 1;
        uint32_t precision_time_art_enable                                                                                                             : 1;
        uint32_t null_art_enable                                                                                                                       : 1;
        uint32_t sequence_number_art_window_size_specifies_the_maximum_allowed_time_window_to_accept_out_of_order_request_packets                      : 8; //FIXME: name too long.
        uint32_t precision_time_art_time_window_specifies_the_maximum_difference_between_the_components_master_time_and_the_packets_precision_time_art : 8; //FIXME: name too long.
        uint32_t rsvdp                                                                                                                                 : 11;
//uint64_t padding                                                                                                                               : 0;
    };
};


union genz_tr_status {
    uint32_t val;
    struct {
        uint32_t request_packet_relay_failure  : 1;
        uint32_t response_packet_relay_failure : 1;
        uint32_t access_key_status             : 1;
        uint32_t rsvdz                         : 29;
//uint64_t padding                       : 0;
    };
};


union genz_image_cap_1 {
    uint16_t val;
    struct {
        uint16_t image_cap_1_read_only_image_location : 1;
        uint16_t crc16_support                        : 1;
        uint16_t image_hash_digest_support            : 1;
        uint16_t image_encryption_support             : 1;
        uint16_t control_space_image_location_support : 1;
        uint16_t data_space_image_location_support    : 1;
        uint16_t image_fault_injection_support        : 1;
        uint16_t rsvdz                                : 9;
//uint64_t padding                              : 0;
    };
};


union genz_image_cap_1_control {
    uint16_t val;
    struct {
        uint16_t image_fault_injection_enable : 1;
        uint16_t rsvdp                        : 15;
//uint64_t padding                      : 0;
    };
};


union genz_image_table_control {
    uint16_t val;
    struct {
        uint16_t rsvdp   : 16;
//uint64_t padding : 0;
    };
};


union genz_image_fault_injection {
    uint16_t val;
    struct {
        uint16_t image_checksum_failure       : 1;
        uint16_t image_authentication_failure : 1;
        uint16_t rsvdp                        : 13;
        uint64_t padding                      : 1;
    };
};


union genz_image_detect {
    uint16_t val;
    struct {
        uint16_t image_checksum_failure_detect : 1;
        uint16_t image_authentication_failure  : 1;
        uint16_t rsvdp                         : 13;
        uint64_t padding                       : 1;
    };
};


union genz_pt_cap_1 {
    uint16_t val;
    struct {
        uint16_t precision_time_requester_support                   : 1;
        uint16_t precision_time_responder_support                   : 1;
        uint16_t precision_time_gtc_support                         : 1;
        uint16_t pt_cap_1_component_precision_time_granularity_unit : 1;
        uint16_t reserved                                           : 12;
//uint64_t padding                                            : 0;
    };
};


union genz_pt_ctl {
    uint16_t val;
    struct {
        uint16_t pt_ctl_precision_time_requester_enable : 1;
        uint16_t pt_ctl_precision_time_responder_enable : 1;
        uint16_t pt_ctl_precision_time_gtc_enable       : 1;
        uint16_t pt_ctl_migrate_pt_alt_responder        : 1;
        uint16_t pt_ctl_ptd_granularity_unit            : 1;
        uint16_t pt_ctl_gtc_cid_location                : 1;
        uint16_t rsvdp                                  : 10;
//uint64_t padding                                : 0;
    };
};


union genz_mechanical_event_status {
    uint32_t val;
    struct {
        uint32_t runtime_module_insertion_recorded               : 1;
        uint32_t runtime_module_removal_recorded                 : 1;
        uint32_t attention_button_pressed_recorded               : 1;
        uint32_t attention_indicator_on_continuously_recorded    : 1;
        uint32_t module_power_up_recorded                        : 1;
        uint32_t module_power_off_recorded                       : 1;
        uint32_t mrl_open_recorded                               : 1;
        uint32_t mrl_close_recorded                              : 1;
        uint32_t module_indicator_activated_recorded             : 1;
        uint32_t controller_cmd_completion_notification_recorded : 1;
        uint32_t power_fault_recorded                            : 1;
        uint32_t auxiliary_power_up_recorded                     : 1;
        uint32_t auxiliary_power_off_recorded                    : 1;
        uint32_t rsvdp                                           : 19;
//uint64_t padding                                         : 0;
    };
};


union genz_mechanical_cap_1 {
    uint64_t val;
    struct {
        uint64_t attention_button_support                                                               : 1;
        uint64_t attention_indicator_support                                                            : 1;
        uint64_t power_controller_support                                                               : 1;
        uint64_t power_indicator_support                                                                : 1;
        uint64_t mrl_sensor_support                                                                     : 1;
        uint64_t electromechanical_interlock_support                                                    : 1;
        uint64_t mechanical_cap_1_mechanical_insertion_removal_support                                  : 2; //FIXME: name too long.
        uint64_t common_reference_clock_support                                                         : 1;
        uint64_t controller_cmd_completion_notification_support                                         : 1;
        uint64_t max_mech_power_lvl_is_used_to_calculate_the_maximum_power_a_mechanical_module_supports : 10; //FIXME: name too long.
        uint64_t mechanical_cap_1_mech_power_scale                                                      : 3;
        uint64_t main_power_voltage_support                                                             : 8;
        uint64_t module_indicator_present_notification_support                                          : 1;
        uint64_t module_indicator_locate_notification_support                                           : 1;
        uint64_t module_indicator_failure_notification_support                                          : 1;
        uint64_t module_indicator_notification_1_support                                                : 1;
        uint64_t module_indicator_notification_2_support                                                : 1;
        uint64_t module_indicator_notification_3_support                                                : 1;
        uint64_t module_indicator_notification_4_support                                                : 1;
        uint64_t module_indicator_notification_5_support                                                : 1;
        uint64_t module_indicator_notification_6_support                                                : 1;
        uint64_t module_indicator_notification_7_support                                                : 1;
        uint64_t module_indicator_vendor_defined_1_support                                              : 1;
        uint64_t module_indicator_vendor_defined_2_support                                              : 1;
        uint64_t mechanical_cap_1_module_indicator_interpretation                                       : 2;
        uint64_t mechanical_event_injection_support                                                     : 1;
        uint64_t reserved                                                                               : 18;
//uint64_t padding                                                                                : 0;
    };
};


union genz_mechanical_control {
    uint64_t val;
    struct {
        uint64_t mechanical_control_attention_indicator_control         : 1;
        uint64_t mechanical_control_main_power_controller_disable       : 1;
        uint64_t mechanical_control_power_indicator_control             : 1;
        uint64_t mechanical_control_electromechanical_interlock_control : 1; //FIXME: name too long.
        uint64_t mechanical_control_activity_indicator_control          : 5;
        uint64_t mechanical_control_auxiliary_power_disable             : 1;
        uint64_t mechanical_event_injection_enable                      : 1;
        uint64_t rsvdp                                                  : 53;
//uint64_t padding                                                : 0;
    };
};


union genz_mechanical_event_detect {
    uint32_t val;
    struct {
        uint32_t runtime_module_insertion_detect               : 1;
        uint32_t runtime_module_removal_detect                 : 1;
        uint32_t attention_button_pressed_detect               : 1;
        uint32_t attention_indicator_on_continuously_detect    : 1;
        uint32_t module_power_up_detect                        : 1;
        uint32_t module_power_off_detect                       : 1;
        uint32_t mrl_open_detect                               : 1;
        uint32_t mrl_close_detect                              : 1;
        uint32_t module_indicator_activated_detect             : 1;
        uint32_t controller_cmd_completion_notification_detect : 1;
        uint32_t power_fault_detect                            : 1;
        uint32_t auxiliary_power_up_detect                     : 1;
        uint32_t auxiliary_power_off_detect                    : 1;
        uint32_t rsvdp                                         : 19;
//uint64_t padding                                       : 0;
    };
};


union genz_mechanical_event_injection {
    uint32_t val;
    struct {
        uint32_t inject_runtime_module_insertion               : 1;
        uint32_t inject_runtime_module_removal                 : 1;
        uint32_t inject_attention_button_pressed               : 1;
        uint32_t inject_attention_indicator_on_continuously    : 1;
        uint32_t inject_module_power_up                        : 1;
        uint32_t inject_module_power_off                       : 1;
        uint32_t inject_mrl_open                               : 1;
        uint32_t inject_mrl_close                              : 1;
        uint32_t inject_module_indicator_activated             : 1;
        uint32_t inject_controller_cmd_completion_notification : 1;
        uint32_t inject_power_fault                            : 1;
        uint32_t inject_auxiliary_power_up                     : 1;
        uint32_t inject_auxiliary_power_off                    : 1;
        uint32_t rsvdp                                         : 19;
//uint64_t padding                                       : 0;
    };
};


union genz_destination_table_cap_1 {
    uint32_t val;
    struct {
        uint32_t ei_support            : 1;
        uint32_t wildcard_ssdt_support : 1;
        uint32_t wildcard_msdt_support : 1;
        uint32_t rit_ssdt_support      : 1;
        uint32_t reserved              : 28;
//uint64_t padding               : 0;
    };
};


union genz_destination_table_control {
    uint32_t val;
    struct {
        uint32_t peer_authorization_enable                 : 1;
        uint32_t destination_table_control_rit_ssdt_enable : 1;
        uint32_t rsvdp                                     : 30;
//uint64_t padding                                   : 0;
    };
};


union genz_c_access_cap_1 {
    uint8_t val;
    struct {
        uint8_t l_ac_validation_support   : 1;
        uint8_t p2p_ac_validation_support : 1;
        uint8_t rsvdz                     : 2;
//uint64_t padding                  : 0;
    };
};


union genz_c_access_ctl {
    uint8_t val;
    struct {
        uint8_t c_access_r_key_validation_enable   : 1;
        uint8_t c_access_ctl_reset_c_access_tables : 1;
        uint8_t l_ac_validation_enable             : 1;
        uint8_t p2p_ac_validation_enable           : 1;
        uint8_t rsvdp                              : 4;
//uint64_t padding                           : 0;
    };
};


union genz_req_p2p_cap_1 {
    uint8_t val;
    struct {
        uint8_t rsvdz    : 8;
//uint64_t padding : 0;
    };
};


union genz_req_p2p_cap_1_control {
    uint8_t val;
    struct {
        uint8_t rsvdp    : 8;
//uint64_t padding : 0;
    };
};


union genz_req_p2p_control {
    uint16_t val;
    struct {
        uint16_t req_p2p_control_opclass_enable             : 2;
        uint16_t req_p2p_control_primary_media_volatility   : 2;
        uint16_t req_p2p_control_secondary_media_volatility : 2;
        uint16_t rsvdp                                      : 10;
//uint64_t padding                                    : 0;
    };
};


union genz_pa_cap_1 {
    uint32_t val;
    struct {
        uint32_t pa_cap_1_pa_index_field_size        : 2;
        uint32_t pa_cap_1_pa_entry_size              : 2;
        uint32_t pa_cap_1_sec_index_field_size       : 2;
        uint32_t pa_cap_1_wildcard_akey_support      : 1;
        uint32_t pa_cap_1_wildcard_peer_attr_support : 1;
        uint32_t pa_cap_1_wildcard_sec_support       : 1;
        uint32_t pa_cap_1_wildcard_acreq_support     : 1;
        uint32_t pa_cap_1_wildcard_acrsp_support     : 1;
        uint32_t rsvdz                               : 21;
//uint64_t padding                             : 0;
    };
};


union genz_pa_cap_1_control {
    uint32_t val;
    struct {
        uint32_t access_key_enable : 1;
        uint32_t rsvdp             : 31;
//uint64_t padding           : 0;
    };
};


union genz_c_event_cap_1 {
    uint16_t val;
    struct {
        uint16_t c_event_cap_1_event_signal_size : 3;
        uint16_t c_event_interrupt_1_support     : 1;
        uint16_t c_event_interrupt_2_support     : 1;
        uint16_t reserved                        : 11;
//uint64_t padding                         : 0;
    };
};


union genz_c_event_control {
    uint16_t val;
    struct {
        uint16_t interrupt_0_enable                                                                                                                                                             : 1;
        uint16_t interrupt_1_enable                                                                                                                                                             : 1;
        uint16_t interrupt_2_enable                                                                                                                                                             : 1;
        uint16_t management_writes_1b_to_this_bit_to_indicate_that_it_has_updated_the_last_event_record_0_and_that_the_interrupt_service_routine_associated_with_interrupt_address_0_has_exited : 1; //FIXME: name too long.
        uint16_t management_writes_1b_to_this_bit_to_indicate_that_it_has_updated_the_last_event_record_1_and_that_the_interrupt_service_routine_associated_with_interrupt_address_1_has_exited : 1; //FIXME: name too long.
        uint16_t management_writes_1b_to_this_bit_to_indicate_that_it_has_updated_the_last_event_record_2_and_that_the_interrupt_service_routine_associated_with_interrupt_address_2_has_exited : 1; //FIXME: name too long.
        uint16_t rsvdp                                                                                                                                                                          : 10;
//uint64_t padding                                                                                                                                                                        : 0;
    };
};


union genz_lpd_cap_1 {
    uint32_t val;
    struct {
        uint32_t multi_subnet_support        : 1;
        uint32_t non_default_host_id_support : 1;
        uint32_t pco_support                 : 1;
        uint32_t device_number_support       : 1;
        uint32_t lpd_field_type_0_support    : 1;
        uint32_t lpd_field_type_3_support    : 1;
        uint32_t lpd_field_type_4_support    : 1;
        uint32_t rsvdz                       : 25;
//uint64_t padding                     : 0;
    };
};


union genz_lpd_cap_1_control {
    uint32_t val;
    struct {
        uint32_t non_default_target_enable : 1;
        uint32_t lpd_reset                 : 1;
        uint32_t default_hsid_valid        : 1;
        uint32_t lpd_communications_enable : 1;
        uint32_t default_hcid_valid        : 1;
        uint32_t rsvdp                     : 27;
//uint64_t padding                   : 0;
    };
};


union genz_f_ctl {
    uint16_t val;
    struct {
        uint16_t hwinit_write_enable          : 1;
        uint16_t request_traffic_class        : 4;
        uint16_t f_ctl_interrupt_r_key_enable : 1;
        uint16_t r_key_non_interrupt_enable   : 1;
        uint16_t pco_enable                   : 1;
        uint16_t lpd_field_type_0_enable      : 1;
        uint16_t lpd_field_type_3_enable      : 1;
        uint16_t lpd_field_type_4_enable      : 1;
        uint16_t rsvdp                        : 5;
//uint64_t padding                      : 0;
    };
};


union genz_sod_cap_1 {
    uint32_t val;
    struct {
        uint32_t multi_subnet_support      : 1;
        uint32_t tc_sode_selection_support : 1;
        uint32_t sod_encryption_support    : 1;
        uint32_t reserved                  : 29;
//uint64_t padding                   : 0;
    };
};


union genz_sod_cap_1_control {
    uint32_t val;
    struct {
        uint32_t sod_communications_enable : 1;
        uint32_t rsvdp                     : 31;
//uint64_t padding                   : 0;
    };
};


union genz_congestion_cap_1 {
    uint16_t val;
    struct {
        uint16_t resource_congestion_management_support       : 1;
        uint16_t vendor_defined_congestion_management_support : 1;
        uint16_t rsvdz                                        : 14;
//uint64_t padding                                      : 0;
    };
};


union genz_congestion_cap_1_control {
    uint16_t val;
    struct {
        uint16_t congestion_cap_1_control_congestion_management_control : 3; //FIXME: name too long.
        uint16_t congestion_cap_1_control_strict_increment_mode_control : 1; //FIXME: name too long.
        uint16_t reserved                                               : 12;
//uint64_t padding                                                : 0;
    };
};


union genz_rkd_cap_1 {
    uint16_t val;
    struct {
        uint16_t rkd_mechanism_table_type : 3;
        uint16_t reserved                 : 13;
//uint64_t padding                  : 0;
    };
};


union genz_rkd_control_1 {
    uint16_t val;
    struct {
        uint16_t rkd_validation_enable : 1;
        uint16_t trusted_thread_enable : 1;
        uint16_t rsvdp                 : 14;
//uint64_t padding               : 0;
    };
};


union genz_pm_cap_1 {
    uint16_t val;
    struct {
        uint16_t pm_cap_1_performance_marker_support : 3;
        uint16_t max_perf_records                    : 5;
        uint16_t reserved                            : 8;
//uint64_t padding                             : 0;
    };
};


union genz_pm_control {
    uint16_t val;
    struct {
        uint16_t performance_log_record_enable           : 1;
        uint16_t pm_control_clear_performance_marker_log : 1;
        uint16_t rsvdp                                   : 14;
//uint64_t padding                                 : 0;
    };
};


union genz_atp_cap_1 {
    uint32_t val;
    struct {
        uint32_t atp_cap_1_pasid_support              : 1;
        uint32_t atp_cap_1_prg_rspn_pasid_required    : 1;
        uint32_t address_translation_services_support : 1;
        uint32_t page_services_support                : 1;
        uint32_t context_management_support           : 1;
        uint32_t privileged_mode_support              : 1;
        uint32_t execution_permission_support         : 1;
        uint32_t global_mapping_support               : 1;
        uint32_t global_invalidate_support            : 1;
        uint32_t rsvdz                                : 23;
//uint64_t padding                              : 0;
    };
};


union genz_atp_cap_1_control {
    uint32_t val;
    struct {
        uint32_t pasid_enable                                       : 1;
        uint32_t address_translation_services_enable                : 1;
        uint32_t page_services_enable                               : 1;
        uint32_t reset_pri                                          : 1;
        uint32_t context_management_override                        : 1;
        uint32_t privileged_mode_enable                             : 1;
        uint32_t execute_permission_enable                          : 1;
        uint32_t global_mapping_enable                              : 1;
        uint32_t global_invalidate_enable                           : 1;
        uint32_t atp_cap_1_control_address_translation_cache_enable : 1;
        uint32_t atp_cap_1_control_max_context_id                   : 1;
        uint32_t smallest_translation_unit_stu                      : 5;
        uint32_t rsvdp                                              : 16;
//uint64_t padding                                            : 0;
    };
};


union genz_atp_status {
    uint32_t val;
    struct {
        uint32_t prg_response_notification_failure : 1;
        uint32_t unexpected_prg_index              : 1;
        uint32_t stopped                           : 1;
        uint32_t rsvdz                             : 29;
//uint64_t padding                           : 0;
    };
};


union genz_re_table_cap_1 {
    uint16_t val;
    struct {
        uint16_t rsvdz   : 16;
//uint64_t padding : 0;
    };
};


union genz_re_table_cap_1_control {
    uint16_t val;
    struct {
        uint16_t rsvdp   : 16;
//uint64_t padding : 0;
    };
};


union genz_re_table_control {
    uint16_t val;
    struct {
        uint16_t re_table_enable : 1;
        uint16_t rsvdp           : 15;
//uint64_t padding         : 0;
    };
};


union genz_lph_cap_1 {
    uint32_t val;
    struct {
        uint32_t multi_subnet_support        : 1;
        uint32_t non_default_host_id_support : 1;
        uint32_t pco_support                 : 1;
        uint32_t lpd_field_type_3_support    : 1;
        uint32_t lpd_field_type_4_support    : 1;
        uint32_t rsvdz                       : 27;
//uint64_t padding                     : 0;
    };
};


union genz_lph_cap_1_control {
    uint32_t val;
    struct {
        uint32_t non_default_target_enable : 1;
        uint32_t lph_reset                 : 1;
        uint32_t default_hsid_valid        : 1;
        uint32_t lph_communications_enable : 1;
        uint32_t default_hcid_valid        : 1;
        uint32_t lpd_field_type_3_enable   : 1;
        uint32_t lpd_field_type_4_enable   : 1;
        uint32_t rsvdp                     : 25;
//uint64_t padding                   : 0;
    };
};


union genz_lph_ctl {
    uint16_t val;
    struct {
        uint16_t request_traffic_class          : 4;
        uint16_t lph_ctl_interrupt_r_key_enable : 1;
        uint16_t r_key_non_interrupt_enable     : 1;
        uint16_t pco_enable                     : 1;
        uint16_t rsvdp                          : 9;
//uint64_t padding                        : 0;
    };
};


union genz_pg_zmmu_cap_1 {
    uint32_t val;
    struct {
        uint32_t pg_zmmu_cap_1_zmmu_type                   : 1;
        uint32_t lpd_responder_zmmu_no_bypass_support      : 1;
        uint32_t lpd_responder_zmmu_bypass_support         : 1;
        uint32_t lpd_responder_zmmu_bypass_control_support : 1;
        uint32_t rsvdz                                     : 28;
//uint64_t padding                                   : 0;
    };
};


union genz_pg_zmmu_cap_1_control {
    uint32_t val;
    struct {
        uint32_t rsvdp   : 32;
//uint64_t padding : 0;
    };
};


union genz_pt_zmmu_cap_1 {
    uint32_t val;
    struct {
        uint32_t pt_zmmu_cap_1_zmmu_type                   : 1;
        uint32_t lpd_responder_zmmu_no_bypass_support      : 1;
        uint32_t lpd_responder_zmmu_bypass_support         : 1;
        uint32_t lpd_responder_zmmu_bypass_control_support : 1;
        uint32_t rsvdz                                     : 28;
//uint64_t padding                                   : 0;
    };
};


union genz_pt_zmmu_cap_1_control {
    uint32_t val;
    struct {
        uint32_t rsvdp   : 32;
//uint64_t padding : 0;
    };
};


union genz_interleave_cap_1 {
    uint32_t val;
    struct {
        uint32_t interleave_cap_1_requester_interleave_granule_size_support : 2; //FIXME: name too long.
        uint32_t rsvdz                                                      : 30;
//uint64_t padding                                                    : 0;
    };
};


union genz_interleave_cap_1_control {
    uint32_t val;
    struct {
        uint32_t rsvdp   : 32;
//uint64_t padding : 0;
    };
};


union genz_fw_table_cap_1 {
    uint16_t val;
    struct {
        uint16_t mutable_fw_support           : 1;
        uint16_t crc16_support                : 1;
        uint16_t fw_image_hash_digest_support : 1;
        uint16_t rsvdz                        : 13;
//uint64_t padding                      : 0;
    };
};


union genz_fw_table_control {
    uint16_t val;
    struct {
        uint16_t fw_fault_injection_enable : 1;
        uint16_t rsvdp                     : 15;
//uint64_t padding                   : 0;
    };
};


union genz_fw_detect {
    uint16_t val;
    struct {
        uint16_t fw_update_error_failure    : 1;
        uint16_t fw_update_error            : 1;
        uint16_t fw_checksum_failure_detect : 1;
        uint16_t fw_authentication_failure  : 1;
        uint16_t rsvdp                      : 10;
        uint64_t padding                    : 2;
    };
};


union genz_fw_fault_injection {
    uint16_t val;
    struct {
        uint16_t fw_update_error_failure   : 1;
        uint16_t fw_update_error           : 1;
        uint16_t fw_checksum_failure       : 1;
        uint16_t fw_authentication_failure : 1;
        uint16_t rsvdp                     : 10;
        uint64_t padding                   : 2;
    };
};


union genz_swm_cap_1 {
    uint16_t val;
    struct {
        uint16_t swm_media_support : 1;
        uint16_t rsvdz             : 15;
//uint64_t padding           : 0;
    };
};


union genz_swm_control_1 {
    uint16_t val;
    struct {
        uint16_t swm_media_support : 1;
        uint16_t rsvdz             : 15;
//uint64_t padding           : 0;
    };
};


union genz_swm_status {
    uint16_t val;
    struct {
        uint16_t swm_op_completed     : 1;
        uint16_t swm_op_success       : 1;
        uint16_t swm_error            : 1;
        uint16_t swm_op_aborted       : 1;
        uint16_t swm_read             : 1;
        uint16_t swm_read_multi_block : 1;
        uint16_t swm_read_last_block  : 1;
        uint16_t swm_write_next_block : 1;
        uint16_t rsvdp                : 8;
//uint64_t padding              : 0;
    };
};


union genz_image_ctl {
    uint16_t val;
    struct {
        uint16_t image_fault_injection_enable : 1;
        uint16_t rsvdp                        : 15;
//uint64_t padding                      : 0;
    };
};


union genz_image_status {
    uint16_t val;
    struct {
        uint16_t image_checksum_valid          : 1;
        uint16_t image_hash_digest_valid       : 1;
        uint16_t image_hash_encryption_valid   : 1;
        uint16_t image_crc_in_progress         : 1;
        uint16_t image_hash_digest_in_progress : 1;
        uint16_t rsvdp                         : 11;
//uint64_t padding                       : 0;
    };
};


union genz_opcode_set_id_control_1 {
    uint16_t val;
    struct {
        uint16_t opcode_set_enable_determines_if_this_opcode_set_is_enabled : 1; //FIXME: name too long.
        uint16_t rsvdp                                                      : 15;
//uint64_t padding                                                    : 0;
    };
};


union genz_component_backup_cap_1 {
    uint64_t val;
    struct {
        uint64_t lps_support                                      : 1;
        uint64_t tps_support                                      : 1;
        uint64_t auto_op_check_lps_tps_support                    : 1;
        uint64_t lps_temp_support                                 : 1;
        uint64_t backup_fault_injection_support                   : 1;
        uint64_t point_to_point_topology_backup_support           : 1;
        uint64_t switch_topology_backup_support                   : 1;
        uint64_t component_backup_cap_1_max_backup_retry_support  : 2;
        uint64_t component_backup_cap_1_max_restore_retry_support : 2;
        uint64_t component_backup_cap_1_max_erase_retry_support   : 2;
        uint64_t rsvdz                                            : 51;
//uint64_t padding                                          : 0;
    };
};


union genz_component_backup_cap_1_control {
    uint64_t val;
    struct {
        uint64_t backup_fault_injection_enable         : 1;
        uint64_t point_to_point_topology_backup_enable : 1;
        uint64_t switch_topology_backup_enable         : 1;
        uint64_t rsvdp                                 : 61;
//uint64_t padding                               : 0;
    };
};


union genz_component_backup_status_1 {
    uint32_t val;
    struct {
        uint32_t arm_status                     : 1;
        uint32_t lps_present                    : 1;
        uint32_t lps_battery                    : 1;
        uint32_t lps_supercapacitor             : 1;
        uint32_t lps_hybrid_capacitor           : 1;
        uint32_t lps_failed                     : 1;
        uint32_t lps_wear_threshold_exceeded    : 1;
        uint32_t lps_lower_thermal_exceeded     : 1;
        uint32_t lps_low_thermal_restored       : 1;
        uint32_t lps_upper_thermal_exceeded     : 1;
        uint32_t lps_upper_thermal_restored     : 1;
        uint32_t lps_tps_assessment_status      : 1;
        uint32_t lps_tps_assessment_type        : 1;
        uint32_t lps_tps_assessment_in_progress : 1;
        uint32_t tps_present                    : 1;
        uint32_t tps_failed                     : 1;
        uint32_t lps_tps_assessment_error       : 1;
        uint32_t insufficient_lps_tps_power     : 1;
        uint32_t lps_tps_charged                : 1;
        uint32_t rsvdz                          : 13;
//uint64_t padding                        : 0;
    };
};


union genz_component_backup_control_1 {
    uint32_t val;
    struct {
        uint32_t component_backup_control_1_wait_for_backup_power : 1;
        uint32_t arm_emergency_backup_signal_enable               : 1;
        uint32_t component_backup_control_1_lps_tps_enable        : 1;
        uint32_t initiate_lps_health_status                       : 1;
        uint32_t backup_fault_injection_enable                    : 1;
        uint32_t initiate_emergency_all_backup                    : 1;
        uint32_t emergency_backup                                 : 1;
        uint32_t planned_backup                                   : 1;
        uint32_t rsvdp                                            : 18;
        uint64_t padding                                          : 6;
    };
};


union genz_component_backup_fault_injection_1 {
    uint64_t val;
    struct {
        uint64_t backup_success                              : 1;
        uint64_t emergency_backup_main_power_problem         : 1;
        uint64_t emergency_backup_signal_received            : 1;
        uint64_t emergency_backup_c_down                     : 1;
        uint64_t emergency_backup_path_lost                  : 1;
        uint64_t emergency_backup_management_initiated       : 1;
        uint64_t planned_backup_initiated                    : 1;
        uint64_t backup_error                                : 1;
        uint64_t backup_rejected_not_armed                   : 1;
        uint64_t backup_abort_success                        : 1;
        uint64_t backup_abort_error                          : 1;
        uint64_t partial_backup_saved                        : 1;
        uint64_t restore_success                             : 1;
        uint64_t restore_error                               : 1;
        uint64_t restore_abort_success                       : 1;
        uint64_t restore_abort_error                         : 1;
        uint64_t restore_invalid_image                       : 1;
        uint64_t restore_volatile_invalidate_state           : 1;
        uint64_t abort_current_op_failed                     : 1;
        uint64_t backup_permanent_hw_failure                 : 1;
        uint64_t invalid_pm_backup_table_entry_configuration : 1;
        uint64_t operation_failed                            : 1;
        uint64_t erase_success                               : 1;
        uint64_t erase_error                                 : 1;
        uint64_t erase_abort_success                         : 1;
        uint64_t erase_invalid_image                         : 1;
        uint64_t invalid_sm_backup_table_entry_configuration : 1;
        uint64_t lps_tps_present                             : 1;
        uint64_t lps_thermal_threshold                       : 1;
        uint64_t lps_tps_failed                              : 1;
        uint64_t lps_wear_threshold_exceeded                 : 1;
        uint64_t lps_tps_assessment_error                    : 1;
        uint64_t insufficient_lps_tps_power                  : 1;
        uint64_t lps_tps_charged                             : 1;
        uint64_t rsvdz                                       : 12;
        uint64_t padding                                     : 18;
    };
};


union genz_component_backup_fault_injection_2 {
    uint64_t val;
    struct {
        uint64_t rsvdz                       : 60;
        uint64_t inject_vendor_defined_event : 4;
//uint64_t padding                     : 0;
    };
};


union genz_pm_backup_status {
    uint64_t val;
    struct {
        uint64_t backup_success                              : 1;
        uint64_t emergency_backup_initiated                  : 1;
        uint64_t emergency_backup_main_power_problem         : 1;
        uint64_t emergency_backup_signal_received            : 1;
        uint64_t emergency_backup_c_down                     : 1;
        uint64_t emergency_backup_path_lost                  : 1;
        uint64_t emergency_backup_management_initiated       : 1;
        uint64_t planned_backup_initiated                    : 1;
        uint64_t backup_error                                : 1;
        uint64_t backup_rejected_not_armed                   : 1;
        uint64_t backup_abort_success                        : 1;
        uint64_t backup_abort_error                          : 1;
        uint64_t partial_backup_saved                        : 1;
        uint64_t backup_in_progress                          : 1;
        uint64_t restore_success                             : 1;
        uint64_t restore_error                               : 1;
        uint64_t restore_abort_success                       : 1;
        uint64_t restore_abort_error                         : 1;
        uint64_t restore_in_progress                         : 1;
        uint64_t restore_invalid_image                       : 1;
        uint64_t restore_volatile_invalid_state              : 1;
        uint64_t pm_backup_status_arm_status                 : 1;
        uint64_t abort_current_op_failed                     : 1;
        uint64_t backup_permanent_hw_failure                 : 1;
        uint64_t invalid_pm_backup_table_entry_configuration : 1;
        uint64_t operation_failed                            : 1;
        uint64_t rsvdz                                       : 31;
        uint64_t padding                                     : 7;
    };
};


union genz_pm_backup_control {
    uint32_t val;
    struct {
        uint32_t allocate_pm_backup_table_entry   : 1;
        uint32_t pm_backup_control_discrete_valid : 2;
        uint32_t backup_hash_enable               : 1;
        uint32_t backup_enc_enable                : 1;
        uint32_t arm_emergency_backup             : 1;
        uint32_t disable_emergency_backup         : 1;
        uint32_t initiate_emergency_backup        : 1;
        uint32_t initiate_planned_backup          : 1;
        uint32_t initiate_restore                 : 1;
        uint32_t abort_current_op                 : 1;
        uint32_t rsvdp                            : 21;
//uint64_t padding                          : 0;
    };
};


union genz_sm_backup_status {
    uint64_t val;
    struct {
        uint64_t erase_success                               : 1;
        uint64_t erase_error                                 : 1;
        uint64_t erase_abort_success                         : 1;
        uint64_t erase_abort_error                           : 1;
        uint64_t erase_in_progress                           : 1;
        uint64_t erase_invalid_image                         : 1;
        uint64_t invalid_sm_backup_table_entry_configuration : 1;
        uint64_t backup_permanent_hw_failure                 : 1;
        uint64_t operation_failed                            : 1;
        uint64_t rsvdz                                       : 52;
        uint64_t padding                                     : 3;
    };
};


union genz_sm_backup_control {
    uint32_t val;
    struct {
        uint32_t allocate_sm_backup_table_entry   : 1;
        uint32_t sm_backup_control_discrete_valid : 2;
        uint32_t initiate_erase                   : 1;
        uint32_t abort_current_op                 : 1;
        uint32_t rsvdp                            : 27;
//uint64_t padding                          : 0;
    };
};

struct genz_core_structure {
    uint64_t type                                 : 12;
    uint64_t vers                                 : 4;
    uint64_t size                                 : 16;
    uint64_t r0                                   : 32;
    uint64_t c_status                             : 64;
    uint64_t c_control                            : 64;
    uint64_t base_c_class                         : 16;
    uint64_t max_interface                        : 12;
    uint64_t r_bist                               : 4;
    uint64_t rdlat                                : 16;
    uint64_t wrlat                                : 16;
    uint64_t max_rsp_supported_requests           : 20;
    uint64_t max_req_supported_requests           : 20;
    uint64_t c_op_clock                           : 24;
    uint64_t max_data                             : 64;
    uint64_t max_ctl                              : 52;
    uint64_t max_rnr                              : 3;
    uint64_t r1                                   : 9;
    uint64_t c_state_transition_latency           : 32;
    uint64_t c_idle_times                         : 16;
    uint64_t r2                                   : 16;
    uint64_t lpwr                                 : 10;
    uint64_t npwr                                 : 10;
    uint64_t hpwr                                 : 10;
    uint64_t epwr                                 : 10;
    uint64_t apwr                                 : 10;
    uint64_t r3                                   : 14;
    uint64_t control_structure_ptr_0              : 32;
    uint64_t control_structure_ptr_1              : 32;
    uint64_t control_structure_ptr_2              : 32;
    uint64_t control_structure_ptr_3              : 32;
    uint64_t control_structure_ptr_4              : 32;
    uint64_t control_structure_ptr_5              : 32;
    uint64_t control_structure_ptr_6              : 32;
    uint64_t control_structure_ptr_7              : 32;
    uint64_t control_structure_ptr_8              : 32;
    uint64_t core_lpd_bdf_table_ptr               : 32;
    uint64_t opcode_set_structure_ptr             : 32;
    uint64_t component_c_access_ptr               : 32;
    uint64_t component_destination_table_ptr      : 32;
    uint64_t interface_0_ptr                      : 32;
    uint64_t component_extension_ptr              : 32;
    uint64_t component_error_and_signal_event_ptr : 32;
    uint64_t llmuto                               : 16;
    uint64_t crpto                                : 16;
    uint64_t ccto                                 : 16;
    uint64_t failto                               : 16;
    uint64_t sveto                                : 16;
    uint64_t lveto                                : 32;
    uint64_t unrsp                                : 16;
    uint64_t uert                                 : 16;
    uint64_t nirt                                 : 16;
    uint64_t atsto                                : 16;
    uint64_t unreq                                : 16;
    uint64_t ll_request_deadline                  : 10;
    uint64_t nll_request_deadline                 : 10;
    uint64_t deadline_tick                        : 12;
    uint64_t fpst                                 : 16;
    uint64_t pco_fpst                             : 16;
    uint64_t ll_response_deadline                 : 10;
    uint64_t nll_response_deadline                : 10;
    uint64_t responder_deadline                   : 10;
    uint64_t r4                                   : 2;
    uint64_t enirt                                : 16;
    uint64_t sfmsid                               : 16;
    uint64_t pmcid                                : 12;
    uint64_t pwr_mgr_cid                          : 12;
    uint64_t pfmcid                               : 12;
    uint64_t pfmsid                               : 16;
    uint64_t sfmcid                               : 12;
    uint64_t sid_0                                : 16;
    uint64_t dr_request_deadline                  : 10;
    uint64_t r5                                   : 6;
    uint64_t rspndto                              : 32;
    uint64_t cv                                   : 8;
    uint64_t cid_0                                : 12;
    uint64_t cid_1                                : 12;
    uint64_t cid_2                                : 12;
    uint64_t cid_3                                : 12;
    uint64_t r6                                   : 4;
    uint64_t buffer_tc                            : 4;
    uint64_t max_requests                         : 20;
    uint64_t r7                                   : 14;
    uint64_t pwr_mgr_sid                          : 16;
    uint64_t r8                                   : 14;
    uint64_t controlto                            : 16;
    uint64_t controldrto                          : 16;
    uint64_t nlmuto                               : 16;
    uint64_t r9_1                                 : 64; //NOTE: splitted bit
    uint64_t r9_2                                 : 16; //NOTE: splitted bit
    uint64_t r10_1                                : 64; //NOTE: splitted bit
    uint64_t r10_2                                : 64; //NOTE: splitted bit
    uint64_t r11_1                                : 64; //NOTE: splitted bit
    uint64_t r11_2                                : 64; //NOTE: splitted bit
    uint64_t r12_1                                : 64; //NOTE: splitted bit
    uint64_t r12_2                                : 64; //NOTE: splitted bit
    uint64_t r13_1                                : 64; //NOTE: splitted bit
    uint64_t r13_2                                : 64; //NOTE: splitted bit
    uint64_t r14_1                                : 64; //NOTE: splitted bit
    uint64_t r14_2                                : 64; //NOTE: splitted bit
    uint64_t control_structure_ptr_9              : 32;
    uint64_t control_structure_ptr_10             : 32;
    uint64_t control_structure_ptr_11             : 32;
    uint64_t control_structure_ptr_12             : 32;
    uint64_t control_structure_ptr_13             : 48;
    uint64_t control_structure_ptr_14             : 48;
    uint64_t control_structure_ptr_15             : 32;
    uint64_t component_cap_1                      : 64;
    uint64_t component_cap_1_control              : 64;
    uint64_t component_cap_2                      : 64;
    uint64_t component_cap_2_control              : 64;
    uint64_t component_cap_3                      : 64;
    uint64_t component_cap_3_control              : 64;
    uint64_t component_cap_4                      : 64;
    uint64_t component_cap_4_control              : 64;
    uint64_t rsp_p2p_ctl_secid                    : 12;
    uint64_t rsp_p2p_data_secid                   : 12;
    uint64_t r15                                  : 60;
    uint64_t uwmsgsz                              : 11;
    uint64_t wmsgsz                               : 11;
    uint64_t cwmsgsz                              : 11;
    uint64_t ucwmsgsz                             : 11;
    uint64_t cohlat                               : 16;
    uint64_t oooto                                : 16;
    uint64_t reqnirto                             : 16;
    uint64_t reqabnirto                           : 16;
    uint64_t component_nonce                      : 64;
    uuid_t mgr_uuid_1;
    uuid_t mgr_uuid_2;
    uint64_t serial_number                        : 64;
    uint64_t thermal_attributes                   : 16;
    uint64_t upper_thermal_limit                  : 10;
    uint64_t caution_thermal_limit                : 10;
    uint64_t lowest_thermal_limit                 : 11;
    uint64_t current_thermal                      : 11;
    uint64_t r16                                  : 6;
    uuid_t z_uuid_1;
    uuid_t z_uuid_2;
    uuid_t c_uuid_1;
    uuid_t c_uuid_2;
    uuid_t fru_uuid_1;
    uuid_t fru_uuid_2;
};

struct genz_opcode_set_structure {
    uint64_t type                       : 12;
    uint64_t vers                       : 4;
    uint64_t size                       : 16;
    uint64_t opcode_set_cap_1_control   : 32;
    uint64_t opcode_set_cap_1           : 64;
    uint64_t cache_line_sizes           : 4;
    uint64_t r0                         : 4;
    uint64_t write_poison_sizes         : 8;
    uint64_t arithmetic_atomic_sizes    : 8;
    uint64_t logical_fetch_atomic_sizes : 8;
    uint64_t floating_atomic_sizes      : 8;
    uint64_t swap_compare_atomic_sizes  : 8;
    uint64_t atomic_lat                 : 16;
    uuid_t opcode_set_uuid_ptr;
    uint64_t opcode_set_ptr             : 32;
    uint64_t supported_un               : 16;
    uint64_t supported_fl               : 8;
    uint64_t vocl_1                     : 5;
    uint64_t vocl_2                     : 5;
    uint64_t vocl_3                     : 5;
    uint64_t vocl_4                     : 5;
    uint64_t vocl_5                     : 5;
    uint64_t vocl_6                     : 5;
    uint64_t vocl_7                     : 5;
    uint64_t vocl_8                     : 5;
    uint64_t r1                         : 64;
};

struct genz_interface_structure {
    uint64_t type                    : 12;
    uint64_t vers                    : 4;
    uint64_t size                    : 16;
    uint64_t interface_id            : 12;
    uint64_t hvs                     : 5;
    uint64_t r0                      : 7;
    uint64_t phy_power_enable        : 8;
    uint64_t i_status                : 32;
    uint64_t i_control               : 32;
    uint64_t i_cap_1                 : 32;
    uint64_t i_cap_1_control         : 32;
    uint64_t i_cap_2                 : 32;
    uint64_t i_cap_2_control         : 32;
    uint64_t i_error_status          : 16;
    uint64_t i_error_detect          : 16;
    uint64_t i_error_fault_injection : 16;
    uint64_t i_error_trigger         : 16;
    uint64_t i_signal_target         : 48;
    uint64_t teth                    : 4;
    uint64_t tete                    : 4;
    uint64_t fc_fwd_progress         : 8;
    uint64_t ll_tx_packet_alignment  : 8;
    uint64_t ll_rx_packet_alignment  : 8;
    uint64_t max_implicit_fc_credits : 16;
    uint64_t peer_interface_id       : 12;
    uint64_t r1                      : 4;
    uint64_t peer_base_c_class       : 16;
    uint64_t peer_cid                : 12;
    uint64_t r2                      : 4;
    uint64_t peer_sid                : 16;
    uint64_t peer_state              : 32;
    uint64_t path_propagation_time   : 16;
    uint64_t tr_index                : 4;
    uint64_t tr_cid                  : 12;
    uint64_t vc_pco_enabled          : 32;
    uint64_t ee_tx_packet_alignment  : 8;
    uint64_t ee_rx_packet_alignment  : 8;
    uint64_t ee_tx_min_packet_start  : 8;
    uint64_t ee_rx_min_packet_start  : 8;
    uint64_t hve                     : 5;
    uint64_t r3                      : 9;
    uint64_t ttc_unit                : 2;
    uint64_t peer_component_ttc      : 16;
    uint64_t peer_nonce              : 64;
    uint64_t aggregation_support     : 8;
    uint64_t c_lp_ctl                : 4;
    uint64_t c_dlp_ctl               : 4;
    uint64_t max_phy_retrain_events  : 8;
    uint64_t tx_llrt_ack             : 20;
    uint64_t rx_llrt_ack             : 20;
    uint64_t te_history_threshold    : 12;
    uint64_t r4                      : 20;
    uint64_t link_ctl_control        : 32;
    uint64_t r5                      : 64;
    uint64_t next_i_ptr              : 32;
    uint64_t r6                      : 32;
    uint64_t next_ai_ptr             : 32;
    uint64_t next_ig_ptr             : 32;
    uint64_t i_phy_ptr               : 32;
    uint64_t i_stats_ptr             : 32;
    uint64_t mechanical_ptr          : 32;
    uint64_t vd_ptr                  : 32;
};

struct genz_interface_phy_structure {
    uint64_t type                             : 12;
    uint64_t vers                             : 4;
    uint64_t size                             : 16;
    uint64_t phy_type                         : 8;
    uint64_t txdly                            : 4;
    uint64_t r0                               : 20;
    uint64_t next_interface_phy_ptr           : 32;
    uint64_t vd_ptr                           : 32;
    uint64_t phy_status                       : 32;
    uint64_t phy_control                      : 32;
    uint64_t phy_cap_1                        : 32;
    uint64_t phy_cap_1_control                : 32;
    uint64_t phy_events                       : 32;
    uint64_t r1                               : 32;
    uint64_t r2                               : 64;
    uint64_t phy_lane_status                  : 32;
    uint64_t phy_lane_control                 : 32;
    uint64_t phy_lane_cap                     : 32;
    uint64_t phy_remote_lane_cap              : 32;
    uint64_t phy_lp_cap                       : 32;
    uint64_t phy_lp_timing_cap                : 32;
    uint64_t phy_up_lp_cap                    : 32;
    uint64_t phy_up_lp_timing_cap             : 32;
    uint64_t phy_extended_status              : 32;
    uint64_t phy_extended_control             : 32;
    uint64_t phy_extended_cap                 : 32;
    uint64_t phy_remote_extended_cap          : 32;
    uint64_t phy_specific_configuration_space : 64;
};

struct genz_interface_statistics_structure {
    uint64_t type                             : 12;
    uint64_t vers                             : 4;
    uint64_t size                             : 16;
    uint64_t i_stat_cap_1                     : 16;
    uint64_t i_stat_control                   : 8;
    uint64_t i_stat_status                    : 8;
    uint64_t vendor_defined_ptr               : 32;
    uint64_t i_snapshot_ptr                   : 32;
    uint64_t i_snapshot_interval              : 64;
    uint64_t pcrc_errors                      : 32;
    uint64_t ecrc_errors                      : 32;
    uint64_t tx_stomped_ecrc                  : 32;
    uint64_t rx_stomped_ecrc                  : 32;
    uint64_t non_crc_transient_errors         : 32;
    uint64_t llr_recovery                     : 32;
    uint64_t packet_deadline_discards         : 32;
    uint64_t marked_ecn                       : 32;
    uint64_t received_ecn                     : 32;
    uint64_t link_nte                         : 16;
    uint64_t akey_violations                  : 16;
    uint64_t r0                               : 64;
    uint64_t r1                               : 64;
    uint64_t total_transmitted_requests       : 64;
    uint64_t total_transmitted_request_bytes  : 64;
    uint64_t total_received_requests          : 64;
    uint64_t total_received_request_bytes     : 64;
    uint64_t total_transmitted_responses      : 64;
    uint64_t total_transmitted_response_bytes : 64;
    uint64_t total_received_responses         : 64;
    uint64_t total_received_response_bytes    : 64;
    uint64_t occupancy_vc                     : 64;
    uint64_t total_transmitted_packets_vc     : 64;
    uint64_t total_transmitted_bytes_vc       : 64;
    uint64_t total_received_packets_vc        : 64;
    uint64_t total_received_bytes_vc          : 64;
};

struct genz_component_error_and_signal_event_structure {
    uint64_t type                          : 12;
    uint64_t vers                          : 4;
    uint64_t size                          : 16;
    uint64_t e_control                     : 16;
    uint64_t e_status                      : 16;
    uint64_t error_mgr_cid                 : 12;
    uint64_t error_mgr_sid                 : 16;
    uint64_t r0                            : 4;
    uint64_t error_signal_cap_1            : 16;
    uint64_t error_signal_cap_1_control    : 16;
    uint64_t event_mgr_cid                 : 12;
    uint64_t event_mgr_sid                 : 16;
    uint64_t r1                            : 4;
    uint64_t elog_ptr                      : 32;
    uint64_t signal_interrupt_address_0    : 64;
    uint64_t signal_interrupt_address_1    : 64;
    uint64_t signal_interrupt_data_0       : 32;
    uint64_t signal_interrupt_data_1       : 32;
    uint64_t c_error_status                : 64;
    uint64_t c_error_detect                : 64;
    uint64_t r2                            : 64;
    uint64_t c_error_trigger               : 64;
    uint64_t c_error_fault_injection       : 64;
    uint64_t c_error_signal_target_63_0    : 64;
    uint64_t c_error_signal_target_127_64  : 64;
    uint64_t c_error_signal_target_191_128 : 64;
    uint64_t c_event_detect                : 64;
    uint64_t c_event_injection             : 64;
    uint64_t c_event_signal_target_63_0    : 64;
    uint64_t c_event_signal_target_127_64  : 64;
    uint64_t c_event_signal_target_191_128 : 64;
    uint64_t i_event_detect                : 64;
    uint64_t i_event_injection             : 64;
    uint64_t i_event_signal_target_63_0    : 64;
    uint64_t i_event_signal_target_127_64  : 64;
    uint64_t i_event_signal_target_191_128 : 64;
    uint64_t mv                            : 1;
    uint64_t mgmt_vc_0                     : 5;
    uint64_t mgmt_interface_id_0           : 12;
    uint64_t mgmt_vc_1                     : 5;
    uint64_t mgmt_interface_id_1           : 12;
    uint64_t mgmt_vc_2                     : 5;
    uint64_t mgmt_interface_id_2           : 12;
    uint64_t r3                            : 10;
    uint64_t mgmt_vc_3                     : 5;
    uint64_t mgmt_interface_id_3           : 12;
    uint64_t mgmt_vc_4                     : 5;
    uint64_t mgmt_interface_id_4           : 12;
    uint64_t mgmt_vc_5                     : 5;
    uint64_t mgmt_interface_id_5           : 12;
    uint64_t r4                            : 10;
    uint64_t mgmt_vc_6                     : 5;
    uint64_t mgmt_interface_id_6           : 12;
    uint64_t mgmt_vc_7                     : 5;
    uint64_t mgmt_interface_id_7           : 12;
    uint64_t r5                            : 28;
    uint64_t pm_uep_mask                   : 8;
    uint64_t pfm_uep_mask                  : 8;
    uint64_t sfm_uep_mask                  : 8;
    uint64_t error_uep_mask                : 8;
    uint64_t event_uep_mask                : 8;
    uint64_t media_uep_mask                : 8;
    uint64_t pwr_mgr_uep_mask              : 8;
    uint64_t mech_mgr_uep_mask             : 8;
    uint64_t mech_mgr_cid                  : 12;
    uint64_t mech_mgr_sid                  : 16;
    uint64_t r6                            : 4;
    uint64_t media_mgr_cid                 : 12;
    uint64_t media_mgr_sid                 : 16;
    uint64_t r7                            : 4;
    uint64_t r8                            : 64;
    uint64_t e_control_2                   : 32;
    uint64_t r9                            : 32;
    uint64_t c_event_status                : 64;
    uint64_t i_event_status                : 64;
    uint64_t r10                           : 64;
};

struct genz_component_media_structure {
    uint64_t type                                : 12;
    uint64_t vers                                : 4;
    uint64_t size                                : 16;
    uint64_t vendor_defined_ptr                  : 32;
    uint64_t component_media_control             : 32;
    uint64_t next_media_structure_ptr            : 32;
    uint64_t primary_media_status                : 64;
    uint64_t secondary_media_status              : 64;
    uint64_t primary_media_cap_1_63_0            : 64;
    uint64_t primary_media_cap_1_127_64          : 64;
    uint64_t secondary_media_cap_1_63_0          : 64;
    uint64_t secondary_media_cap_1_127_64        : 64;
    uint64_t primary_media_cap_1_control         : 64;
    uint64_t secondary_media_cap_1_control       : 64;
    uint64_t primary_media_fault_injection       : 64;
    uint64_t secondary_media_fault_injection     : 64;
    uint64_t pri_mlen                            : 8;
    uint64_t plog_size                           : 4;
    uint64_t primary_media_base_address          : 52;
    uint64_t sec_mlen                            : 8;
    uint64_t slog_size                           : 4;
    uint64_t secondary_media_base_address        : 52;
    uint64_t interface_id_mask                   : 16;
    uint64_t c_media_id                          : 4;
    uint64_t r0                                  : 12;
    uint64_t backup_mgmt_ptr                     : 32;
    uint64_t primary_namespace_ptr               : 32;
    uint64_t primary_sit_ptr                     : 32;
    uint64_t secondary_namespace_ptr             : 32;
    uint64_t secondary_sit_ptr                   : 32;
    uint64_t primary_log_ptr                     : 32;
    uint64_t secondary_log_ptr                   : 32;
    uint64_t oem_data_ptr                        : 32;
    uint64_t se_vendor_defined_ptr               : 32;
    uint64_t primary_label_data_ptr              : 32;
    uint64_t secondary_label_data_ptr            : 32;
    uint64_t primary_correctable_error_count     : 24;
    uint64_t primary_uncorrectable_error_count   : 24;
    uint64_t power_status                        : 16;
    uint64_t secondary_correctable_error_count   : 24;
    uint64_t secondary_uncorrectable_error_count : 24;
    uint64_t pflat                               : 16;
    uint64_t pri_r_wear_percentage               : 7;
    uint64_t pri_w_wear_percentage               : 7;
    uint64_t pri_notify_percentage               : 7;
    uint64_t sec_r_wear_percentage               : 7;
    uint64_t sec_w_wear_percentage               : 7;
    uint64_t sec_notify_percentage               : 7;
    uint64_t se_percentage                       : 7;
    uint64_t r1                                  : 15;
    uint64_t min_pri_maintenance_time            : 16;
    uint64_t min_sec_maintenance_time            : 16;
    uint64_t max_pri_maintenance_time            : 16;
    uint64_t max_sec_maintenance_time            : 16;
    uint64_t inform_pri_maintenance_time         : 16;
    uint64_t inform_sec_maintenance_time         : 16;
    uint64_t se_overwrite_pattern                : 32;
    uint64_t max_factory_default_time            : 16;
    uint64_t factory_default_duration            : 16;
    uint64_t factory_default_success_count       : 16;
    uint64_t factory_default_failure_count       : 16;
    uint64_t primary_region_address              : 64;
    uint64_t primary_region_length               : 64;
    uint64_t secondary_region_address            : 64;
    uint64_t secondary_region_length             : 64;
    uuid_t primary_media_uuid_63_0;
    uuid_t primary_media_uuid_127_64;
    uuid_t secondary_media_uuid_63_0;
    uuid_t secondary_media_uuid_127_64;
    uint64_t r2                                  : 64;
    uint64_t r3                                  : 64;
};

struct genz_component_switch_structure {
    uint64_t type                                : 12;
    uint64_t vers                                : 4;
    uint64_t size                                : 16;
    uint64_t switch_cap_1                        : 32;
    uint64_t switch_cap_1_control                : 32;
    uint64_t switch_status                       : 16;
    uint64_t switch_op_ctl                       : 16;
    uint64_t lprt_size                           : 12;
    uint64_t hc_size                             : 4;
    uint64_t mhc_size                            : 4;
    uint64_t max_routes                          : 12;
    uint64_t uvcatsz                             : 5;
    uint64_t mvcatsz                             : 5;
    uint64_t mcprt_msmcprt_pad_size              : 5;
    uint64_t r0                                  : 17;
    uint64_t lprt_mprt_row_size                  : 16;
    uint64_t mcprt_msmcprt_row_size              : 16;
    uint64_t default_multicast_egress_interface  : 12;
    uint64_t default_collective_egress_interface : 12;
    uint64_t r1                                  : 8;
    uint64_t max_ulat                            : 16;
    uint64_t max_mlat                            : 16;
    uint64_t mcprt_size                          : 12;
    uint64_t r2                                  : 20;
    uint64_t mprt_size                           : 16;
    uint64_t r3                                  : 16;
    uint64_t msmcprt_size                        : 28;
    uint64_t r4                                  : 4;
    uint64_t mvcat_ptr                           : 32;
    uint64_t route_control_ptr                   : 32;
    uint64_t mcprt_ptr                           : 32;
    uint64_t msmcprt_ptr                         : 32;
    uuid_t mce_uuid_63_0;
    uuid_t mce_uuid_127_64;
    uint64_t mv                                  : 1;
    uint64_t mgmt_vc_0                           : 5;
    uint64_t mgmt_interface_id_0                 : 12;
    uint64_t mgmt_vc_1                           : 5;
    uint64_t mgmt_interface_id_1                 : 12;
    uint64_t mgmt_vc_2                           : 5;
    uint64_t mgmt_interface_id_2                 : 12;
    uint64_t r5                                  : 10;
    uint64_t mgmt_vc_3                           : 5;
    uint64_t mgmt_interface_id_3                 : 12;
    uint64_t r6                                  : 46;
    uint64_t r7                                  : 64;
    uint64_t r8                                  : 64;
};

struct genz_component_statistics_structure {
    uint64_t type                     : 12;
    uint64_t vers                     : 4;
    uint64_t size                     : 16;
    uint64_t cstat_cap_1              : 8;
    uint64_t cstat_control            : 8;
    uint64_t cstat_status             : 8;
    uint64_t st_type                  : 8;
    uint64_t next_statistics_ptr      : 32;
    uint64_t c_snapshot_ptr           : 32;
    uint64_t ee_retry_exceeded        : 16;
    uint64_t r0                       : 48;
    uint64_t r1                       : 64;
    uint64_t opcode_vendor_defined_0  : 32;
    uint64_t opcode_vendor_defined_1  : 32;
    uint64_t opcode_vendor_defined_2  : 32;
    uint64_t opcode_vendor_defined_3  : 32;
    uint64_t opcode_vendor_defined_4  : 32;
    uint64_t opcode_vendor_defined_5  : 32;
    uint64_t opcode_vendor_defined_6  : 32;
    uint64_t opcode_vendor_defined_7  : 32;
    uint64_t opcode_vendor_defined_8  : 32;
    uint64_t opcode_vendor_defined_9  : 32;
    uint64_t opcode_vendor_defined_10 : 32;
    uint64_t opcode_vendor_defined_11 : 32;
    uint64_t opcode_vendor_defined_12 : 32;
    uint64_t opcode_vendor_defined_13 : 32;
    uint64_t opcode_vendor_defined_14 : 32;
    uint64_t opcode_vendor_defined_15 : 32;
    uint64_t opcode_vendor_defined_16 : 32;
    uint64_t opcode_vendor_defined_17 : 32;
    uint64_t opcode_vendor_defined_18 : 32;
    uint64_t opcode_vendor_defined_19 : 32;
    uint64_t opcode_vendor_defined_20 : 32;
    uint64_t opcode_vendor_defined_21 : 32;
    uint64_t opcode_vendor_defined_22 : 32;
    uint64_t opcode_vendor_defined_23 : 32;
    uint64_t opcode_vendor_defined_24 : 32;
    uint64_t opcode_vendor_defined_25 : 32;
    uint64_t opcode_vendor_defined_26 : 32;
    uint64_t opcode_vendor_defined_27 : 32;
    uint64_t opcode_vendor_defined_28 : 32;
    uint64_t opcode_vendor_defined_29 : 32;
    uint64_t opcode_vendor_defined_30 : 32;
    uint64_t opcode_vendor_defined_31 : 32;
};

struct genz_component_extension_structure {
    uint64_t type                         : 12;
    uint64_t vers                         : 4;
    uint64_t size                         : 16;
    uint64_t next_component_extension_ptr : 32;
    uint64_t control_structure_ptr_0      : 32;
    uint64_t control_structure_ptr_1      : 32;
    uint64_t control_structure_ptr_2      : 32;
    uint64_t control_structure_ptr_3      : 32;
    uint64_t control_structure_ptr_4      : 32;
    uint64_t control_structure_ptr_5      : 32;
    uint64_t control_structure_ptr_6      : 32;
    uint64_t control_structure_ptr_7      : 32;
    uint64_t control_structure_ptr_8      : 32;
    uint64_t control_structure_ptr_9      : 32;
    uint64_t control_structure_ptr_10     : 48;
    uint64_t r0                           : 16;
    uint64_t control_structure_ptr_11     : 48;
    uint64_t r1                           : 16;
};

struct genz_vendor_defined_structure {
    uint32_t type                : 12;
    uint32_t vers                : 4;
    uint32_t size                : 16;
    uint32_t vendor_defined_data : 32;
};

struct genz_vendor_defined_with_uuid_structure {
    uint64_t type                  : 12;
    uint64_t vers                  : 4;
    uint64_t size                  : 16;
    uint64_t vendor_defined_data_1 : 32;
    uint64_t vendor_defined_data_2 : 64;
    uuid_t vd_uuid_63_0;
    uuid_t vd_uuid_127_64;
    uint64_t vendor_defined_data_3 : 64;
};

struct genz_component_multicast_structure {
    uint64_t type                : 12;
    uint64_t vers                : 4;
    uint64_t size                : 16;
    uint64_t mcast_cap_1         : 16;
    uint64_t mcast_cap_1_control : 16;
    uint64_t cmt_size            : 12;
    uint64_t r0                  : 8;
    uint64_t rcmt_size           : 12;
    uint64_t minte               : 16;
    uint64_t cmt_ptr             : 32;
    uint64_t mscmt_ptr           : 32;
    uint64_t rcmt_ptr            : 32;
    uint64_t msrcmt_ptr          : 32;
    uint64_t mscmt_size          : 28;
    uint64_t r1                  : 4;
    uint64_t msrcmt_size         : 28;
    uint64_t u_pad_size          : 5;
    uint64_t r_pad_size          : 5;
    uint64_t max_rsp             : 4;
    uint64_t r2                  : 22;
    uint64_t mcgpt               : 16;
    uint64_t r3                  : 48;
    uuid_t mce_uuid_63_0;
    uuid_t mce_uuid_127_64;
};

struct genz_component_security_structure {
    uint64_t type                                 : 12;
    uint64_t vers                                 : 4;
    uint64_t size                                 : 16;
    uint64_t security_supported_hash              : 32;
    uint64_t security_cap_1                       : 32;
    uint64_t security_control                     : 32;
    uint64_t tik_table_size                       : 32;
    uint64_t c_cert_table_size                    : 16;
    uint64_t r0                                   : 16;
    uint64_t c_cert_table_ptr                     : 32;
    uint64_t certificate_table_ptr                : 32;
    uint64_t tik_table_ptr                        : 32;
    uint64_t certificate_table_size               : 32;
    uint64_t security_supported_encrypt           : 32;
    uint64_t buffer_supported_hash                : 32;
    uuid_t security_supported_hash_uuid_63_0;
    uuid_t security_supported_hash_uuid_127_64;
    uuid_t security_supported_encrypt_uuid_63_0;
    uuid_t security_supported_encrypt_uuid_127_64;
};

struct genz_component_tr_structure {
    uint64_t type          : 12;
    uint64_t vers          : 4;
    uint64_t size          : 16;
    uint64_t tr_status     : 32;
    uint64_t tr_table_ptr  : 32;
    uint64_t tr_table_size : 16;
    uint64_t r0            : 16;
    uint64_t r1            : 64;
    uint64_t r2            : 64;
};

struct genz_component_image_structure {
    uint64_t type                     : 12;
    uint64_t vers                     : 4;
    uint64_t size                     : 16;
    uint64_t image_table_size         : 32;
    uint64_t image_cap_1              : 16;
    uint64_t image_cap_1_control      : 16;
    uint64_t image_table_control      : 16;
    uint64_t image_fault_injection    : 16;
    uint64_t image_table_ptr          : 48;
    uint64_t image_uep                : 3;
    uint64_t r0                       : 13;
    uint64_t next_image_structure_ptr : 32;
    uint64_t r1                       : 32;
    uint64_t image_detect             : 16;
    uint64_t image_signal_target      : 48;
    uint64_t r2                       : 64;
};

struct genz_component_precision_time_structure {
    uint64_t type                     : 12;
    uint64_t vers                     : 4;
    uint64_t size                     : 16;
    uint64_t pt_cap_1                 : 16;
    uint64_t pt_ctl                   : 16;
    uint64_t gtc_cid                  : 12;
    uint64_t r0                       : 4;
    uint64_t gtc_sid                  : 16;
    uint64_t pt_rsp_cid               : 12;
    uint64_t r1                       : 4;
    uint64_t pt_rsp_sid               : 16;
    uint64_t alt_pt_rsp_cid           : 12;
    uint64_t tc                       : 4;
    uint64_t alt_pt_rsp_sid           : 16;
    uint64_t component_pt_granularity : 10;
    uint64_t ptd_granularity          : 10;
    uint64_t ptd_interface            : 12;
    uint64_t alt_ptd_interface        : 12;
    uint64_t r2                       : 20;
    uint64_t next_pt_ptr              : 32;
};

struct genz_component_mechanical_structure {
    uint64_t type                           : 12;
    uint64_t vers                           : 4;
    uint64_t size                           : 16;
    uint64_t mechanical_event_status        : 32;
    uint64_t mechanical_cap_1               : 64;
    uint64_t mechanical_control             : 64;
    uint64_t mechanical_module_id           : 12;
    uint64_t enclosure_id                   : 20;
    uint64_t mech_vendor_def_ptr            : 32;
    uint64_t mechanical_event_detect        : 32;
    uint64_t mechanical_event_injection     : 32;
    uint64_t mechanical_signal_target_63_0  : 64;
    uint64_t mechanical_signal_target_95_64 : 32;
    uint64_t r0                             : 32;
    uint64_t r1                             : 64;
};

struct genz_component_destination_table_structure {
    uint64_t type                      : 12;
    uint64_t vers                      : 4;
    uint64_t size                      : 16;
    uint64_t destination_table_cap_1   : 32;
    uint64_t destination_table_control : 32;
    uint64_t ssdt_size                 : 12;
    uint64_t hc_size                   : 4;
    uint64_t mhc_size                  : 4;
    uint64_t max_routes                : 12;
    uint64_t req_vcatsz                : 5;
    uint64_t rsp_vcatsz                : 5;
    uint64_t rit_pad_size              : 5;
    uint64_t r0                        : 17;
    uint64_t ssdt_msdt_row_size        : 16;
    uint64_t msdt_size                 : 16;
    uint64_t rit_size                  : 12;
    uint64_t r1                        : 20;
    uint64_t route_control_ptr         : 32;
    uint64_t ssdt_ptr                  : 32;
    uint64_t msdt_ptr                  : 32;
    uint64_t req_vcat_ptr              : 32;
    uint64_t rit_ptr                   : 32;
    uint64_t rsp_vcat_ptr              : 32;
    uint64_t r2                        : 32;
    uint64_t r3                        : 64;
};

struct genz_service_uuid_structure {
    uint64_t type          : 12;
    uint64_t vers          : 4;
    uint64_t size          : 16;
    uuid_t s_uuid_table_sz;
    uint64_t r0            : 16;
    uuid_t s_uuid_ptr;
    uint64_t r1            : 32;
    uint64_t class_0       : 16;
    uint64_t max_si_0      : 16;
    uint64_t class_1       : 16;
    uint64_t max_si_1      : 16;
    uint64_t class_m_1     : 16;
    uint64_t max_si_m_1    : 16;
    uint64_t class_m       : 16;
    uint64_t max_si_m      : 16;
};

struct genz_component_c_access_structure {
    uint64_t type                : 12;
    uint64_t vers                : 4;
    uint64_t size                : 16;
    uint64_t next_c_access_ptr   : 32;
    uint64_t c_page_size         : 4;
    uint64_t r0                  : 8;
    uint64_t base_address        : 40;
    uint64_t c_access_cap_1      : 4;
    uint64_t c_access_ctl        : 8;
    uint64_t c_access_table_size : 40;
    uint64_t r1                  : 24;
    uint64_t c_access_r_key_ptr  : 32;
    uint64_t c_access_l_p2p_ptr  : 32;
};

struct genz_requester_p2p_structure {
    uint64_t type                             : 12;
    uint64_t vers                             : 4;
    uint64_t size                             : 16;
    uint64_t req_p2p_cap_1                    : 8;
    uint64_t req_p2p_cap_1_control            : 8;
    uint64_t req_p2p_control                  : 16;
    uint64_t p2p_data_secid                   : 16;
    uint64_t p2p_ctl_secid                    : 16;
    uint64_t data_len                         : 8;
    uint64_t ctl_len                          : 8;
    uint64_t max_if_id                        : 8;
    uint64_t r0                               : 8;
    uint64_t smdb                             : 7;
    uint64_t r1                               : 5;
    uint64_t data_reqla                       : 52;
    uint64_t r2                               : 12;
    uint64_t ctl_reqla                        : 52;
    uint64_t vi_63_0                          : 64;
    uint64_t vi_127_64                        : 64;
    uint64_t r3                               : 64;
    uint64_t next_requester_p2p_structure_ptr : 32;
    uint64_t vendor_defined_ptr               : 32;
};

struct genz_component_pa_structure {
    uint64_t type                     : 12;
    uint64_t vers                     : 4;
    uint64_t size                     : 16;
    uint64_t pa_cap_1                 : 32;
    uint64_t pa_cap_1_control         : 32;
    uint64_t ssap_size                : 12;
    uint64_t mcap_size                : 12;
    uint64_t r0                       : 3;
    uint64_t pad_size                 : 5;
    uint64_t pa_size                  : 16;
    uint64_t r1                       : 16;
    uint64_t msap_size                : 28;
    uint64_t r2                       : 4;
    uint64_t msmcap_size              : 28;
    uint64_t r3                       : 4;
    uint64_t pa_ptr                   : 32;
    uint64_t ssap_ptr                 : 32;
    uint64_t msap_ptr                 : 32;
    uint64_t mcap_ptr                 : 32;
    uint64_t msmcap_ptr               : 32;
    uint64_t sec_size                 : 28;
    uint64_t sec_entry_size           : 4;
    uint64_t sec_ptr                  : 32;
    uint64_t r4                       : 64;
    uint64_t r5                       : 32;
    uint64_t wildcard_peer_attr       : 16;
    uint64_t wildcard_access_key      : 6;
    uint64_t w_acreq                  : 2;
    uint64_t w_acrsp                  : 2;
    uint64_t r6                       : 6;
    uint64_t wildcard_certificate_ptr : 32;
    uint64_t wildcard_tik_ptr         : 32;
    uuid_t mse_uuid_63_0;
    uuid_t mse_uuid_127_64;
};

struct genz_component_event_structure {
    uint64_t type                        : 12;
    uint64_t vers                        : 4;
    uint64_t size                        : 16;
    uint64_t c_event_cap_1               : 16;
    uint64_t c_event_control             : 16;
    uint64_t c_event_interrupt_address_0 : 64;
    uint64_t c_event_interrupt_address_1 : 64;
    uint64_t c_event_interrupt_address_2 : 64;
    uint64_t c_event_interrupt_data_0    : 32;
    uint64_t c_event_interrupt_data_1    : 32;
    uint64_t c_event_interrupt_data_2    : 32;
    uint64_t max_event_records           : 16;
    uint64_t r0                          : 16;
    uint64_t event_record_address_0      : 64;
    uint64_t event_record_address_1      : 64;
    uint64_t event_record_address_2      : 64;
    uint64_t last_event_record_0         : 16;
    uint64_t last_event_record_1         : 16;
    uint64_t last_event_record_2         : 16;
    uint64_t r1                          : 16;
    uint64_t event_signal_63_0           : 64;
    uint64_t event_signal_511_448        : 64;
};

struct genz_component_lpd_structure {
    uint64_t type                             : 12;
    uint64_t vers                             : 4;
    uint64_t size                             : 16;
    uint64_t next_component_lpd_structure_ptr : 32;
    uint64_t lpd_cap_1                        : 32;
    uint64_t lpd_cap_1_control                : 32;
    uint64_t default_hcid                     : 12;
    uint64_t default_hsid                     : 16;
    uint64_t r0                               : 20;
    uint64_t lpd_bus_number                   : 8;
    uint64_t function_table_size              : 8;
    uint64_t mmiol_gz_ds_base                 : 64;
    uint64_t mmiol_size                       : 32;
    uint64_t mmiol_pci_ms_base                : 32;
    uint64_t mmioh_gz_ds_base                 : 64;
    uint64_t mmioh_size                       : 64;
    uint64_t mmioh_pci_ms_base                : 64;
    uint64_t mmio_r_key                       : 32;
    uint64_t r1                               : 32;
    uint64_t r2                               : 64;
    uint64_t f_ctl                            : 16;
    uint64_t bdf_table_index                  : 6;
    uint64_t r3                               : 2;
    uint64_t lpd_df_number                    : 8;
    uint64_t function_ptr                     : 32;
    uint64_t function_ro_r_key                : 32;
    uint64_t function_rw_r_key                : 32;
};

struct genz_component_sod_structure {
    uint64_t type              : 12;
    uint64_t vers              : 4;
    uint64_t size              : 16;
    uint64_t sod_cap_1         : 32;
    uint64_t sod_cap_1_control : 32;
    uint64_t ssod_size         : 12;
    uint64_t sode              : 6;
    uint64_t r0                : 14;
    uint64_t msod_size         : 28;
    uint64_t r1                : 4;
    uint64_t ssod_ptr          : 32;
    uint64_t msod_ptr          : 32;
    uint64_t r2                : 32;
    uint64_t r3                : 64;
    uint64_t r4                : 64;
};

struct genz_congestion_management_structure {
    uint64_t type                       : 12;
    uint64_t vers                       : 4;
    uint64_t size                       : 16;
    uint64_t congestion_cap_1           : 16;
    uint64_t congestion_cap_1_control   : 16;
    uint64_t vendor_defined_ptr         : 32;
    uint64_t resource_array_ptr         : 32;
    uint64_t congestion_sampling_window : 32;
    uint64_t packet_generation_delay    : 16;
    uint64_t resource_array_size        : 16;
    uint64_t r0                         : 51;
    uint64_t c_min_index                : 5;
    uint64_t resource_type              : 8;
    uint64_t pidt                       : 32;
};

struct genz_component_rkd_structure {
    uint64_t type                        : 12;
    uint64_t vers                        : 4;
    uint64_t size                        : 16;
    uint64_t rkd_cap_1                   : 16;
    uint64_t rkd_control_1               : 16;
    uint64_t r0                          : 64;
    uint64_t rkd_authorization_63_0      : 64;
    uint64_t rkd_authorization_4095_4032 : 64;
};

struct genz_component_pm_structure {
    uint64_t type                : 12;
    uint64_t vers                : 4;
    uint64_t size                : 16;
    uint64_t pm_cap_1            : 16;
    uint64_t pm_control          : 16;
    uint64_t performance_log_ptr : 32;
    uint64_t r0                  : 32;
};

struct genz_component_atp_structure {
    uint64_t type                             : 12;
    uint64_t vers                             : 4;
    uint64_t size                             : 16;
    uint64_t atp_cap_1                        : 32;
    uint64_t atp_cap_1_control                : 32;
    uint64_t atp_status                       : 32;
    uint64_t stue                             : 5;
    uint64_t r0                               : 35;
    uint64_t failed_reqctxid                  : 24;
    uint64_t outstanding_prg_capacity         : 32;
    uint64_t outstanding_prg_allocation       : 32;
    uint64_t outstanding_prg_request_capacity : 52;
    uint64_t r1                               : 12;
    uint64_t r2                               : 64;
};

struct genz_component_re_table_structure {
    uint64_t type                        : 12;
    uint64_t vers                        : 4;
    uint64_t size                        : 16;
    uint64_t re_table_size               : 32;
    uint64_t re_table_cap_1              : 16;
    uint64_t re_table_cap_1_control      : 16;
    uint64_t re_table_control            : 16;
    uint64_t r0                          : 16;
    uint64_t re_table_ptr                : 48;
    uint64_t re_table_entry_size         : 16;
    uint64_t next_re_table_structure_ptr : 48;
    uint64_t re_table_id                 : 7;
    uint64_t r1                          : 9;
    uuid_t re_uuid_63_0;
    uuid_t re_uuid_127_64;
};

struct genz_component_lph_structure {
    uint64_t type                             : 12;
    uint64_t vers                             : 4;
    uint64_t size                             : 16;
    uint64_t next_component_lph_structure_ptr : 32;
    uint64_t lph_cap_1                        : 32;
    uint64_t lph_cap_1_control                : 32;
    uint64_t default_hcid                     : 12;
    uint64_t default_hsid                     : 16;
    uint64_t r0                               : 20;
    uint64_t lph_pio_rtrs                     : 8;
    uint64_t lph_dma_rtrs                     : 8;
    uint64_t mmiol_gz_ds_base                 : 64;
    uint64_t mmiol_size                       : 32;
    uint64_t mmiol_pci_ms_base                : 32;
    uint64_t mmioh_gz_ds_base                 : 64;
    uint64_t mmioh_size                       : 64;
    uint64_t mmioh_pci_ms_base                : 64;
    uint64_t mmio_r_key                       : 32;
    uint64_t r1                               : 32;
    uint64_t r2                               : 64;
    uint64_t lph_ctl                          : 16;
    uint64_t lph_ecam_size                    : 8;
    uint64_t lph_ecam_bn_offset               : 8;
    uint64_t lph_ecam_ptr                     : 32;
    uint64_t lph_ro_r_key                     : 32;
    uint64_t lph_rw_r_key                     : 32;
    uint64_t lph_rcrb_ptr                     : 32;
    uint64_t r3                               : 32;
    uint64_t r4                               : 64;
};

struct genz_component_page_grid_structure {
    uint64_t type                         : 12;
    uint64_t vers                         : 4;
    uint64_t size                         : 16;
    uint64_t pte_table_sz                 : 32;
    uint64_t pg_zmmu_cap_1                : 32;
    uint64_t pg_zmmu_cap_1_control        : 32;
    uint64_t pg_table_sz                  : 8;
    uint64_t pte_sz                       : 10;
    uint64_t r0                           : 46;
    uint64_t pg_base_ptr                  : 32;
    uint64_t pte_base_ptr                 : 32;
    uint64_t vendor_defined_ptr           : 32;
    uint64_t next_component_page_grid_ptr : 32;
    uint64_t restricted_pg_base_ptr       : 32;
    uint64_t restricted_pte_base_ptr      : 32;
    uint64_t pte_attr_63_0                : 64;
    uint64_t pte_attr_127_64              : 64;
    uint64_t r1                           : 64;
    uint64_t zmmu_supported_page_sizes    : 52;
    uint64_t r2                           : 12;
    uuid_t pg_pte_uuid_63_0;
    uuid_t pg_pte_uuid_127_64;
};

struct genz_component_page_table_structure {
    uint64_t type                          : 12;
    uint64_t vers                          : 4;
    uint64_t size                          : 16;
    uint64_t vendor_defined_ptr            : 32;
    uint64_t pt_zmmu_cap_1                 : 32;
    uint64_t pt_zmmu_cap_1_control         : 32;
    uint64_t pt_length                     : 32;
    uint64_t pte_cache_length              : 32;
    uint64_t pt_ptr                        : 32;
    uint64_t pte_cache_ptr                 : 32;
    uint64_t pte_attr_63_0                 : 64;
    uint64_t pte_attr_127_64               : 64;
    uint64_t r0                            : 32;
    uint64_t next_component_page_table_ptr : 32;
    uint64_t supported_page_sizes          : 52;
    uint64_t pte_sz                        : 10;
    uint64_t r1                            : 2;
    uuid_t pt_pte_uuid_63_0;
    uuid_t pt_pte_uuid_127_64;
};

struct genz_component_interleave_structure {
    uint64_t type                          : 12;
    uint64_t vers                          : 4;
    uint64_t size                          : 16;
    uint64_t next_component_interleave_ptr : 32;
    uint64_t interleave_cap_1              : 32;
    uint64_t interleave_cap_1_control      : 32;
    uuid_t interleave_uuid_63_0;
    uuid_t interleave_uuid_127_64;
    uint64_t interleave_table_ptr          : 32;
    uint64_t max_it_entries                : 16;
    uint64_t it_entry_size                 : 11;
    uint64_t ilte_cids                     : 5;
};

struct genz_component_firmware_structure {
    uint64_t type               : 12;
    uint64_t vers               : 4;
    uint64_t size               : 16;
    uint64_t fw_table_sz        : 8;
    uint64_t fw_uep             : 3;
    uint64_t r0                 : 5;
    uint64_t max_fw_update_time : 16;
    uint64_t fw_table_ptr       : 32;
    uint64_t fw_table_cap_1     : 16;
    uint64_t fw_table_control   : 16;
    uint64_t fw_detect          : 16;
    uint64_t fw_signal_target   : 48;
    uint64_t fw_fault_injection : 16;
    uint64_t r1                 : 48;
};

struct genz_component_sw_management_structure {
    uint64_t type                  : 12;
    uint64_t vers                  : 4;
    uint64_t size                  : 16;
    uint64_t swm_cap_1             : 16;
    uint64_t swm_control_1         : 16;
    uint64_t swm_optype            : 8;
    uint64_t swm_error             : 8;
    uint64_t swm_max_size          : 16;
    uint64_t swm_max_read_size     : 16;
    uint64_t swm_max_write_size    : 16;
    uint64_t swm_read_offset       : 16;
    uint64_t swm_read_len          : 16;
    uint64_t swm_write_offset      : 16;
    uint64_t swm_write_len         : 16;
    uint64_t swm_ptr               : 32;
    uint64_t swm_time              : 16;
    uint64_t swm_status            : 16;
    uint64_t swm_interrupt_address : 64;
    uint64_t swm_interrupt_data    : 32;
    uint64_t swm_cid               : 12;
    uint64_t swm_sid               : 16;
    uint64_t swm_cs                : 2;
    uint64_t r0                    : 2;
    uint64_t r1                    : 64;
    uint64_t r2                    : 64;
};

struct genz_pg_table_and_pte_table {
    uint64_t r0                : 12;
    uint64_t pg_base_address_0 : 52;
    uint64_t pte_table         : 64;
    uint64_t page_size_0       : 7;
    uint64_t res               : 1;
    uint64_t page_count_0      : 24;
    uint64_t base_pte_index_0  : 32;
    uint64_t page_size_n       : 7;
    uint64_t page_count_n      : 24;
    uint64_t base_pte_index_n  : 32;
};

struct genz_restricted_pg_table_and_restricted_pte_table {
    uint64_t r0                : 12;
    uint64_t pg_base_address_0 : 52;
    uint64_t pte_table         : 64;
};

struct genz_event_record {
    uint32_t a            : 1;
    uint32_t vers         : 2;
    uint32_t cv           : 1;
    uint32_t sv           : 1;
    uint32_t gc           : 1;
    uint32_t iv           : 1;
    uint32_t r0           : 1;
    uint32_t event        : 8;
    uint32_t r1           : 4;
    uint32_t interface_id : 12;
    uint32_t scid         : 12;
    uint32_t ssid         : 16;
    uint32_t r2           : 4;
    uint32_t rc_cid       : 12;
    uint32_t rc_sid       : 16;
    uint32_t r3           : 4;
    uint32_t es           : 32;
    uint32_t event_id     : 16;
    uint32_t r4           : 16;
};

struct genz_performance_log_record_0 {
    uint32_t dcid                    : 12;
    uint32_t scid                    : 12;
    uint32_t ocl                     : 5;
    uint32_t opcode_2_0              : 3;
    uint32_t opcode_4_3              : 2;
    uint32_t length                  : 7;
    uint32_t rk                      : 1;
    uint32_t gc                      : 1;
    uint32_t nh                      : 1;
    uint32_t lp                      : 1;
    uint32_t ingress_vc              : 5;
    uint32_t ei                      : 1;
    uint32_t eo                      : 1;
    uint32_t tag                     : 12;
    uint32_t ingress_timestamp_31_0  : 32;
    uint32_t ingress_timestamp_63_32 : 32;
    uint32_t egress_delta_timestamp  : 32;
    uint32_t ingress_interface       : 12;
    uint32_t egress_interface        : 12;
    uint32_t vendor_defined_0        : 8;
};

struct genz_performance_log_record_1 {
    uint32_t dcid                    : 12;
    uint32_t scid                    : 12;
    uint32_t ocl                     : 5;
    uint32_t opcode_2_0              : 3;
    uint32_t opcode_4_3              : 2;
    uint32_t length                  : 7;
    uint32_t rk                      : 1;
    uint32_t gc                      : 1;
    uint32_t nh                      : 1;
    uint32_t lp                      : 1;
    uint32_t ingress_vc              : 5;
    uint32_t ei                      : 1;
    uint32_t eo                      : 1;
    uint32_t tag                     : 12;
    uint32_t timestamp_31_0          : 32;
    uint32_t timestamp_63_32         : 32;
    uint32_t egress_delta_timestamp  : 32;
    uint32_t ingress_interface       : 12;
    uint32_t egress_interface        : 12;
    uint32_t vendor_defined_0        : 8;
    uint32_t ingress_packet_deadline : 10;
    uint32_t vendor_defined_1        : 22;
    uint32_t dsid                    : 16;
    uint32_t ssid                    : 16;
};

struct genz_fw_table {
    uuid_t fw_uuid;
    uint64_t fw_ctl                        : 16;
    uint64_t fw_status                     : 16;
    uint64_t fw_update_success_count       : 16;
    uint64_t fw_update_failure_count       : 16;
    uint64_t fw_immutable_address          : 52;
    uint64_t r0                            : 12;
    uint64_t fw_immutable_length           : 32;
    uint64_t fw_mutable_length             : 32;
    uint64_t fw_mutable_address            : 52;
    uint64_t r1                            : 12;
    uint64_t im_fw_certificate_table_index : 8;
    uint64_t im_fw_certificate_id          : 16;
    uint64_t mu_fw_certificate_table_index : 8;
    uint64_t mu_fw_certificate_id          : 16;
    uint64_t r2                            : 16;
};

struct genz_type_1_interleave_table {
    uint64_t it_entry_0;// FIXME: error invalid literal for int() with base 10: 'UNKNOWN'
    uint64_t v                 : 1;
    uint64_t m                 : 1;
    uint64_t intlv_gran        : 2;
    uint64_t nb_responder_page : 6;
    uint64_t r0                : 2;
    uint64_t nb_intlv_lo_inc   : 3;
    uint64_t r1                : 1;
    uint64_t max_way           : 16;
    uint64_t r2                : 32;
    uint64_t sid               : 16;
    uint64_t cid               : 12;
    uint64_t r3                : 4;
//    uint64_t ...       : 64; //FIXME: name "..." entry
};

struct genz_tr_table {
    uint64_t tr_zmmu       : 32;
    uint64_t tr_rtr        : 32;
    uint64_t tr_dt         : 32;
    uint64_t tr_pa         : 32;
    uint64_t tr_opcode_set : 32;
    uint64_t r0            : 32;
    uint64_t tr_ctl        : 16;
    uint64_t r1            : 48;
    uint64_t tr_max_data   : 64;
    uint64_t tr_rdlat      : 16;
    uint64_t tr_wrlat      : 16;
    uint64_t tr_wrplat     : 16;
    uint64_t tr_rtrft      : 16;
};

struct genz_image_header_0xc86ed8c24bed49bda5143dd11950de9d { //FIXME: name too long.
    uuid_t header_format_uuid_63_0;
    uuid_t header_format_uuid_127_64;
    uuid_t c_uuid_63_0;
    uuid_t c_uuid_127_64;
    uuid_t image_uuid_63_0;
    uuid_t image_uuid_127_64;
    uuid_t authentication_uuid_63_0;
    uuid_t authentication_uuid_127_64;
    uint64_t image_length             : 64;
    uint64_t image_version            : 16;
    uint64_t image_sub_version        : 16;
    uint64_t hd_sz                    : 16;
    uint64_t ek_sz                    : 16;
    uint64_t vdef_sz                  : 16;
    uint64_t name_sz                  : 16;
    uint64_t c_sz                     : 16;
    uint64_t checksum                 : 16;
    uint64_t hash_digest              : 64;
    uint64_t certficate               : 64;
    uint64_t name                     : 64;
    uint64_t encryption_key           : 64;
    uint64_t vdef                     : 64;
};

struct genz_image_table {
    uuid_t image_uuid;
    uint64_t image_ctl                     : 16;
    uint64_t image_status                  : 16;
    uint64_t r0                            : 32;
    uint64_t image_address                 : 64;
    uint64_t image_size                    : 64;
    uint64_t image_certificate_table_index : 16;
    uint64_t image_certificate_id          : 16;
    uint64_t r1                            : 32;
};

struct genz_service_uuid_table {
    uuid_t service_uuid_0_63_0;
    uuid_t service_uuid_0_127_64;
    uint64_t si_ds_base          : 52;
    uint64_t r0                  : 12;
    uint64_t si_ds_length        : 52;
    uint64_t r1                  : 12;
    uint64_t si_cs_base          : 40;
    uint64_t r2                  : 24;
    uint64_t si_cs_length        : 40;
    uint64_t r3                  : 24;
//    uint64_t ...       : 64; //FIXME: name "..." entry
};

struct genz_resource_table {
    uint32_t r_min_index : 5;
//    uint32_t ...       : 27; //FIXME: name "..." entry
};

struct genz_c_cert_table {
    uint64_t component_certificate_ptr : 32;
};

struct genz_certificate_table {
    uint64_t certificate_size : 16;
    uint64_t max_certificates : 16;
    uint64_t r0               : 28;
    uint64_t max_srsz         : 4;
    uuid_t certificate_uuid;
    uint64_t certificate      : 64;
};

struct genz_tik_table {
    uint64_t tik_hash_id       : 6;
    uint64_t tik_size          : 4;
    uint64_t r0                : 22;
    uint64_t sequence_number_0 : 32;
    uint64_t tik_0             : 64;
    uint64_t tik_n             : 64;
};

struct genz_unreliable_multicast_table_entry_row { //FIXME: empty struct.

};

struct genz_reliable_multicast_table_entry_row { //FIXME: empty struct.

};

struct genz_reliable_multicast_responder_table {
    uint32_t scv     : 2;
    uint32_t r0      : 2;
    uint32_t rsp_cid : 12;
    uint32_t rsp_sid : 16;
};

struct genz_unreliable_multicast_table { //FIXME: empty struct.
//    uint0_t mgid_0_f_gmigd_0; //FIXME: 0 bits.
//    uint0_t u_pad_em_vc_v; //FIXME: 0 bits.
};

struct genz_reliable_multicast_table { //FIXME: empty struct.
//    uint0_t mgid_0_f_gmigd_0; //FIXME: 0 bits.
//    uint0_t rsp_ptr_r_pad_em_mti_role_vc_v; //FIXME: 0 bits.
};

struct genz_core_lpd_bdf_table {
    uint64_t bdf : 16;
};

struct genz_opcode_set_table {
    uint64_t set_id                                : 3;
    uint64_t r0                                    : 13;
    uint64_t opcode_set_id_control_1               : 16;
    uint64_t next_opcode_set_ptr                   : 32;
    uint64_t r1                                    : 64;
    uint64_t supported_core_64_opcode_set          : 64;
    uint64_t enabled_core_64_opcode_set            : 64;
    uint64_t supported_control_opcode_set          : 64;
    uint64_t enabled_control_opcode_set            : 64;
    uint64_t supported_p2p_64_opcode_set           : 64;
    uint64_t enabled_p2p_64_opcode_set             : 64;
    uint64_t supported_atomic_1_opcode_set         : 64;
    uint64_t enabled_atomic_1_opcode_set           : 64;
    uint64_t supported_ldm_1_opcode_set            : 64;
    uint64_t enabled_ldm_1_opcode_set              : 64;
    uint64_t supported_advanced_1_opcode_set       : 64;
    uint64_t enabled_advanced_1_opcode_set         : 64;
    uint64_t supported_opclass_0x5_opcode_set      : 64;
    uint64_t enabled_opclass_0x5_opcode_set        : 64;
    uint64_t supported_opclass_0x14_opcode_set     : 64;
    uint64_t enabled_opclass_0x14_opcode_set       : 64;
    uint64_t supported_context_id_opcode_set       : 64;
    uint64_t enabled_context_id_opcode_set         : 64;
    uint64_t supported_multicast_opcode_set        : 64;
    uint64_t enabled_multicast_opcode_set          : 64;
    uint64_t supported_sod_opcode_set              : 64;
    uint64_t enabled_sod_opcode_set                : 64;
    uint64_t supported_multi_op_request_sub_op_set : 64;
    uint64_t enabled_multi_op_request_sub_op_set   : 64;
    uint64_t supported_read_multi_op_set           : 32;
    uint64_t enabled_read_multi_op_set             : 32;
    uint64_t r2                                    : 64;
};

struct genz_opcode_set_uuid_table {
    uint64_t supported_p2p_vendor_defined_set      : 64;
    uint64_t enabled_p2p_vendor_defined_set        : 64;
    uint64_t supported_vdo_opcode_set_1            : 64;
    uint64_t enabled_vdo_opcode_set_1              : 64;
    uint64_t supported_vdo_opcode_set_8            : 64;
    uint64_t enabled_vdo_opcode_set_8              : 64;
    uint64_t supported_p2p_64_subop_request_set_1  : 64; //NOTE: splitted bit
    uint64_t supported_p2p_64_subop_request_set_2  : 64; //NOTE: splitted bit
    uint64_t enabled_p2p_64_subop_request_set_1    : 64; //NOTE: splitted bit
    uint64_t enabled_p2p_64_subop_request_set_2    : 64; //NOTE: splitted bit
    uint64_t supported_p2p_64_subop_response_set_1 : 64; //NOTE: splitted bit
    uint64_t supported_p2p_64_subop_response_set_2 : 64; //NOTE: splitted bit
    uint64_t enabled_p2p_64_subop_response_set_1   : 64; //NOTE: splitted bit
    uint64_t enabled_p2p_64_subop_response_set_2   : 64; //NOTE: splitted bit
    uuid_t pm_uuid_1;
    uuid_t pm_uuid_2;
    uuid_t vdo_uuid_1_1;
    uuid_t vdo_uuid_1_2;
    uuid_t vdo_uuid_8_1;
    uuid_t vdo_uuid_8_2;
};

struct genz_component_error_elog_entry {
    uint64_t vers                 : 2;
    uint64_t error_code           : 7;
    uint64_t log_type             : 4;
    uint64_t r0                   : 19;
    uint64_t error_specific_3_0   : 32;
    uint64_t error_specific_11_4  : 64;
    uint64_t error_specific_19_12 : 64;
    uint64_t error_specific_27_20 : 64;
};

struct genz_interface_error_elog_entry {
    uint64_t vers                 : 2;
    uint64_t error_code           : 7;
    uint64_t log_type             : 4;
    uint64_t root_cause           : 7;
    uint64_t interface_id         : 12;
    uint64_t error_specific_3_0   : 32;
    uint64_t error_specific_11_4  : 64;
    uint64_t error_specific_19_12 : 64;
    uint64_t error_specific_27_20 : 64;
};

struct genz_elog_table {
    uint64_t elog_size     : 16;
    uint64_t r0            : 16;
    uint64_t next_elog_ptr : 32;
    uint64_t elog          : 64;
};

struct genz_ssdt_msdt_table_entry_row { //FIXME: empty struct.

};

struct genz_response_interface_table { //FIXME: empty struct.
//    uint0_t eim; //FIXME: 0 bits.
//    uint0_t ...; //FIXME: 0 bits.
};

struct genz_ssdt_msdt_table { //FIXME: empty struct.

};

struct genz_requester_vcat_table { //FIXME: empty struct.
//    uint0_t th_vcm; //FIXME: 0 bits.
//    uint0_t ...; //FIXME: 0 bits.
//    uint0_t vc_0; //FIXME: 0 bits.
};

struct genz_responder_vcat_table { //FIXME: empty struct.
//    uint0_t th_vcm; //FIXME: 0 bits.
//    uint0_t ...; //FIXME: 0 bits.
//    uint0_t vc_0; //FIXME: 0 bits.
};

struct genz_lprt_mprt_table { //FIXME: empty struct.
//    uint0_t dcid_0_dsid_0; //FIXME: 0 bits.
//    uint0_t ei_vca_hc_v; //FIXME: 0 bits.
//    uint0_t ...; //FIXME: 0 bits.
//    uint0_t mhc; //FIXME: 0 bits.
};

struct genz_lprt_route_entry_row { //FIXME: empty struct.

};

struct genz_mcprt_msmcptr_row { //FIXME: empty struct.

};

struct genz_mvcat {
    uint32_t mvcm : 32;
};

struct genz_route_control_table {
    uint32_t rc_cap_1                         : 16;
    uint32_t r0                               : 9;
    uint32_t dhc                              : 7;
    uint32_t requester_simultaneous_tables_st : 16;
    uint32_t r1                               : 16;
    uint32_t requester_local_table_first_ltf  : 16;
    uint32_t r2                               : 16;
    uint32_t requester_threshold_enable_te    : 16;
    uint32_t r3                               : 16;
    uint32_t responder_simultaneous_tables_st : 32;
    uint32_t responder_local_table_first_ltf  : 32;
    uint32_t responder_threshold_enable_te    : 32;
    uint32_t relay_simultaneous_tables_st     : 32;
    uint32_t relay_local_table_first_ltf      : 32;
    uint32_t relay_threshold_enable_te        : 32;
    uint32_t r4                               : 32;
    uint32_t r5                               : 32;
};

struct genz_mcprt_msmcprt_table { //FIXME: empty struct.
//    uint0_t mvca_v; //FIXME: 0 bits.
//    uint0_t ...; //FIXME: 0 bits.
//    uint0_t mgid_0_f_gmgid_0; //FIXME: 0 bits.
};

struct genz_peer_attr_table {
    uint16_t peer_attr : 16;
};

struct genz_sec_table {
    uint32_t certificate_ptr : 32;
    uint32_t tik_ptr         : 32;
};

struct genz_ssap_mcap_msap_and_msmcap_table { //FIXME: empty struct.
//    uint0_t pad; //FIXME: 0 bits.
//    uint0_t acrsp; //FIXME: 0 bits.
//    uint0_t acreq; //FIXME: 0 bits.
//    uint0_t sec_index; //FIXME: 0 bits.
//    uint0_t akey; //FIXME: 0 bits.
//    uint0_t pa_index; //FIXME: 0 bits.
//    uint0_t cid_0; //FIXME: 0 bits.
//    uint0_t mgid_0; //FIXME: 0 bits.
//    uint0_t f_cid; //FIXME: 0 bits.
//    uint0_t f_gmgid; //FIXME: 0 bits.
};

struct genz_c_access_r_key_table {
    uint64_t c_access_ro_r_key : 32;
    uint64_t c_access_rw_r_key : 32;
};

struct genz_c_access_l_p2p_table {
    uint64_t l_ac   : 3;
    uint64_t p2p_ac : 3;
    uint64_t r0     : 2;
//    uint64_t ...       : 48; //FIXME: name "..." entry
};

struct genz_backup_mgmt_table {
    uint64_t component_backup_cap_1                : 64;
    uint64_t component_backup_cap_1_control        : 64;
    uint64_t component_backup_status_1             : 32;
    uint64_t component_backup_control_1            : 32;
    uint64_t component_backup_fault_injection_1    : 64;
    uint64_t component_backup_fault_injection_2    : 64;
    uint64_t min_lps_wear_threshold                : 7;
    uint64_t lps_wear_threshold                    : 7;
    uint64_t lps_low_thermal_threshold             : 11;
    uint64_t lps_upper_thermal_threshold           : 11;
    uint64_t lps_temp                              : 11;
    uint64_t auto_lps_tps_assessment               : 8;
    uint64_t r0                                    : 9;
    uint64_t lps_operational_time                  : 16;
    uint64_t power_cycle_count                     : 16;
    uint64_t lps_tps_backup_power                  : 16;
    uint64_t max_lps_charge_power                  : 16;
    uint64_t max_lps_charge_time                   : 16;
    uint64_t post_backup_idle_power                : 16;
    uint64_t min_lps_tps_voltage                   : 16;
    uint64_t max_lps_tps_voltage                   : 16;
    uint64_t max_backup_time                       : 16;
    uint64_t max_erase_time                        : 16;
    uint64_t max_restore_time                      : 16;
    uint64_t max_arm_time                          : 16;
    uint64_t max_backup_nvm_init_time              : 16;
    uint64_t max_abort_time                        : 16;
    uint64_t backup_duration                       : 16;
    uint64_t restore_duration                      : 16;
    uint64_t erase_duration                        : 16;
    uint64_t arm_duration                          : 16;
    uint64_t backup_success_count                  : 16;
    uint64_t backup_failure_count                  : 16;
    uint64_t restore_success_count                 : 16;
    uint64_t restore_failure_count                 : 16;
    uint64_t erase_success_count                   : 16;
    uint64_t erase_failure_count                   : 16;
    uint64_t arm_success_count                     : 16;
    uint64_t arm_failure_count                     : 16;
    uint64_t r1                                    : 22;
    uint64_t da_range                              : 6;
    uint64_t da_sz                                 : 4;
    uint64_t pm_backup_table_ptr                   : 32;
    uint64_t sm_backup_table_ptr                   : 32;
    uint64_t component_backup_supported_hash       : 32;
    uint64_t component_backup_supported_encryption : 32;
    uint64_t r2                                    : 64;
};

struct genz_pm_backup_table {
    uint64_t pm_backup_table_sz           : 16;
    uint64_t vers                         : 4;
    uint64_t r0                           : 44;
    uint64_t pm_backup_status             : 64;
    uint64_t pm_backup_control            : 32;
    uint64_t sm_r_key                     : 32;
    uint64_t pm_image_address             : 64;
    uint64_t pm_image_length              : 64;
    uint64_t sm_image_address             : 64;
    uint64_t sm_image_length              : 64;
    uint64_t p2p_iface                    : 4;
    uint64_t sm_cid                       : 12;
    uint64_t sm_sid                       : 16;
    uint64_t tc                           : 5;
    uint64_t r1                           : 27;
    uint64_t hash_certificate_table_index : 8;
    uint64_t hash_certificate_id          : 16;
    uint64_t pm_hash_id                   : 6;
    uint64_t r2                           : 4;
    uint64_t enc_certificate_table_index  : 8;
    uint64_t enc_certificate_id           : 16;
    uint64_t pm_enc_id                    : 6;
};

struct genz_sm_backup_table {
    uint64_t sm_backup_table_sz : 16;
    uint64_t vers               : 4;
    uint64_t r0                 : 44;
    uint64_t sm_backup_status   : 64;
    uint64_t sm_backup_control  : 32;
    uint64_t sm_r_key           : 32;
    uint64_t pm_image_address   : 64;
    uint64_t sm_image_address   : 64;
    uint64_t sm_image_length    : 64;
    uint64_t p2p_iface          : 4;
    uint64_t pm_cid             : 12;
    uint64_t pm_sid             : 16;
    uint64_t r1                 : 32;
};

struct genz_media_log_entry {
    uint32_t log_type  : 4;
    uint32_t r0        : 4;
    uint32_t log_event : 8;
    uint32_t ri        : 16;
    uint32_t ls_31_0   : 32;
    uint32_t ls_63_32  : 32;
    uint32_t ls_95_64  : 32;
};

struct genz_oem_data_field {
    uint64_t oem_data_size                       : 16;
    uint64_t aggregate_uncorrectable_error_count : 24;
    uint64_t aggregate_correctable_error_count   : 24;
    uint64_t oem_status                          : 32;
    uint64_t backup_fail_count                   : 16;
    uint64_t r0                                  : 16;
    uuid_t oem_data_uuid_63_0;
    uuid_t oem_data_uuid_127_64;
    uint64_t oem_data                            : 64;
};

struct genz_label_data_field {
    uint64_t label_data_size : 24;
    uint64_t label_data      : 64;
};

struct genz_packet_relay_access_key_interface_structure_fields_optional { //FIXME: name too long.
    uint64_t vcat_ptr                          : 32;
    uint64_t lprt_ptr                          : 32;
    uint64_t mprt_ptr                          : 32;
    uint64_t r0                                : 32;
    uint64_t interface_ingress_access_key_mask : 64;
    uint64_t interface_egress_access_key_mask  : 64;
};

struct genz_ssod_table { //FIXME: empty struct.
//    uint0_t dsodid; //FIXME: 0 bits.
//    uint0_t sv; //FIXME: 0 bits.
//    uint0_t seckeyid; //FIXME: 0 bits.
//    uint0_t v; //FIXME: 0 bits.
//    uint0_t ...; //FIXME: 0 bits.
//    uint0_t dcid_0; //FIXME: 0 bits.
};

struct genz_msod_table { //FIXME: empty struct.
//    uint0_t dsodid; //FIXME: 0 bits.
//    uint0_t sv; //FIXME: 0 bits.
//    uint0_t seckeyid; //FIXME: 0 bits.
//    uint0_t v; //FIXME: 0 bits.
//    uint0_t ...; //FIXME: 0 bits.
//    uint0_t f_cid; //FIXME: 0 bits.
};

struct genz_re_table {
    uint64_t re_size : 16;
    uint64_t re_0    : 48;
    uint64_t re_n    : 48;
};


union genz_control_structure {

    struct genz_core_structure genz_core_structure_ptr;
    struct genz_opcode_set_structure genz_opcode_set_structure_ptr;
    struct genz_interface_structure genz_interface_structure_ptr;
    struct genz_interface_phy_structure genz_interface_phy_structure_ptr;
    struct genz_interface_statistics_structure genz_interface_statistics_structure_ptr;
    struct genz_component_error_and_signal_event_structure genz_component_error_and_signal_event_structure_ptr;
    struct genz_component_media_structure genz_component_media_structure_ptr;
    struct genz_component_switch_structure genz_component_switch_structure_ptr;
    struct genz_component_statistics_structure genz_component_statistics_structure_ptr;
    struct genz_component_extension_structure genz_component_extension_structure_ptr;
    struct genz_vendor_defined_structure genz_vendor_defined_structure_ptr;
    struct genz_vendor_defined_with_uuid_structure genz_vendor_defined_with_uuid_structure_ptr;
    struct genz_component_multicast_structure genz_component_multicast_structure_ptr;
    struct genz_component_security_structure genz_component_security_structure_ptr;
    struct genz_component_tr_structure genz_component_tr_structure_ptr;
    struct genz_component_image_structure genz_component_image_structure_ptr;
    struct genz_component_precision_time_structure genz_component_precision_time_structure_ptr;
    struct genz_component_mechanical_structure genz_component_mechanical_structure_ptr;
    struct genz_component_destination_table_structure genz_component_destination_table_structure_ptr;
    struct genz_service_uuid_structure genz_service_uuid_structure_ptr;
    struct genz_component_c_access_structure genz_component_c_access_structure_ptr;
    struct genz_requester_p2p_structure genz_requester_p2p_structure_ptr;
    struct genz_component_pa_structure genz_component_pa_structure_ptr;
    struct genz_component_event_structure genz_component_event_structure_ptr;
    struct genz_component_lpd_structure genz_component_lpd_structure_ptr;
    struct genz_component_sod_structure genz_component_sod_structure_ptr;
    struct genz_congestion_management_structure genz_congestion_management_structure_ptr;
    struct genz_component_rkd_structure genz_component_rkd_structure_ptr;
    struct genz_component_pm_structure genz_component_pm_structure_ptr;
    struct genz_component_atp_structure genz_component_atp_structure_ptr;
    struct genz_component_re_table_structure genz_component_re_table_structure_ptr;
    struct genz_component_lph_structure genz_component_lph_structure_ptr;
    struct genz_component_page_grid_structure genz_component_page_grid_structure_ptr;
    struct genz_component_page_table_structure genz_component_page_table_structure_ptr;
    struct genz_component_interleave_structure genz_component_interleave_structure_ptr;
    struct genz_component_firmware_structure genz_component_firmware_structure_ptr;
    struct genz_component_sw_management_structure genz_component_sw_management_structure_ptr;
    struct genz_pg_table_and_pte_table genz_pg_table_and_pte_table_ptr;
    struct genz_restricted_pg_table_and_restricted_pte_table genz_restricted_pg_table_and_restricted_pte_table_ptr;
    struct genz_event_record genz_event_record_ptr;
    struct genz_performance_log_record_0 genz_performance_log_record_0_ptr;
    struct genz_performance_log_record_1 genz_performance_log_record_1_ptr;
    struct genz_fw_table genz_fw_table_ptr;
    struct genz_type_1_interleave_table genz_type_1_interleave_table_ptr;
    struct genz_tr_table genz_tr_table_ptr;
    struct genz_image_header_0xc86ed8c24bed49bda5143dd11950de9d genz_image_header_0xc86ed8c24bed49bda5143dd11950de9d_ptr;
    struct genz_image_table genz_image_table_ptr;
    struct genz_service_uuid_table genz_service_uuid_table_ptr;
    struct genz_resource_table genz_resource_table_ptr;
    struct genz_c_cert_table genz_c_cert_table_ptr;
    struct genz_certificate_table genz_certificate_table_ptr;
    struct genz_tik_table genz_tik_table_ptr;
    struct genz_unreliable_multicast_table_entry_row genz_unreliable_multicast_table_entry_row_ptr;
    struct genz_reliable_multicast_table_entry_row genz_reliable_multicast_table_entry_row_ptr;
    struct genz_reliable_multicast_responder_table genz_reliable_multicast_responder_table_ptr;
    struct genz_unreliable_multicast_table genz_unreliable_multicast_table_ptr;
    struct genz_reliable_multicast_table genz_reliable_multicast_table_ptr;
    struct genz_core_lpd_bdf_table genz_core_lpd_bdf_table_ptr;
    struct genz_opcode_set_table genz_opcode_set_table_ptr;
    struct genz_opcode_set_uuid_table genz_opcode_set_uuid_table_ptr;
    struct genz_component_error_elog_entry genz_component_error_elog_entry_ptr;
    struct genz_interface_error_elog_entry genz_interface_error_elog_entry_ptr;
    struct genz_elog_table genz_elog_table_ptr;
    struct genz_ssdt_msdt_table_entry_row genz_ssdt_msdt_table_entry_row_ptr;
    struct genz_response_interface_table genz_response_interface_table_ptr;
    struct genz_ssdt_msdt_table genz_ssdt_msdt_table_ptr;
    struct genz_requester_vcat_table genz_requester_vcat_table_ptr;
    struct genz_responder_vcat_table genz_responder_vcat_table_ptr;
    struct genz_lprt_mprt_table genz_lprt_mprt_table_ptr;
    struct genz_lprt_route_entry_row genz_lprt_route_entry_row_ptr;
    struct genz_mcprt_msmcptr_row genz_mcprt_msmcptr_row_ptr;
    struct genz_mvcat genz_mvcat_ptr;
    struct genz_route_control_table genz_route_control_table_ptr;
    struct genz_mcprt_msmcprt_table genz_mcprt_msmcprt_table_ptr;
    struct genz_peer_attr_table genz_peer_attr_table_ptr;
    struct genz_sec_table genz_sec_table_ptr;
    struct genz_ssap_mcap_msap_and_msmcap_table genz_ssap_mcap_msap_and_msmcap_table_ptr;
    struct genz_c_access_r_key_table genz_c_access_r_key_table_ptr;
    struct genz_c_access_l_p2p_table genz_c_access_l_p2p_table_ptr;
    struct genz_backup_mgmt_table genz_backup_mgmt_table_ptr;
    struct genz_pm_backup_table genz_pm_backup_table_ptr;
    struct genz_sm_backup_table genz_sm_backup_table_ptr;
    struct genz_media_log_entry genz_media_log_entry_ptr;
    struct genz_oem_data_field genz_oem_data_field_ptr;
    struct genz_label_data_field genz_label_data_field_ptr;
    struct genz_packet_relay_access_key_interface_structure_fields_optional genz_packet_relay_access_key_interface_structure_fields_optional_ptr;
    struct genz_ssod_table genz_ssod_table_ptr;
    struct genz_msod_table genz_msod_table_ptr;
    struct genz_re_table genz_re_table_ptr;
};

extern size_t genz_c_access_r_key_size(struct genz_control_info *ci);
#endif
