// Seed: 4282749946
module module_0 #(
    parameter id_5 = 32'd92
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire [-1  -  1 : 1] _id_5;
  wire [id_5 : -1] id_6;
  wire id_7;
  wire [1 : 1  ==  id_5] id_8;
  wire id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd27
) (
    input wand id_0,
    output wand id_1,
    output wor id_2,
    inout tri0 _id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output tri id_9,
    input wand id_10,
    output wor id_11
);
  logic [id_3  -  -1 : 1 'b0 != ""] id_13;
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14
  );
  assign id_13 = -1;
endmodule
