
*** Running vivado
    with args -log design_2_axis_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axis_fifo_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_axis_fifo_0_1.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top design_2_axis_fifo_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axis_fifo_0_1_1/design_2_axis_fifo_0_1.xci

INFO: [IP_Flow 19-2162] IP 'design_2_axis_fifo_0_1' is locked:
* IP definition 'axis_fifo_v1.0 (1.0)' for IP 'design_2_axis_fifo_0_1' (customized with software release 2017.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
ERROR: [Runs 36-287] File does not exist or is not accessible:'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 174304 
ERROR: [Synth 8-1769] cannot open verilog file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v
Failed to read verilog 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun May  6 16:47:54 2018...

*** Running vivado
    with args -log design_2_axis_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axis_fifo_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_axis_fifo_0_1.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top design_2_axis_fifo_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axis_fifo_0_1_1/design_2_axis_fifo_0_1.xci

INFO: [IP_Flow 19-2162] IP 'design_2_axis_fifo_0_1' is locked:
* IP definition 'axis_fifo_v1.0 (1.0)' for IP 'design_2_axis_fifo_0_1' (customized with software release 2017.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
ERROR: [Runs 36-287] File does not exist or is not accessible:'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 173524 
ERROR: [Synth 8-1769] cannot open verilog file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v
Failed to read verilog 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun May  6 16:58:42 2018...

*** Running vivado
    with args -log design_2_axis_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axis_fifo_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_axis_fifo_0_1.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top design_2_axis_fifo_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axis_fifo_0_1_1/design_2_axis_fifo_0_1.xci

INFO: [IP_Flow 19-2162] IP 'design_2_axis_fifo_0_1' is locked:
* IP definition 'axis_fifo_v1.0 (1.0)' for IP 'design_2_axis_fifo_0_1' (customized with software release 2017.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
ERROR: [Runs 36-287] File does not exist or is not accessible:'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 177656 
ERROR: [Synth 8-1769] cannot open verilog file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v
Failed to read verilog 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun May  6 17:06:47 2018...

*** Running vivado
    with args -log design_2_axis_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axis_fifo_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_axis_fifo_0_1.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top design_2_axis_fifo_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axis_fifo_0_1_1/design_2_axis_fifo_0_1.xci

INFO: [IP_Flow 19-2162] IP 'design_2_axis_fifo_0_1' is locked:
* IP definition 'axis_fifo_v1.0 (1.0)' for IP 'design_2_axis_fifo_0_1' (customized with software release 2017.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
ERROR: [Runs 36-287] File does not exist or is not accessible:'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 177624 
ERROR: [Synth 8-1769] cannot open verilog file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v
Failed to read verilog 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun May  6 17:09:05 2018...

*** Running vivado
    with args -log design_2_axis_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axis_fifo_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_axis_fifo_0_1.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top design_2_axis_fifo_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axis_fifo_0_1_1/design_2_axis_fifo_0_1.xci

INFO: [IP_Flow 19-2162] IP 'design_2_axis_fifo_0_1' is locked:
* IP definition 'axis_fifo_v1.0 (1.0)' for IP 'design_2_axis_fifo_0_1' (customized with software release 2017.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
ERROR: [Runs 36-287] File does not exist or is not accessible:'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 176684 
ERROR: [Synth 8-1769] cannot open verilog file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v
Failed to read verilog 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun May  6 17:18:52 2018...

*** Running vivado
    with args -log design_2_axis_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axis_fifo_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_axis_fifo_0_1.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top design_2_axis_fifo_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axis_fifo_0_1_1/design_2_axis_fifo_0_1.xci

INFO: [IP_Flow 19-2162] IP 'design_2_axis_fifo_0_1' is locked:
* IP definition 'axis_fifo_v1.0 (1.0)' for IP 'design_2_axis_fifo_0_1' (customized with software release 2017.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
ERROR: [Runs 36-287] File does not exist or is not accessible:'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 176168 
ERROR: [Synth 8-1769] cannot open verilog file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v
Failed to read verilog 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/cc41/hdl/axis_fifo_v1_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun May  6 17:26:20 2018...
