INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/circuit_simulation_project/circuit_simulation_project.srcs/sources_1/new/sinus_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sinus_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/circuit_simulation_project/circuit_simulation_project.srcs/sources_1/new/Circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/circuit_simulation_project/circuit_simulation_project.ip_user_files/bd/design_1/ip/design_1_sinus_gen_0_0/sim/design_1_sinus_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sinus_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/circuit_simulation_project/circuit_simulation_project.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/circuit_simulation_project/circuit_simulation_project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/circuit_simulation_project/circuit_simulation_project.ip_user_files/bd/design_1/ip/design_1_Circuit_0_0/sim/design_1_Circuit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Circuit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/TESTING PROJECTS/circuit_simulation_project/circuit_simulation_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
