INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Lab_3_Part3/Lab_3_Part3.srcs/sources_1/new/BCD_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Lab_3_Part3/Lab_3_Part3.srcs/sim_1/new/tb_BCD_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BCD_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Lab_3_Part3/Lab_3_Part3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
