# 32-bit 5 Stage Pipelined RISC Processor

This project implements a 32-bit 5-stage pipelined RISC processor in Verilog.

Pipeline Stages:

1. IF - Instruction Fetch
2. ID - Instruction Decode
3. EX - Execute
4. MEM - Memory Access
5. WB - Write Back

Modules:

- Program Counter
- Instruction Memory
- Register File
- ALU
- Data Memory
- Pipeline Registers

Files:

design.sv → Processor Design  
testbench.sv → Simulation Testbench

Author:
Samarth Tuppad
