!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ACR	inc/lpc18xx.h	/^  __IO uint32_t ACR;                        \/*!< (@ 0x40082020) Auto-baud Control Register. Contains controls for the auto-baud feature. *\/$/;"	m	struct:__anon62
ACR	inc/lpc18xx.h	/^  __IO uint32_t ACR;                        \/*!< (@ 0x400xx020) Auto-baud Control Register. Contains controls for the auto-baud feature. *\/$/;"	m	struct:__anon58
ACTLR	inc/core_cm3.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon93
ADC0_CR_BURST_Msk	inc/lpc18xx.h	26259;"	d
ADC0_CR_BURST_Pos	inc/lpc18xx.h	26258;"	d
ADC0_CR_CLKDIV_Msk	inc/lpc18xx.h	26257;"	d
ADC0_CR_CLKDIV_Pos	inc/lpc18xx.h	26256;"	d
ADC0_CR_CLKS_Msk	inc/lpc18xx.h	26261;"	d
ADC0_CR_CLKS_Pos	inc/lpc18xx.h	26260;"	d
ADC0_CR_EDGE_Msk	inc/lpc18xx.h	26267;"	d
ADC0_CR_EDGE_Pos	inc/lpc18xx.h	26266;"	d
ADC0_CR_PDN_Msk	inc/lpc18xx.h	26263;"	d
ADC0_CR_PDN_Pos	inc/lpc18xx.h	26262;"	d
ADC0_CR_SEL_Msk	inc/lpc18xx.h	26255;"	d
ADC0_CR_SEL_Pos	inc/lpc18xx.h	26254;"	d
ADC0_CR_START_Msk	inc/lpc18xx.h	26265;"	d
ADC0_CR_START_Pos	inc/lpc18xx.h	26264;"	d
ADC0_DR0_DONE_Msk	inc/lpc18xx.h	26291;"	d
ADC0_DR0_DONE_Pos	inc/lpc18xx.h	26290;"	d
ADC0_DR0_OVERRUN_Msk	inc/lpc18xx.h	26289;"	d
ADC0_DR0_OVERRUN_Pos	inc/lpc18xx.h	26288;"	d
ADC0_DR0_V_VREF_Msk	inc/lpc18xx.h	26287;"	d
ADC0_DR0_V_VREF_Pos	inc/lpc18xx.h	26286;"	d
ADC0_DR1_DONE_Msk	inc/lpc18xx.h	26299;"	d
ADC0_DR1_DONE_Pos	inc/lpc18xx.h	26298;"	d
ADC0_DR1_OVERRUN_Msk	inc/lpc18xx.h	26297;"	d
ADC0_DR1_OVERRUN_Pos	inc/lpc18xx.h	26296;"	d
ADC0_DR1_V_VREF_Msk	inc/lpc18xx.h	26295;"	d
ADC0_DR1_V_VREF_Pos	inc/lpc18xx.h	26294;"	d
ADC0_DR2_DONE_Msk	inc/lpc18xx.h	26307;"	d
ADC0_DR2_DONE_Pos	inc/lpc18xx.h	26306;"	d
ADC0_DR2_OVERRUN_Msk	inc/lpc18xx.h	26305;"	d
ADC0_DR2_OVERRUN_Pos	inc/lpc18xx.h	26304;"	d
ADC0_DR2_V_VREF_Msk	inc/lpc18xx.h	26303;"	d
ADC0_DR2_V_VREF_Pos	inc/lpc18xx.h	26302;"	d
ADC0_DR3_DONE_Msk	inc/lpc18xx.h	26315;"	d
ADC0_DR3_DONE_Pos	inc/lpc18xx.h	26314;"	d
ADC0_DR3_OVERRUN_Msk	inc/lpc18xx.h	26313;"	d
ADC0_DR3_OVERRUN_Pos	inc/lpc18xx.h	26312;"	d
ADC0_DR3_V_VREF_Msk	inc/lpc18xx.h	26311;"	d
ADC0_DR3_V_VREF_Pos	inc/lpc18xx.h	26310;"	d
ADC0_DR4_DONE_Msk	inc/lpc18xx.h	26323;"	d
ADC0_DR4_DONE_Pos	inc/lpc18xx.h	26322;"	d
ADC0_DR4_OVERRUN_Msk	inc/lpc18xx.h	26321;"	d
ADC0_DR4_OVERRUN_Pos	inc/lpc18xx.h	26320;"	d
ADC0_DR4_V_VREF_Msk	inc/lpc18xx.h	26319;"	d
ADC0_DR4_V_VREF_Pos	inc/lpc18xx.h	26318;"	d
ADC0_DR5_DONE_Msk	inc/lpc18xx.h	26331;"	d
ADC0_DR5_DONE_Pos	inc/lpc18xx.h	26330;"	d
ADC0_DR5_OVERRUN_Msk	inc/lpc18xx.h	26329;"	d
ADC0_DR5_OVERRUN_Pos	inc/lpc18xx.h	26328;"	d
ADC0_DR5_V_VREF_Msk	inc/lpc18xx.h	26327;"	d
ADC0_DR5_V_VREF_Pos	inc/lpc18xx.h	26326;"	d
ADC0_DR6_DONE_Msk	inc/lpc18xx.h	26339;"	d
ADC0_DR6_DONE_Pos	inc/lpc18xx.h	26338;"	d
ADC0_DR6_OVERRUN_Msk	inc/lpc18xx.h	26337;"	d
ADC0_DR6_OVERRUN_Pos	inc/lpc18xx.h	26336;"	d
ADC0_DR6_V_VREF_Msk	inc/lpc18xx.h	26335;"	d
ADC0_DR6_V_VREF_Pos	inc/lpc18xx.h	26334;"	d
ADC0_DR7_DONE_Msk	inc/lpc18xx.h	26347;"	d
ADC0_DR7_DONE_Pos	inc/lpc18xx.h	26346;"	d
ADC0_DR7_OVERRUN_Msk	inc/lpc18xx.h	26345;"	d
ADC0_DR7_OVERRUN_Pos	inc/lpc18xx.h	26344;"	d
ADC0_DR7_V_VREF_Msk	inc/lpc18xx.h	26343;"	d
ADC0_DR7_V_VREF_Pos	inc/lpc18xx.h	26342;"	d
ADC0_GDR_CHN_Msk	inc/lpc18xx.h	26273;"	d
ADC0_GDR_CHN_Pos	inc/lpc18xx.h	26272;"	d
ADC0_GDR_DONE_Msk	inc/lpc18xx.h	26277;"	d
ADC0_GDR_DONE_Pos	inc/lpc18xx.h	26276;"	d
ADC0_GDR_OVERRUN_Msk	inc/lpc18xx.h	26275;"	d
ADC0_GDR_OVERRUN_Pos	inc/lpc18xx.h	26274;"	d
ADC0_GDR_V_VREF_Msk	inc/lpc18xx.h	26271;"	d
ADC0_GDR_V_VREF_Pos	inc/lpc18xx.h	26270;"	d
ADC0_INTEN_ADGINTEN_Msk	inc/lpc18xx.h	26283;"	d
ADC0_INTEN_ADGINTEN_Pos	inc/lpc18xx.h	26282;"	d
ADC0_INTEN_ADINTEN_Msk	inc/lpc18xx.h	26281;"	d
ADC0_INTEN_ADINTEN_Pos	inc/lpc18xx.h	26280;"	d
ADC0_IRQn	inc/lpc18xx.h	/^  ADC0_IRQn                         = 17,   \/*!<  17  ADC0                             *\/$/;"	e	enum:__anon1
ADC0_STAT_ADINT_Msk	inc/lpc18xx.h	26355;"	d
ADC0_STAT_ADINT_Pos	inc/lpc18xx.h	26354;"	d
ADC0_STAT_DONE_Msk	inc/lpc18xx.h	26351;"	d
ADC0_STAT_DONE_Pos	inc/lpc18xx.h	26350;"	d
ADC0_STAT_OVERUN_Msk	inc/lpc18xx.h	26353;"	d
ADC0_STAT_OVERUN_Pos	inc/lpc18xx.h	26352;"	d
ADC1_CR_BURST_Msk	inc/lpc18xx.h	26369;"	d
ADC1_CR_BURST_Pos	inc/lpc18xx.h	26368;"	d
ADC1_CR_CLKDIV_Msk	inc/lpc18xx.h	26367;"	d
ADC1_CR_CLKDIV_Pos	inc/lpc18xx.h	26366;"	d
ADC1_CR_CLKS_Msk	inc/lpc18xx.h	26371;"	d
ADC1_CR_CLKS_Pos	inc/lpc18xx.h	26370;"	d
ADC1_CR_EDGE_Msk	inc/lpc18xx.h	26377;"	d
ADC1_CR_EDGE_Pos	inc/lpc18xx.h	26376;"	d
ADC1_CR_PDN_Msk	inc/lpc18xx.h	26373;"	d
ADC1_CR_PDN_Pos	inc/lpc18xx.h	26372;"	d
ADC1_CR_SEL_Msk	inc/lpc18xx.h	26365;"	d
ADC1_CR_SEL_Pos	inc/lpc18xx.h	26364;"	d
ADC1_CR_START_Msk	inc/lpc18xx.h	26375;"	d
ADC1_CR_START_Pos	inc/lpc18xx.h	26374;"	d
ADC1_DR0_DONE_Msk	inc/lpc18xx.h	26401;"	d
ADC1_DR0_DONE_Pos	inc/lpc18xx.h	26400;"	d
ADC1_DR0_OVERRUN_Msk	inc/lpc18xx.h	26399;"	d
ADC1_DR0_OVERRUN_Pos	inc/lpc18xx.h	26398;"	d
ADC1_DR0_V_VREF_Msk	inc/lpc18xx.h	26397;"	d
ADC1_DR0_V_VREF_Pos	inc/lpc18xx.h	26396;"	d
ADC1_DR1_DONE_Msk	inc/lpc18xx.h	26409;"	d
ADC1_DR1_DONE_Pos	inc/lpc18xx.h	26408;"	d
ADC1_DR1_OVERRUN_Msk	inc/lpc18xx.h	26407;"	d
ADC1_DR1_OVERRUN_Pos	inc/lpc18xx.h	26406;"	d
ADC1_DR1_V_VREF_Msk	inc/lpc18xx.h	26405;"	d
ADC1_DR1_V_VREF_Pos	inc/lpc18xx.h	26404;"	d
ADC1_DR2_DONE_Msk	inc/lpc18xx.h	26417;"	d
ADC1_DR2_DONE_Pos	inc/lpc18xx.h	26416;"	d
ADC1_DR2_OVERRUN_Msk	inc/lpc18xx.h	26415;"	d
ADC1_DR2_OVERRUN_Pos	inc/lpc18xx.h	26414;"	d
ADC1_DR2_V_VREF_Msk	inc/lpc18xx.h	26413;"	d
ADC1_DR2_V_VREF_Pos	inc/lpc18xx.h	26412;"	d
ADC1_DR3_DONE_Msk	inc/lpc18xx.h	26425;"	d
ADC1_DR3_DONE_Pos	inc/lpc18xx.h	26424;"	d
ADC1_DR3_OVERRUN_Msk	inc/lpc18xx.h	26423;"	d
ADC1_DR3_OVERRUN_Pos	inc/lpc18xx.h	26422;"	d
ADC1_DR3_V_VREF_Msk	inc/lpc18xx.h	26421;"	d
ADC1_DR3_V_VREF_Pos	inc/lpc18xx.h	26420;"	d
ADC1_DR4_DONE_Msk	inc/lpc18xx.h	26433;"	d
ADC1_DR4_DONE_Pos	inc/lpc18xx.h	26432;"	d
ADC1_DR4_OVERRUN_Msk	inc/lpc18xx.h	26431;"	d
ADC1_DR4_OVERRUN_Pos	inc/lpc18xx.h	26430;"	d
ADC1_DR4_V_VREF_Msk	inc/lpc18xx.h	26429;"	d
ADC1_DR4_V_VREF_Pos	inc/lpc18xx.h	26428;"	d
ADC1_DR5_DONE_Msk	inc/lpc18xx.h	26441;"	d
ADC1_DR5_DONE_Pos	inc/lpc18xx.h	26440;"	d
ADC1_DR5_OVERRUN_Msk	inc/lpc18xx.h	26439;"	d
ADC1_DR5_OVERRUN_Pos	inc/lpc18xx.h	26438;"	d
ADC1_DR5_V_VREF_Msk	inc/lpc18xx.h	26437;"	d
ADC1_DR5_V_VREF_Pos	inc/lpc18xx.h	26436;"	d
ADC1_DR6_DONE_Msk	inc/lpc18xx.h	26449;"	d
ADC1_DR6_DONE_Pos	inc/lpc18xx.h	26448;"	d
ADC1_DR6_OVERRUN_Msk	inc/lpc18xx.h	26447;"	d
ADC1_DR6_OVERRUN_Pos	inc/lpc18xx.h	26446;"	d
ADC1_DR6_V_VREF_Msk	inc/lpc18xx.h	26445;"	d
ADC1_DR6_V_VREF_Pos	inc/lpc18xx.h	26444;"	d
ADC1_DR7_DONE_Msk	inc/lpc18xx.h	26457;"	d
ADC1_DR7_DONE_Pos	inc/lpc18xx.h	26456;"	d
ADC1_DR7_OVERRUN_Msk	inc/lpc18xx.h	26455;"	d
ADC1_DR7_OVERRUN_Pos	inc/lpc18xx.h	26454;"	d
ADC1_DR7_V_VREF_Msk	inc/lpc18xx.h	26453;"	d
ADC1_DR7_V_VREF_Pos	inc/lpc18xx.h	26452;"	d
ADC1_GDR_CHN_Msk	inc/lpc18xx.h	26383;"	d
ADC1_GDR_CHN_Pos	inc/lpc18xx.h	26382;"	d
ADC1_GDR_DONE_Msk	inc/lpc18xx.h	26387;"	d
ADC1_GDR_DONE_Pos	inc/lpc18xx.h	26386;"	d
ADC1_GDR_OVERRUN_Msk	inc/lpc18xx.h	26385;"	d
ADC1_GDR_OVERRUN_Pos	inc/lpc18xx.h	26384;"	d
ADC1_GDR_V_VREF_Msk	inc/lpc18xx.h	26381;"	d
ADC1_GDR_V_VREF_Pos	inc/lpc18xx.h	26380;"	d
ADC1_INTEN_ADGINTEN_Msk	inc/lpc18xx.h	26393;"	d
ADC1_INTEN_ADGINTEN_Pos	inc/lpc18xx.h	26392;"	d
ADC1_INTEN_ADINTEN_Msk	inc/lpc18xx.h	26391;"	d
ADC1_INTEN_ADINTEN_Pos	inc/lpc18xx.h	26390;"	d
ADC1_IRQn	inc/lpc18xx.h	/^  ADC1_IRQn                         = 21,   \/*!<  21  ADC1                             *\/$/;"	e	enum:__anon1
ADC1_STAT_ADINT_Msk	inc/lpc18xx.h	26465;"	d
ADC1_STAT_ADINT_Pos	inc/lpc18xx.h	26464;"	d
ADC1_STAT_DONE_Msk	inc/lpc18xx.h	26461;"	d
ADC1_STAT_DONE_Pos	inc/lpc18xx.h	26460;"	d
ADC1_STAT_OVERUN_Msk	inc/lpc18xx.h	26463;"	d
ADC1_STAT_OVERUN_Pos	inc/lpc18xx.h	26462;"	d
ADCSTART0_IN	inc/lpc18xx.h	/^  __IO uint32_t  ADCSTART0_IN;              \/*!< (@ 0x400C7070) ADC start0 input multiplexer *\/$/;"	m	struct:__anon79
ADCSTART1_IN	inc/lpc18xx.h	/^  __IO uint32_t  ADCSTART1_IN;              \/*!< (@ 0x400C7074) ADC start1 input multiplexer *\/$/;"	m	struct:__anon79
ADDEND	inc/lpc18xx.h	/^  __IO uint32_t  ADDEND;                    \/*!< (@ 0x40010718) Time stamp addend register *\/$/;"	m	struct:__anon46
ADOM	inc/lpc18xx.h	/^  __IO uint32_t ADOM;                       \/*!< (@ 0x4004606C) Alarm value for Day of Month *\/$/;"	m	struct:__anon52
ADOW	inc/lpc18xx.h	/^  __IO uint32_t ADOW;                       \/*!< (@ 0x40046070) Alarm value for Day of Week *\/$/;"	m	struct:__anon52
ADOY	inc/lpc18xx.h	/^  __IO uint32_t ADOY;                       \/*!< (@ 0x40046074) Alarm value for Day of Year *\/$/;"	m	struct:__anon52
ADR	inc/core_cm3.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon92
ADR0	inc/lpc18xx.h	/^  __IO uint32_t ADR0;                       \/*!< (@ 0x400xx00C) I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. *\/$/;"	m	struct:__anon72
ADR1	inc/lpc18xx.h	/^  __IO uint32_t ADR1;                       \/*!< (@ 0x400xx020) I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. *\/$/;"	m	struct:__anon72
ADR2	inc/lpc18xx.h	/^  __IO uint32_t ADR2;                       \/*!< (@ 0x400xx024) I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. *\/$/;"	m	struct:__anon72
ADR3	inc/lpc18xx.h	/^  __IO uint32_t ADR3;                       \/*!< (@ 0x400xx028) I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. *\/$/;"	m	struct:__anon72
AFSR	inc/core_cm3.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon92
AHRS	inc/lpc18xx.h	/^  __IO uint32_t AHRS;                       \/*!< (@ 0x40046068) Alarm value for Hours  *\/$/;"	m	struct:__anon52
AIRCR	inc/core_cm3.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon92
AMIN	inc/lpc18xx.h	/^  __IO uint32_t AMIN;                       \/*!< (@ 0x40046064) Alarm value for Minutes *\/$/;"	m	struct:__anon52
AMON	inc/lpc18xx.h	/^  __IO uint32_t AMON;                       \/*!< (@ 0x40046078) Alarm value for Months *\/$/;"	m	struct:__anon52
AMR	inc/lpc18xx.h	/^  __IO uint32_t AMR;                        \/*!< (@ 0x40046010) Alarm Mask Register    *\/$/;"	m	struct:__anon52
APSR_Type	inc/core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon83
AS	Makefile	/^AS:=$(GNU_PATH)$(GNU_PREF)as$/;"	m
ASEC	inc/lpc18xx.h	/^  __IO uint32_t ASEC;                       \/*!< (@ 0x40046060) Alarm value for Seconds *\/$/;"	m	struct:__anon52
ASM	Makefile	/^ASM:=$(SOURCES:%.c=%.s)$/;"	m
ASYNCLISTADDR	inc/lpc18xx.h	/^    __IO uint32_t ASYNCLISTADDR;            \/*!< (@ 0x40006158) Address of endpoint list in memory *\/$/;"	m	union:__anon27::__anon33
ASYNCLISTADDR	inc/lpc18xx.h	/^    __IO uint32_t ASYNCLISTADDR;            \/*!< (@ 0x40007158) Address of endpoint list in memory (host mode) *\/$/;"	m	union:__anon36::__anon42
AS_OPT	Makefile	/^AS_OPT:=-mcpu=cortex-m3$/;"	m
ATIMER_CLR_EN_CLR_EN_Msk	inc/lpc18xx.h	14774;"	d
ATIMER_CLR_EN_CLR_EN_Pos	inc/lpc18xx.h	14773;"	d
ATIMER_CLR_STAT_CSTAT_Msk	inc/lpc18xx.h	14790;"	d
ATIMER_CLR_STAT_CSTAT_Pos	inc/lpc18xx.h	14789;"	d
ATIMER_DOWNCOUNTER_CVAL_Msk	inc/lpc18xx.h	14766;"	d
ATIMER_DOWNCOUNTER_CVAL_Pos	inc/lpc18xx.h	14765;"	d
ATIMER_ENABLE_EN_Msk	inc/lpc18xx.h	14786;"	d
ATIMER_ENABLE_EN_Pos	inc/lpc18xx.h	14785;"	d
ATIMER_ERIn	inc/lpc18xx.h	/^  ATIMER_ERIn                       = 4,$/;"	e	enum:__anon2
ATIMER_IRQn	inc/lpc18xx.h	/^  ATIMER_IRQn                       = 46,   \/*!<  46  ATIMER                           *\/$/;"	e	enum:__anon1
ATIMER_PRESET_PRESETVAL_Msk	inc/lpc18xx.h	14770;"	d
ATIMER_PRESET_PRESETVAL_Pos	inc/lpc18xx.h	14769;"	d
ATIMER_SET_EN_SET_EN_Msk	inc/lpc18xx.h	14778;"	d
ATIMER_SET_EN_SET_EN_Pos	inc/lpc18xx.h	14777;"	d
ATIMER_SET_STAT_SSTAT_Msk	inc/lpc18xx.h	14794;"	d
ATIMER_SET_STAT_SSTAT_Pos	inc/lpc18xx.h	14793;"	d
ATIMER_STATUS_STAT_Msk	inc/lpc18xx.h	14782;"	d
ATIMER_STATUS_STAT_Pos	inc/lpc18xx.h	14781;"	d
AUXNANOSECONDS	inc/lpc18xx.h	/^  __I  uint32_t  AUXNANOSECONDS;            \/*!< (@ 0x40010730) Auxiliary time stamp nanoseconds register *\/$/;"	m	struct:__anon46
AUXSECONDS	inc/lpc18xx.h	/^  __I  uint32_t  AUXSECONDS;                \/*!< (@ 0x40010734) Auxiliary time stamp seconds register *\/$/;"	m	struct:__anon46
AYRS	inc/lpc18xx.h	/^  __IO uint32_t AYRS;                       \/*!< (@ 0x4004607C) Alarm value for Year   *\/$/;"	m	struct:__anon52
B	inc/lpc18xx.h	/^  __IO uint8_t B[256];                      \/*!< (@ 0x400F4000) Byte pin registers port 0 to 5; pins PIOn_0 to PIOn_31 *\/$/;"	m	struct:__anon82
B	inc/usb.h	/^  uint8_t B;$/;"	m	union:_REQUEST_TYPE
BASE_APB1_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_APB1_CLK;              \/*!< (@ 0x40050080) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_APB3_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_APB3_CLK;              \/*!< (@ 0x40050084) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_APLL_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_APLL_CLK;              \/*!< (@ 0x400500C0) Output stage 25 control register for base clock BASE_APLL_CLK *\/$/;"	m	struct:__anon53
BASE_CGU_OUT0_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_CGU_OUT0_CLK;          \/*!< (@ 0x400500C4) Output stage 26 control register for base clock BASE_CGU_OUT0_CLK *\/$/;"	m	struct:__anon53
BASE_CGU_OUT1_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_CGU_OUT1_CLK;          \/*!< (@ 0x400500C8) Output stage 27 control register for base clock BASE_CGU_OUT1_CLK *\/$/;"	m	struct:__anon53
BASE_LCD_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_LCD_CLK;               \/*!< (@ 0x40050088) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_M3_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_M3_CLK;                \/*!< (@ 0x4005006C) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_OUT_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_OUT_CLK;               \/*!< (@ 0x400500AC) Output stage 20 control register for base clock BASE_OUT_CLK *\/$/;"	m	struct:__anon53
BASE_PERIPH_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_PERIPH_CLK;            \/*!< (@ 0x40050064) Output stage 2 control register for base clock BASE_PERIPH_CLK *\/$/;"	m	struct:__anon53
BASE_PHY_RX_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_PHY_RX_CLK;            \/*!< (@ 0x40050078) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_PHY_TX_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_PHY_TX_CLK;            \/*!< (@ 0x4005007C) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_SAFE_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_SAFE_CLK;              \/*!< (@ 0x4005005C) Output stage 0 control register for base clock BASE_SAFE_CLK *\/$/;"	m	struct:__anon53
BASE_SDIO_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_SDIO_CLK;              \/*!< (@ 0x40050090) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_SPIFI_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_SPIFI_CLK;             \/*!< (@ 0x40050070) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_SSP0_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_SSP0_CLK;              \/*!< (@ 0x40050094) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_SSP1_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_SSP1_CLK;              \/*!< (@ 0x40050098) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_STAT	inc/lpc18xx.h	/^  __I  uint32_t BASE_STAT;                  \/*!< (@ 0x40051004) CCU1 base clocks status register *\/$/;"	m	struct:__anon54
BASE_STAT	inc/lpc18xx.h	/^  __I  uint32_t BASE_STAT;                  \/*!< (@ 0x40052004) CCU base clocks status register *\/$/;"	m	struct:__anon55
BASE_UART0_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_UART0_CLK;             \/*!< (@ 0x4005009C) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_UART1_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_UART1_CLK;             \/*!< (@ 0x400500A0) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_UART2_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_UART2_CLK;             \/*!< (@ 0x400500A4) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_UART3_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_UART3_CLK;             \/*!< (@ 0x400500A8) Output stage control register  *\/$/;"	m	struct:__anon53
BASE_USB0_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_USB0_CLK;              \/*!< (@ 0x40050060) Output stage 1 control register for base clock BASE_USB0_CLK *\/$/;"	m	struct:__anon53
BASE_USB1_CLK	inc/lpc18xx.h	/^  __IO uint32_t BASE_USB1_CLK;              \/*!< (@ 0x40050068) Output stage 3 control register for base clock BASE_USB1_CLK *\/$/;"	m	struct:__anon53
BFAR	inc/core_cm3.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon92
BINTERVAL	inc/lpc18xx.h	/^  __IO uint32_t BINTERVAL;                  \/*!< (@ 0x40006174) Length of virtual frame *\/$/;"	m	struct:__anon27
BINTERVAL	inc/lpc18xx.h	/^  __IO uint32_t BINTERVAL;                  \/*!< (@ 0x40007174) Length of virtual frame *\/$/;"	m	struct:__anon36
BLKSIZ	inc/lpc18xx.h	/^  __IO uint32_t BLKSIZ;                     \/*!< (@ 0x4000401C) Block Size Register    *\/$/;"	m	struct:__anon25
BLOCKING	inc/lpc_types.h	/^	BLOCKING,				\/**< Blocking type *\/$/;"	e	enum:__anon115
BLOCKS_PER_CLUSTER	inc/mscuser.h	19;"	d
BM	inc/usb.h	/^  } BM;$/;"	m	union:_REQUEST_TYPE	typeref:struct:_REQUEST_TYPE::_BM
BMOD	inc/lpc18xx.h	/^  __IO uint32_t BMOD;                       \/*!< (@ 0x40004080) Bus Mode Register      *\/$/;"	m	struct:__anon25
BOD1_ERIn	inc/lpc18xx.h	/^  BOD1_ERIn                         = 6,  \/* Bod trip 1 *\/$/;"	e	enum:__anon2
BOOL_16	inc/lpc_types.h	/^typedef Bool BOOL_16;$/;"	t
BOOL_32	inc/lpc_types.h	/^typedef Bool BOOL_32;$/;"	t
BOOL_8	inc/lpc_types.h	/^typedef Bool BOOL_8;$/;"	t
BOOT_SECT_SIZE	inc/mscuser.h	21;"	d
BRPE	inc/lpc18xx.h	/^  __IO uint32_t BRPE;                       \/*!< (@ 0x400E2018) Baud rate prescaler extension register *\/$/;"	m	struct:__anon74
BSSIsEmpty	src/startup_lpc18xx.s	/^BSSIsEmpty:$/;"	l
BT	inc/lpc18xx.h	/^  __IO uint32_t BT;                         \/*!< (@ 0x400E200C) Bit timing register    *\/$/;"	m	struct:__anon74
BUFADDR	inc/lpc18xx.h	/^  __I  uint32_t BUFADDR;                    \/*!< (@ 0x40004098) Current Buffer Descriptor Address Register *\/$/;"	m	struct:__anon25
BURSTSIZE	inc/lpc18xx.h	/^  __IO uint32_t BURSTSIZE;                  \/*!< (@ 0x40006160) Programmable burst size *\/$/;"	m	struct:__anon27
BURSTSIZE	inc/lpc18xx.h	/^  __IO uint32_t BURSTSIZE;                  \/*!< (@ 0x40007160) Programmable burst size *\/$/;"	m	struct:__anon36
BYTCNT	inc/lpc18xx.h	/^  __IO uint32_t BYTCNT;                     \/*!< (@ 0x40004020) Byte Count Register    *\/$/;"	m	struct:__anon25
Bool	inc/lpc_types.h	/^typedef enum {FALSE = 0, TRUE = !FALSE} Bool;$/;"	t	typeref:enum:__anon111
BulkBuf	src/mscuser.c	/^uint8_t  BulkBuf[MSC_HS_MAX_PACKET]; \/* Bulk In\/Out Buffer *\/$/;"	v
BulkBuf	src/mscuser.c	/^uint8_t* BulkBuf = (uint8_t*)(0x20003000);$/;"	v
BulkLen	src/mscuser.c	/^uint32_t  BulkLen;                 \/* Bulk In\/Out Length *\/$/;"	v
BulkStage	src/mscuser.c	/^uint8_t  BulkStage;               \/* Bulk Stage *\/$/;"	v
BusFault_Handler	src/startup_lpc18xx.s	/^BusFault_Handler:$/;"	l
BusFault_IRQn	inc/lpc18xx.h	/^  BusFault_IRQn                     = -11,  \/*!<   5  Bus Fault, Pre-Fetch-, Memory Access Fault, other address\/memory related Fault *\/$/;"	e	enum:__anon1
C	inc/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon83::__anon84
C	inc/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon87::__anon88
C0CONFIG	inc/lpc18xx.h	/^  __IO uint32_t C0CONFIG;                   \/*!< (@ 0x40002110) DMA Channel Configuration Register *\/$/;"	m	struct:__anon24
C0CONTROL	inc/lpc18xx.h	/^  __IO uint32_t C0CONTROL;                  \/*!< (@ 0x4000210C) DMA Channel Control Register *\/$/;"	m	struct:__anon24
C0DESTADDR	inc/lpc18xx.h	/^  __IO uint32_t C0DESTADDR;                 \/*!< (@ 0x40002104) DMA Channel Destination Address Register *\/$/;"	m	struct:__anon24
C0LLI	inc/lpc18xx.h	/^  __IO uint32_t C0LLI;                      \/*!< (@ 0x40002108) DMA Channel Linked List Item Register *\/$/;"	m	struct:__anon24
C0SRCADDR	inc/lpc18xx.h	/^  __IO uint32_t C0SRCADDR;                  \/*!< (@ 0x40002100) DMA Channel Source Address Register *\/$/;"	m	struct:__anon24
C1CONFIG	inc/lpc18xx.h	/^  __IO uint32_t C1CONFIG;                   \/*!< (@ 0x40002130) DMA Channel Configuration Register *\/$/;"	m	struct:__anon24
C1CONTROL	inc/lpc18xx.h	/^  __IO uint32_t C1CONTROL;                  \/*!< (@ 0x4000212C) DMA Channel Control Register *\/$/;"	m	struct:__anon24
C1DESTADDR	inc/lpc18xx.h	/^  __IO uint32_t C1DESTADDR;                 \/*!< (@ 0x40002124) DMA Channel Destination Address Register *\/$/;"	m	struct:__anon24
C1LLI	inc/lpc18xx.h	/^  __IO uint32_t C1LLI;                      \/*!< (@ 0x40002128) DMA Channel Linked List Item Register *\/$/;"	m	struct:__anon24
C1SRCADDR	inc/lpc18xx.h	/^  __IO uint32_t C1SRCADDR;                  \/*!< (@ 0x40002120) DMA Channel Source Address Register *\/$/;"	m	struct:__anon24
C2CONFIG	inc/lpc18xx.h	/^  __IO uint32_t C2CONFIG;                   \/*!< (@ 0x40002150) DMA Channel Configuration Register *\/$/;"	m	struct:__anon24
C2CONTROL	inc/lpc18xx.h	/^  __IO uint32_t C2CONTROL;                  \/*!< (@ 0x4000214C) DMA Channel Control Register *\/$/;"	m	struct:__anon24
C2DESTADDR	inc/lpc18xx.h	/^  __IO uint32_t C2DESTADDR;                 \/*!< (@ 0x40002144) DMA Channel Destination Address Register *\/$/;"	m	struct:__anon24
C2LLI	inc/lpc18xx.h	/^  __IO uint32_t C2LLI;                      \/*!< (@ 0x40002148) DMA Channel Linked List Item Register *\/$/;"	m	struct:__anon24
C2SRCADDR	inc/lpc18xx.h	/^  __IO uint32_t C2SRCADDR;                  \/*!< (@ 0x40002140) DMA Channel Source Address Register *\/$/;"	m	struct:__anon24
C3CONFIG	inc/lpc18xx.h	/^  __IO uint32_t C3CONFIG;                   \/*!< (@ 0x40002170) DMA Channel Configuration Register *\/$/;"	m	struct:__anon24
C3CONTROL	inc/lpc18xx.h	/^  __IO uint32_t C3CONTROL;                  \/*!< (@ 0x4000216C) DMA Channel Control Register *\/$/;"	m	struct:__anon24
C3DESTADDR	inc/lpc18xx.h	/^  __IO uint32_t C3DESTADDR;                 \/*!< (@ 0x40002164) DMA Channel Destination Address Register *\/$/;"	m	struct:__anon24
C3LLI	inc/lpc18xx.h	/^  __IO uint32_t C3LLI;                      \/*!< (@ 0x40002168) DMA Channel Linked List Item Register *\/$/;"	m	struct:__anon24
C3SRCADDR	inc/lpc18xx.h	/^  __IO uint32_t C3SRCADDR;                  \/*!< (@ 0x40002160) DMA Channel Source Address Register *\/$/;"	m	struct:__anon24
C4CONFIG	inc/lpc18xx.h	/^  __IO uint32_t C4CONFIG;                   \/*!< (@ 0x40002190) DMA Channel Configuration Register *\/$/;"	m	struct:__anon24
C4CONTROL	inc/lpc18xx.h	/^  __IO uint32_t C4CONTROL;                  \/*!< (@ 0x4000218C) DMA Channel Control Register *\/$/;"	m	struct:__anon24
C4DESTADDR	inc/lpc18xx.h	/^  __IO uint32_t C4DESTADDR;                 \/*!< (@ 0x40002184) DMA Channel Destination Address Register *\/$/;"	m	struct:__anon24
C4LLI	inc/lpc18xx.h	/^  __IO uint32_t C4LLI;                      \/*!< (@ 0x40002188) DMA Channel Linked List Item Register *\/$/;"	m	struct:__anon24
C4SRCADDR	inc/lpc18xx.h	/^  __IO uint32_t C4SRCADDR;                  \/*!< (@ 0x40002180) DMA Channel Source Address Register *\/$/;"	m	struct:__anon24
C5CONFIG	inc/lpc18xx.h	/^  __IO uint32_t C5CONFIG;                   \/*!< (@ 0x400021B0) DMA Channel Configuration Register *\/$/;"	m	struct:__anon24
C5CONTROL	inc/lpc18xx.h	/^  __IO uint32_t C5CONTROL;                  \/*!< (@ 0x400021AC) DMA Channel Control Register *\/$/;"	m	struct:__anon24
C5DESTADDR	inc/lpc18xx.h	/^  __IO uint32_t C5DESTADDR;                 \/*!< (@ 0x400021A4) DMA Channel Destination Address Register *\/$/;"	m	struct:__anon24
C5LLI	inc/lpc18xx.h	/^  __IO uint32_t C5LLI;                      \/*!< (@ 0x400021A8) DMA Channel Linked List Item Register *\/$/;"	m	struct:__anon24
C5SRCADDR	inc/lpc18xx.h	/^  __IO uint32_t C5SRCADDR;                  \/*!< (@ 0x400021A0) DMA Channel Source Address Register *\/$/;"	m	struct:__anon24
C6CONFIG	inc/lpc18xx.h	/^  __IO uint32_t C6CONFIG;                   \/*!< (@ 0x400021D0) DMA Channel Configuration Register *\/$/;"	m	struct:__anon24
C6CONTROL	inc/lpc18xx.h	/^  __IO uint32_t C6CONTROL;                  \/*!< (@ 0x400021CC) DMA Channel Control Register *\/$/;"	m	struct:__anon24
C6DESTADDR	inc/lpc18xx.h	/^  __IO uint32_t C6DESTADDR;                 \/*!< (@ 0x400021C4) DMA Channel Destination Address Register *\/$/;"	m	struct:__anon24
C6LLI	inc/lpc18xx.h	/^  __IO uint32_t C6LLI;                      \/*!< (@ 0x400021C8) DMA Channel Linked List Item Register *\/$/;"	m	struct:__anon24
C6SRCADDR	inc/lpc18xx.h	/^  __IO uint32_t C6SRCADDR;                  \/*!< (@ 0x400021C0) DMA Channel Source Address Register *\/$/;"	m	struct:__anon24
C7CONFIG	inc/lpc18xx.h	/^  __IO uint32_t C7CONFIG;                   \/*!< (@ 0x400021F0) DMA Channel Configuration Register *\/$/;"	m	struct:__anon24
C7CONTROL	inc/lpc18xx.h	/^  __IO uint32_t C7CONTROL;                  \/*!< (@ 0x400021EC) DMA Channel Control Register *\/$/;"	m	struct:__anon24
C7DESTADDR	inc/lpc18xx.h	/^  __IO uint32_t C7DESTADDR;                 \/*!< (@ 0x400021E4) DMA Channel Destination Address Register *\/$/;"	m	struct:__anon24
C7LLI	inc/lpc18xx.h	/^  __IO uint32_t C7LLI;                      \/*!< (@ 0x400021E8) DMA Channel Linked List Item Register *\/$/;"	m	struct:__anon24
C7SRCADDR	inc/lpc18xx.h	/^  __IO uint32_t C7SRCADDR;                  \/*!< (@ 0x400021E0) DMA Channel Source Address Register *\/$/;"	m	struct:__anon24
CALIB	inc/core_cm3.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon94
CALIBRATION	inc/lpc18xx.h	/^  __IO uint32_t CALIBRATION;                \/*!< (@ 0x40046040) Calibration Value Register *\/$/;"	m	struct:__anon52
CAN_ERIn	inc/lpc18xx.h	/^  CAN_ERIn                          = 12, \/* CAN0\/1 or'ed *\/$/;"	e	enum:__anon2
CAP	inc/lpc18xx.h	/^        } CAP[CONFIG_SCT_nRG];$/;"	m	union:__anon3::__anon8	typeref:union:__anon3::__anon8::__anon11
CAP	inc/lpc18xx.h	/^  __I  uint32_t CAP;                        \/*!< (@ 0x400C6034) Velocity capture register *\/$/;"	m	struct:__anon78
CAP	inc/lpc18xx.h	/^  __I  uint32_t CAP[3];                     \/*!< (@ 0x400A0044) Capture register       *\/$/;"	m	struct:__anon71
CAP0_0_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP0_0_IN;                 \/*!< (@ 0x400C7000) Timer 0 CAP0_0 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP0_1_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP0_1_IN;                 \/*!< (@ 0x400C7004) Timer 0 CAP0_1 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP0_2_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP0_2_IN;                 \/*!< (@ 0x400C7008) Timer 0 CAP0_2 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP0_3_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP0_3_IN;                 \/*!< (@ 0x400C700C) Timer 0 CAP0_3 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP1_0_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP1_0_IN;                 \/*!< (@ 0x400C7010) Timer 1 CAP1_0 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP1_1_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP1_1_IN;                 \/*!< (@ 0x400C7014) Timer 1 CAP1_1 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP1_2_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP1_2_IN;                 \/*!< (@ 0x400C7018) Timer 1 CAP1_2 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP1_3_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP1_3_IN;                 \/*!< (@ 0x400C701C) Timer 1 CAP1_3 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP2_0_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP2_0_IN;                 \/*!< (@ 0x400C7020) Timer 2 CAP2_0 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP2_1_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP2_1_IN;                 \/*!< (@ 0x400C7024) Timer 2 CAP2_1 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP2_2_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP2_2_IN;                 \/*!< (@ 0x400C7028) Timer 2 CAP2_2 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP2_3_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP2_3_IN;                 \/*!< (@ 0x400C702C) Timer 2 CAP2_3 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP3_0_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP3_0_IN;                 \/*!< (@ 0x400C7030) Timer 3 CAP3_0 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP3_1_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP3_1_IN;                 \/*!< (@ 0x400C7034) Timer 3 CAP3_1 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP3_2_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP3_2_IN;                 \/*!< (@ 0x400C7038) Timer 3 CAP3_2 capture input multiplexer *\/$/;"	m	struct:__anon79
CAP3_3_IN	inc/lpc18xx.h	/^  __IO uint32_t  CAP3_3_IN;                 \/*!< (@ 0x400C703C) Timer 3 CAP3_3 capture input multiplexer *\/$/;"	m	struct:__anon79
CAPCON	inc/lpc18xx.h	/^  __I  uint32_t CAPCON;                     \/*!< (@ 0x400A000C) Capture Control read address *\/$/;"	m	struct:__anon71
CAPCON_CLR	inc/lpc18xx.h	/^  __O  uint32_t CAPCON_CLR;                 \/*!< (@ 0x400A0014) Event Control clear address *\/$/;"	m	struct:__anon71
CAPCON_SET	inc/lpc18xx.h	/^  __O  uint32_t CAPCON_SET;                 \/*!< (@ 0x400A0010) Capture Control set address *\/$/;"	m	struct:__anon71
CAPCTRL	inc/lpc18xx.h	/^        } CAPCTRL[CONFIG_SCT_nRG];$/;"	m	union:__anon3::__anon15	typeref:union:__anon3::__anon15::__anon18
CAPCTRL_H	inc/lpc18xx.h	/^        __IO uint16_t CAPCTRL_H[CONFIG_SCT_nRG];     \/* 0x2C0-... Capture Control value H counter *\/$/;"	m	union:__anon3::__anon21
CAPCTRL_L	inc/lpc18xx.h	/^        __IO uint16_t CAPCTRL_L[CONFIG_SCT_nRG];     \/* 0x280-... Capture Control value L counter *\/$/;"	m	union:__anon3::__anon20
CAPLENGTH	inc/lpc18xx.h	/^  __I  uint32_t CAPLENGTH;                  \/*!< (@ 0x40006100) Capability register length *\/$/;"	m	struct:__anon27
CAPLENGTH	inc/lpc18xx.h	/^  __I  uint32_t CAPLENGTH;                  \/*!< (@ 0x40007100) Capability register length *\/$/;"	m	struct:__anon36
CAP_CLR	inc/lpc18xx.h	/^  __O  uint32_t CAP_CLR;                    \/*!< (@ 0x400A0074) Capture clear address  *\/$/;"	m	struct:__anon71
CAP_H	inc/lpc18xx.h	/^        __I  uint16_t CAP_H[CONFIG_SCT_nRG];         \/* 0x1C0-... Capture Value H counter *\/$/;"	m	union:__anon3::__anon14
CAP_L	inc/lpc18xx.h	/^        __I  uint16_t CAP_L[CONFIG_SCT_nRG];         \/* 0x180-... Capture Value L counter *\/$/;"	m	union:__anon3::__anon13
CB	inc/msc.h	/^  uint8_t  CB[16];$/;"	m	struct:_MSC_CBW
CBW	src/mscuser.c	/^MSC_CBW CBW;                   \/* Command Block Wrapper *\/$/;"	v
CC	Makefile	/^CC:=$(GNU_PATH)$(GNU_PREF)gcc$/;"	m
CCP	inc/lpc18xx.h	/^  __IO uint32_t CCP;                        \/*!< (@ 0x400A0040) Communication Pattern register *\/$/;"	m	struct:__anon71
CCR	inc/core_cm3.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon92
CCR	inc/lpc18xx.h	/^  __IO uint32_t CCR;                        \/*!< (@ 0x40046008) Clock Control Register *\/$/;"	m	struct:__anon52
CCR	inc/lpc18xx.h	/^  __IO uint32_t CCR;                        \/*!< (@ 0x400xx028) Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place. *\/$/;"	m	struct:__anon67
CCU1_BASE_STAT_BASE_APB1_CLK_IND_Msk	inc/lpc18xx.h	16000;"	d
CCU1_BASE_STAT_BASE_APB1_CLK_IND_Pos	inc/lpc18xx.h	15999;"	d
CCU1_BASE_STAT_BASE_APB3_CLK_IND_Msk	inc/lpc18xx.h	15998;"	d
CCU1_BASE_STAT_BASE_APB3_CLK_IND_Pos	inc/lpc18xx.h	15997;"	d
CCU1_BASE_STAT_BASE_M3_CLK_IND_Msk	inc/lpc18xx.h	16004;"	d
CCU1_BASE_STAT_BASE_M3_CLK_IND_Pos	inc/lpc18xx.h	16003;"	d
CCU1_BASE_STAT_BASE_SPIFI_CLK_IND_Msk	inc/lpc18xx.h	16002;"	d
CCU1_BASE_STAT_BASE_SPIFI_CLK_IND_Pos	inc/lpc18xx.h	16001;"	d
CCU1_BASE_STAT_BASE_USB0_CLK_IND_Msk	inc/lpc18xx.h	16006;"	d
CCU1_BASE_STAT_BASE_USB0_CLK_IND_Pos	inc/lpc18xx.h	16005;"	d
CCU1_BASE_STAT_BASE_USB1_CLK_IND_Msk	inc/lpc18xx.h	16008;"	d
CCU1_BASE_STAT_BASE_USB1_CLK_IND_Pos	inc/lpc18xx.h	16007;"	d
CCU1_CLK_ABP1_I2C0_CFG_AUTO_Msk	inc/lpc18xx.h	16142;"	d
CCU1_CLK_ABP1_I2C0_CFG_AUTO_Pos	inc/lpc18xx.h	16141;"	d
CCU1_CLK_ABP1_I2C0_CFG_RUN_Msk	inc/lpc18xx.h	16140;"	d
CCU1_CLK_ABP1_I2C0_CFG_RUN_Pos	inc/lpc18xx.h	16139;"	d
CCU1_CLK_ABP1_I2C0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16144;"	d
CCU1_CLK_ABP1_I2C0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16143;"	d
CCU1_CLK_APB1_BUS_CFG_AUTO_Msk	inc/lpc18xx.h	16110;"	d
CCU1_CLK_APB1_BUS_CFG_AUTO_Pos	inc/lpc18xx.h	16109;"	d
CCU1_CLK_APB1_BUS_CFG_RUN_Msk	inc/lpc18xx.h	16108;"	d
CCU1_CLK_APB1_BUS_CFG_RUN_Pos	inc/lpc18xx.h	16107;"	d
CCU1_CLK_APB1_BUS_CFG_WAKEUP_Msk	inc/lpc18xx.h	16112;"	d
CCU1_CLK_APB1_BUS_CFG_WAKEUP_Pos	inc/lpc18xx.h	16111;"	d
CCU1_CLK_APB1_BUS_STAT_AUTO_Msk	inc/lpc18xx.h	16118;"	d
CCU1_CLK_APB1_BUS_STAT_AUTO_Pos	inc/lpc18xx.h	16117;"	d
CCU1_CLK_APB1_BUS_STAT_RUN_Msk	inc/lpc18xx.h	16116;"	d
CCU1_CLK_APB1_BUS_STAT_RUN_Pos	inc/lpc18xx.h	16115;"	d
CCU1_CLK_APB1_BUS_STAT_WAKEUP_Msk	inc/lpc18xx.h	16120;"	d
CCU1_CLK_APB1_BUS_STAT_WAKEUP_Pos	inc/lpc18xx.h	16119;"	d
CCU1_CLK_APB1_CAN1_CFG_AUTO_Msk	inc/lpc18xx.h	16174;"	d
CCU1_CLK_APB1_CAN1_CFG_AUTO_Pos	inc/lpc18xx.h	16173;"	d
CCU1_CLK_APB1_CAN1_CFG_RUN_Msk	inc/lpc18xx.h	16172;"	d
CCU1_CLK_APB1_CAN1_CFG_RUN_Pos	inc/lpc18xx.h	16171;"	d
CCU1_CLK_APB1_CAN1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16176;"	d
CCU1_CLK_APB1_CAN1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16175;"	d
CCU1_CLK_APB1_CAN1_STAT_AUTO_Msk	inc/lpc18xx.h	16182;"	d
CCU1_CLK_APB1_CAN1_STAT_AUTO_Pos	inc/lpc18xx.h	16181;"	d
CCU1_CLK_APB1_CAN1_STAT_RUN_Msk	inc/lpc18xx.h	16180;"	d
CCU1_CLK_APB1_CAN1_STAT_RUN_Pos	inc/lpc18xx.h	16179;"	d
CCU1_CLK_APB1_CAN1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16184;"	d
CCU1_CLK_APB1_CAN1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16183;"	d
CCU1_CLK_APB1_I2C0_STAT_AUTO_Msk	inc/lpc18xx.h	16150;"	d
CCU1_CLK_APB1_I2C0_STAT_AUTO_Pos	inc/lpc18xx.h	16149;"	d
CCU1_CLK_APB1_I2C0_STAT_RUN_Msk	inc/lpc18xx.h	16148;"	d
CCU1_CLK_APB1_I2C0_STAT_RUN_Pos	inc/lpc18xx.h	16147;"	d
CCU1_CLK_APB1_I2C0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16152;"	d
CCU1_CLK_APB1_I2C0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16151;"	d
CCU1_CLK_APB1_I2S_CFG_AUTO_Msk	inc/lpc18xx.h	16158;"	d
CCU1_CLK_APB1_I2S_CFG_AUTO_Pos	inc/lpc18xx.h	16157;"	d
CCU1_CLK_APB1_I2S_CFG_RUN_Msk	inc/lpc18xx.h	16156;"	d
CCU1_CLK_APB1_I2S_CFG_RUN_Pos	inc/lpc18xx.h	16155;"	d
CCU1_CLK_APB1_I2S_CFG_WAKEUP_Msk	inc/lpc18xx.h	16160;"	d
CCU1_CLK_APB1_I2S_CFG_WAKEUP_Pos	inc/lpc18xx.h	16159;"	d
CCU1_CLK_APB1_I2S_STAT_AUTO_Msk	inc/lpc18xx.h	16166;"	d
CCU1_CLK_APB1_I2S_STAT_AUTO_Pos	inc/lpc18xx.h	16165;"	d
CCU1_CLK_APB1_I2S_STAT_RUN_Msk	inc/lpc18xx.h	16164;"	d
CCU1_CLK_APB1_I2S_STAT_RUN_Pos	inc/lpc18xx.h	16163;"	d
CCU1_CLK_APB1_I2S_STAT_WAKEUP_Msk	inc/lpc18xx.h	16168;"	d
CCU1_CLK_APB1_I2S_STAT_WAKEUP_Pos	inc/lpc18xx.h	16167;"	d
CCU1_CLK_APB1_MOTOCONPWM_CFG_AUTO_Msk	inc/lpc18xx.h	16126;"	d
CCU1_CLK_APB1_MOTOCONPWM_CFG_AUTO_Pos	inc/lpc18xx.h	16125;"	d
CCU1_CLK_APB1_MOTOCONPWM_CFG_RUN_Msk	inc/lpc18xx.h	16124;"	d
CCU1_CLK_APB1_MOTOCONPWM_CFG_RUN_Pos	inc/lpc18xx.h	16123;"	d
CCU1_CLK_APB1_MOTOCONPWM_CFG_WAKEUP_Msk	inc/lpc18xx.h	16128;"	d
CCU1_CLK_APB1_MOTOCONPWM_CFG_WAKEUP_Pos	inc/lpc18xx.h	16127;"	d
CCU1_CLK_APB1_MOTOCONPWM_STAT_AUTO_Msk	inc/lpc18xx.h	16134;"	d
CCU1_CLK_APB1_MOTOCONPWM_STAT_AUTO_Pos	inc/lpc18xx.h	16133;"	d
CCU1_CLK_APB1_MOTOCONPWM_STAT_RUN_Msk	inc/lpc18xx.h	16132;"	d
CCU1_CLK_APB1_MOTOCONPWM_STAT_RUN_Pos	inc/lpc18xx.h	16131;"	d
CCU1_CLK_APB1_MOTOCONPWM_STAT_WAKEUP_Msk	inc/lpc18xx.h	16136;"	d
CCU1_CLK_APB1_MOTOCONPWM_STAT_WAKEUP_Pos	inc/lpc18xx.h	16135;"	d
CCU1_CLK_APB3_ADC0_CFG_AUTO_Msk	inc/lpc18xx.h	16062;"	d
CCU1_CLK_APB3_ADC0_CFG_AUTO_Pos	inc/lpc18xx.h	16061;"	d
CCU1_CLK_APB3_ADC0_CFG_RUN_Msk	inc/lpc18xx.h	16060;"	d
CCU1_CLK_APB3_ADC0_CFG_RUN_Pos	inc/lpc18xx.h	16059;"	d
CCU1_CLK_APB3_ADC0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16064;"	d
CCU1_CLK_APB3_ADC0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16063;"	d
CCU1_CLK_APB3_ADC0_STAT_AUTO_Msk	inc/lpc18xx.h	16070;"	d
CCU1_CLK_APB3_ADC0_STAT_AUTO_Pos	inc/lpc18xx.h	16069;"	d
CCU1_CLK_APB3_ADC0_STAT_RUN_Msk	inc/lpc18xx.h	16068;"	d
CCU1_CLK_APB3_ADC0_STAT_RUN_Pos	inc/lpc18xx.h	16067;"	d
CCU1_CLK_APB3_ADC0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16072;"	d
CCU1_CLK_APB3_ADC0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16071;"	d
CCU1_CLK_APB3_ADC1_CFG_AUTO_Msk	inc/lpc18xx.h	16078;"	d
CCU1_CLK_APB3_ADC1_CFG_AUTO_Pos	inc/lpc18xx.h	16077;"	d
CCU1_CLK_APB3_ADC1_CFG_RUN_Msk	inc/lpc18xx.h	16076;"	d
CCU1_CLK_APB3_ADC1_CFG_RUN_Pos	inc/lpc18xx.h	16075;"	d
CCU1_CLK_APB3_ADC1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16080;"	d
CCU1_CLK_APB3_ADC1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16079;"	d
CCU1_CLK_APB3_ADC1_STAT_AUTO_Msk	inc/lpc18xx.h	16086;"	d
CCU1_CLK_APB3_ADC1_STAT_AUTO_Pos	inc/lpc18xx.h	16085;"	d
CCU1_CLK_APB3_ADC1_STAT_RUN_Msk	inc/lpc18xx.h	16084;"	d
CCU1_CLK_APB3_ADC1_STAT_RUN_Pos	inc/lpc18xx.h	16083;"	d
CCU1_CLK_APB3_ADC1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16088;"	d
CCU1_CLK_APB3_ADC1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16087;"	d
CCU1_CLK_APB3_BUS_CFG_AUTO_Msk	inc/lpc18xx.h	16014;"	d
CCU1_CLK_APB3_BUS_CFG_AUTO_Pos	inc/lpc18xx.h	16013;"	d
CCU1_CLK_APB3_BUS_CFG_RUN_Msk	inc/lpc18xx.h	16012;"	d
CCU1_CLK_APB3_BUS_CFG_RUN_Pos	inc/lpc18xx.h	16011;"	d
CCU1_CLK_APB3_BUS_CFG_WAKEUP_Msk	inc/lpc18xx.h	16016;"	d
CCU1_CLK_APB3_BUS_CFG_WAKEUP_Pos	inc/lpc18xx.h	16015;"	d
CCU1_CLK_APB3_BUS_STAT_AUTO_Msk	inc/lpc18xx.h	16022;"	d
CCU1_CLK_APB3_BUS_STAT_AUTO_Pos	inc/lpc18xx.h	16021;"	d
CCU1_CLK_APB3_BUS_STAT_RUN_Msk	inc/lpc18xx.h	16020;"	d
CCU1_CLK_APB3_BUS_STAT_RUN_Pos	inc/lpc18xx.h	16019;"	d
CCU1_CLK_APB3_BUS_STAT_WAKEUP_Msk	inc/lpc18xx.h	16024;"	d
CCU1_CLK_APB3_BUS_STAT_WAKEUP_Pos	inc/lpc18xx.h	16023;"	d
CCU1_CLK_APB3_CAN0_CFG_AUTO_Msk	inc/lpc18xx.h	16094;"	d
CCU1_CLK_APB3_CAN0_CFG_AUTO_Pos	inc/lpc18xx.h	16093;"	d
CCU1_CLK_APB3_CAN0_CFG_RUN_Msk	inc/lpc18xx.h	16092;"	d
CCU1_CLK_APB3_CAN0_CFG_RUN_Pos	inc/lpc18xx.h	16091;"	d
CCU1_CLK_APB3_CAN0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16096;"	d
CCU1_CLK_APB3_CAN0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16095;"	d
CCU1_CLK_APB3_CAN0_STAT_AUTO_Msk	inc/lpc18xx.h	16102;"	d
CCU1_CLK_APB3_CAN0_STAT_AUTO_Pos	inc/lpc18xx.h	16101;"	d
CCU1_CLK_APB3_CAN0_STAT_RUN_Msk	inc/lpc18xx.h	16100;"	d
CCU1_CLK_APB3_CAN0_STAT_RUN_Pos	inc/lpc18xx.h	16099;"	d
CCU1_CLK_APB3_CAN0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16104;"	d
CCU1_CLK_APB3_CAN0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16103;"	d
CCU1_CLK_APB3_DAC_CFG_AUTO_Msk	inc/lpc18xx.h	16046;"	d
CCU1_CLK_APB3_DAC_CFG_AUTO_Pos	inc/lpc18xx.h	16045;"	d
CCU1_CLK_APB3_DAC_CFG_RUN_Msk	inc/lpc18xx.h	16044;"	d
CCU1_CLK_APB3_DAC_CFG_RUN_Pos	inc/lpc18xx.h	16043;"	d
CCU1_CLK_APB3_DAC_CFG_WAKEUP_Msk	inc/lpc18xx.h	16048;"	d
CCU1_CLK_APB3_DAC_CFG_WAKEUP_Pos	inc/lpc18xx.h	16047;"	d
CCU1_CLK_APB3_DAC_STAT_AUTO_Msk	inc/lpc18xx.h	16054;"	d
CCU1_CLK_APB3_DAC_STAT_AUTO_Pos	inc/lpc18xx.h	16053;"	d
CCU1_CLK_APB3_DAC_STAT_RUN_Msk	inc/lpc18xx.h	16052;"	d
CCU1_CLK_APB3_DAC_STAT_RUN_Pos	inc/lpc18xx.h	16051;"	d
CCU1_CLK_APB3_DAC_STAT_WAKEUP_Msk	inc/lpc18xx.h	16056;"	d
CCU1_CLK_APB3_DAC_STAT_WAKEUP_Pos	inc/lpc18xx.h	16055;"	d
CCU1_CLK_APB3_I2C1_CFG_AUTO_Msk	inc/lpc18xx.h	16030;"	d
CCU1_CLK_APB3_I2C1_CFG_AUTO_Pos	inc/lpc18xx.h	16029;"	d
CCU1_CLK_APB3_I2C1_CFG_RUN_Msk	inc/lpc18xx.h	16028;"	d
CCU1_CLK_APB3_I2C1_CFG_RUN_Pos	inc/lpc18xx.h	16027;"	d
CCU1_CLK_APB3_I2C1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16032;"	d
CCU1_CLK_APB3_I2C1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16031;"	d
CCU1_CLK_APB3_I2C1_STAT_AUTO_Msk	inc/lpc18xx.h	16038;"	d
CCU1_CLK_APB3_I2C1_STAT_AUTO_Pos	inc/lpc18xx.h	16037;"	d
CCU1_CLK_APB3_I2C1_STAT_RUN_Msk	inc/lpc18xx.h	16036;"	d
CCU1_CLK_APB3_I2C1_STAT_RUN_Pos	inc/lpc18xx.h	16035;"	d
CCU1_CLK_APB3_I2C1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16040;"	d
CCU1_CLK_APB3_I2C1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16039;"	d
CCU1_CLK_M3_BUS_CFG_AUTO_Msk	inc/lpc18xx.h	16206;"	d
CCU1_CLK_M3_BUS_CFG_AUTO_Pos	inc/lpc18xx.h	16205;"	d
CCU1_CLK_M3_BUS_CFG_RUN_Msk	inc/lpc18xx.h	16204;"	d
CCU1_CLK_M3_BUS_CFG_RUN_Pos	inc/lpc18xx.h	16203;"	d
CCU1_CLK_M3_BUS_CFG_WAKEUP_Msk	inc/lpc18xx.h	16208;"	d
CCU1_CLK_M3_BUS_CFG_WAKEUP_Pos	inc/lpc18xx.h	16207;"	d
CCU1_CLK_M3_BUS_STAT_AUTO_Msk	inc/lpc18xx.h	16214;"	d
CCU1_CLK_M3_BUS_STAT_AUTO_Pos	inc/lpc18xx.h	16213;"	d
CCU1_CLK_M3_BUS_STAT_RUN_Msk	inc/lpc18xx.h	16212;"	d
CCU1_CLK_M3_BUS_STAT_RUN_Pos	inc/lpc18xx.h	16211;"	d
CCU1_CLK_M3_BUS_STAT_WAKEUP_Msk	inc/lpc18xx.h	16216;"	d
CCU1_CLK_M3_BUS_STAT_WAKEUP_Pos	inc/lpc18xx.h	16215;"	d
CCU1_CLK_M3_CREG_CFG_AUTO_Msk	inc/lpc18xx.h	16526;"	d
CCU1_CLK_M3_CREG_CFG_AUTO_Pos	inc/lpc18xx.h	16525;"	d
CCU1_CLK_M3_CREG_CFG_RUN_Msk	inc/lpc18xx.h	16524;"	d
CCU1_CLK_M3_CREG_CFG_RUN_Pos	inc/lpc18xx.h	16523;"	d
CCU1_CLK_M3_CREG_CFG_WAKEUP_Msk	inc/lpc18xx.h	16528;"	d
CCU1_CLK_M3_CREG_CFG_WAKEUP_Pos	inc/lpc18xx.h	16527;"	d
CCU1_CLK_M3_CREG_STAT_AUTO_Msk	inc/lpc18xx.h	16534;"	d
CCU1_CLK_M3_CREG_STAT_AUTO_Pos	inc/lpc18xx.h	16533;"	d
CCU1_CLK_M3_CREG_STAT_RUN_Msk	inc/lpc18xx.h	16532;"	d
CCU1_CLK_M3_CREG_STAT_RUN_Pos	inc/lpc18xx.h	16531;"	d
CCU1_CLK_M3_CREG_STAT_WAKEUP_Msk	inc/lpc18xx.h	16536;"	d
CCU1_CLK_M3_CREG_STAT_WAKEUP_Pos	inc/lpc18xx.h	16535;"	d
CCU1_CLK_M3_DMA_CFG_AUTO_Msk	inc/lpc18xx.h	16334;"	d
CCU1_CLK_M3_DMA_CFG_AUTO_Pos	inc/lpc18xx.h	16333;"	d
CCU1_CLK_M3_DMA_CFG_RUN_Msk	inc/lpc18xx.h	16332;"	d
CCU1_CLK_M3_DMA_CFG_RUN_Pos	inc/lpc18xx.h	16331;"	d
CCU1_CLK_M3_DMA_CFG_WAKEUP_Msk	inc/lpc18xx.h	16336;"	d
CCU1_CLK_M3_DMA_CFG_WAKEUP_Pos	inc/lpc18xx.h	16335;"	d
CCU1_CLK_M3_DMA_STAT_AUTO_Msk	inc/lpc18xx.h	16342;"	d
CCU1_CLK_M3_DMA_STAT_AUTO_Pos	inc/lpc18xx.h	16341;"	d
CCU1_CLK_M3_DMA_STAT_RUN_Msk	inc/lpc18xx.h	16340;"	d
CCU1_CLK_M3_DMA_STAT_RUN_Pos	inc/lpc18xx.h	16339;"	d
CCU1_CLK_M3_DMA_STAT_WAKEUP_Msk	inc/lpc18xx.h	16344;"	d
CCU1_CLK_M3_DMA_STAT_WAKEUP_Pos	inc/lpc18xx.h	16343;"	d
CCU1_CLK_M3_EMCDIV_CFG_AUTO_Msk	inc/lpc18xx.h	16398;"	d
CCU1_CLK_M3_EMCDIV_CFG_AUTO_Pos	inc/lpc18xx.h	16397;"	d
CCU1_CLK_M3_EMCDIV_CFG_RUN_Msk	inc/lpc18xx.h	16396;"	d
CCU1_CLK_M3_EMCDIV_CFG_RUN_Pos	inc/lpc18xx.h	16395;"	d
CCU1_CLK_M3_EMCDIV_CFG_WAKEUP_Msk	inc/lpc18xx.h	16400;"	d
CCU1_CLK_M3_EMCDIV_CFG_WAKEUP_Pos	inc/lpc18xx.h	16399;"	d
CCU1_CLK_M3_EMCDIV_STAT_AUTO_Msk	inc/lpc18xx.h	16406;"	d
CCU1_CLK_M3_EMCDIV_STAT_AUTO_Pos	inc/lpc18xx.h	16405;"	d
CCU1_CLK_M3_EMCDIV_STAT_RUN_Msk	inc/lpc18xx.h	16404;"	d
CCU1_CLK_M3_EMCDIV_STAT_RUN_Pos	inc/lpc18xx.h	16403;"	d
CCU1_CLK_M3_EMCDIV_STAT_WAKEUP_Msk	inc/lpc18xx.h	16408;"	d
CCU1_CLK_M3_EMCDIV_STAT_WAKEUP_Pos	inc/lpc18xx.h	16407;"	d
CCU1_CLK_M3_EMC_CFG_AUTO_Msk	inc/lpc18xx.h	16302;"	d
CCU1_CLK_M3_EMC_CFG_AUTO_Pos	inc/lpc18xx.h	16301;"	d
CCU1_CLK_M3_EMC_CFG_RUN_Msk	inc/lpc18xx.h	16300;"	d
CCU1_CLK_M3_EMC_CFG_RUN_Pos	inc/lpc18xx.h	16299;"	d
CCU1_CLK_M3_EMC_CFG_WAKEUP_Msk	inc/lpc18xx.h	16304;"	d
CCU1_CLK_M3_EMC_CFG_WAKEUP_Pos	inc/lpc18xx.h	16303;"	d
CCU1_CLK_M3_EMC_STAT_AUTO_Msk	inc/lpc18xx.h	16310;"	d
CCU1_CLK_M3_EMC_STAT_AUTO_Pos	inc/lpc18xx.h	16309;"	d
CCU1_CLK_M3_EMC_STAT_RUN_Msk	inc/lpc18xx.h	16308;"	d
CCU1_CLK_M3_EMC_STAT_RUN_Pos	inc/lpc18xx.h	16307;"	d
CCU1_CLK_M3_EMC_STAT_WAKEUP_Msk	inc/lpc18xx.h	16312;"	d
CCU1_CLK_M3_EMC_STAT_WAKEUP_Pos	inc/lpc18xx.h	16311;"	d
CCU1_CLK_M3_ETHERNET_CFG_AUTO_Msk	inc/lpc18xx.h	16270;"	d
CCU1_CLK_M3_ETHERNET_CFG_AUTO_Pos	inc/lpc18xx.h	16269;"	d
CCU1_CLK_M3_ETHERNET_CFG_RUN_Msk	inc/lpc18xx.h	16268;"	d
CCU1_CLK_M3_ETHERNET_CFG_RUN_Pos	inc/lpc18xx.h	16267;"	d
CCU1_CLK_M3_ETHERNET_CFG_WAKEUP_Msk	inc/lpc18xx.h	16272;"	d
CCU1_CLK_M3_ETHERNET_CFG_WAKEUP_Pos	inc/lpc18xx.h	16271;"	d
CCU1_CLK_M3_ETHERNET_STAT_AUTO_Msk	inc/lpc18xx.h	16278;"	d
CCU1_CLK_M3_ETHERNET_STAT_AUTO_Pos	inc/lpc18xx.h	16277;"	d
CCU1_CLK_M3_ETHERNET_STAT_RUN_Msk	inc/lpc18xx.h	16276;"	d
CCU1_CLK_M3_ETHERNET_STAT_RUN_Pos	inc/lpc18xx.h	16275;"	d
CCU1_CLK_M3_ETHERNET_STAT_WAKEUP_Msk	inc/lpc18xx.h	16280;"	d
CCU1_CLK_M3_ETHERNET_STAT_WAKEUP_Pos	inc/lpc18xx.h	16279;"	d
CCU1_CLK_M3_GPIO_CFG_AUTO_Msk	inc/lpc18xx.h	16238;"	d
CCU1_CLK_M3_GPIO_CFG_AUTO_Pos	inc/lpc18xx.h	16237;"	d
CCU1_CLK_M3_GPIO_CFG_RUN_Msk	inc/lpc18xx.h	16236;"	d
CCU1_CLK_M3_GPIO_CFG_RUN_Pos	inc/lpc18xx.h	16235;"	d
CCU1_CLK_M3_GPIO_CFG_WAKEUP_Msk	inc/lpc18xx.h	16240;"	d
CCU1_CLK_M3_GPIO_CFG_WAKEUP_Pos	inc/lpc18xx.h	16239;"	d
CCU1_CLK_M3_GPIO_STAT_AUTO_Msk	inc/lpc18xx.h	16246;"	d
CCU1_CLK_M3_GPIO_STAT_AUTO_Pos	inc/lpc18xx.h	16245;"	d
CCU1_CLK_M3_GPIO_STAT_RUN_Msk	inc/lpc18xx.h	16244;"	d
CCU1_CLK_M3_GPIO_STAT_RUN_Pos	inc/lpc18xx.h	16243;"	d
CCU1_CLK_M3_GPIO_STAT_WAKEUP_Msk	inc/lpc18xx.h	16248;"	d
CCU1_CLK_M3_GPIO_STAT_WAKEUP_Pos	inc/lpc18xx.h	16247;"	d
CCU1_CLK_M3_LCD_CFG_AUTO_Msk	inc/lpc18xx.h	16254;"	d
CCU1_CLK_M3_LCD_CFG_AUTO_Pos	inc/lpc18xx.h	16253;"	d
CCU1_CLK_M3_LCD_CFG_RUN_Msk	inc/lpc18xx.h	16252;"	d
CCU1_CLK_M3_LCD_CFG_RUN_Pos	inc/lpc18xx.h	16251;"	d
CCU1_CLK_M3_LCD_CFG_WAKEUP_Msk	inc/lpc18xx.h	16256;"	d
CCU1_CLK_M3_LCD_CFG_WAKEUP_Pos	inc/lpc18xx.h	16255;"	d
CCU1_CLK_M3_LCD_STAT_AUTO_Msk	inc/lpc18xx.h	16262;"	d
CCU1_CLK_M3_LCD_STAT_AUTO_Pos	inc/lpc18xx.h	16261;"	d
CCU1_CLK_M3_LCD_STAT_RUN_Msk	inc/lpc18xx.h	16260;"	d
CCU1_CLK_M3_LCD_STAT_RUN_Pos	inc/lpc18xx.h	16259;"	d
CCU1_CLK_M3_LCD_STAT_WAKEUP_Msk	inc/lpc18xx.h	16264;"	d
CCU1_CLK_M3_LCD_STAT_WAKEUP_Pos	inc/lpc18xx.h	16263;"	d
CCU1_CLK_M3_M3CORE_CFG_AUTO_Msk	inc/lpc18xx.h	16350;"	d
CCU1_CLK_M3_M3CORE_CFG_AUTO_Pos	inc/lpc18xx.h	16349;"	d
CCU1_CLK_M3_M3CORE_CFG_RUN_Msk	inc/lpc18xx.h	16348;"	d
CCU1_CLK_M3_M3CORE_CFG_RUN_Pos	inc/lpc18xx.h	16347;"	d
CCU1_CLK_M3_M3CORE_CFG_WAKEUP_Msk	inc/lpc18xx.h	16352;"	d
CCU1_CLK_M3_M3CORE_CFG_WAKEUP_Pos	inc/lpc18xx.h	16351;"	d
CCU1_CLK_M3_M3CORE_STAT_AUTO_Msk	inc/lpc18xx.h	16358;"	d
CCU1_CLK_M3_M3CORE_STAT_AUTO_Pos	inc/lpc18xx.h	16357;"	d
CCU1_CLK_M3_M3CORE_STAT_RUN_Msk	inc/lpc18xx.h	16356;"	d
CCU1_CLK_M3_M3CORE_STAT_RUN_Pos	inc/lpc18xx.h	16355;"	d
CCU1_CLK_M3_M3CORE_STAT_WAKEUP_Msk	inc/lpc18xx.h	16360;"	d
CCU1_CLK_M3_M3CORE_STAT_WAKEUP_Pos	inc/lpc18xx.h	16359;"	d
CCU1_CLK_M3_QEI_CFG_AUTO_Msk	inc/lpc18xx.h	16638;"	d
CCU1_CLK_M3_QEI_CFG_AUTO_Pos	inc/lpc18xx.h	16637;"	d
CCU1_CLK_M3_QEI_CFG_RUN_Msk	inc/lpc18xx.h	16636;"	d
CCU1_CLK_M3_QEI_CFG_RUN_Pos	inc/lpc18xx.h	16635;"	d
CCU1_CLK_M3_QEI_CFG_WAKEUP_Msk	inc/lpc18xx.h	16640;"	d
CCU1_CLK_M3_QEI_CFG_WAKEUP_Pos	inc/lpc18xx.h	16639;"	d
CCU1_CLK_M3_QEI_STAT_AUTO_Msk	inc/lpc18xx.h	16646;"	d
CCU1_CLK_M3_QEI_STAT_AUTO_Pos	inc/lpc18xx.h	16645;"	d
CCU1_CLK_M3_QEI_STAT_RUN_Msk	inc/lpc18xx.h	16644;"	d
CCU1_CLK_M3_QEI_STAT_RUN_Pos	inc/lpc18xx.h	16643;"	d
CCU1_CLK_M3_QEI_STAT_WAKEUP_Msk	inc/lpc18xx.h	16648;"	d
CCU1_CLK_M3_QEI_STAT_WAKEUP_Pos	inc/lpc18xx.h	16647;"	d
CCU1_CLK_M3_RITIMER_CFG_AUTO_Msk	inc/lpc18xx.h	16542;"	d
CCU1_CLK_M3_RITIMER_CFG_AUTO_Pos	inc/lpc18xx.h	16541;"	d
CCU1_CLK_M3_RITIMER_CFG_RUN_Msk	inc/lpc18xx.h	16540;"	d
CCU1_CLK_M3_RITIMER_CFG_RUN_Pos	inc/lpc18xx.h	16539;"	d
CCU1_CLK_M3_RITIMER_CFG_WAKEUP_Msk	inc/lpc18xx.h	16544;"	d
CCU1_CLK_M3_RITIMER_CFG_WAKEUP_Pos	inc/lpc18xx.h	16543;"	d
CCU1_CLK_M3_RITIMER_STAT_AUTO_Msk	inc/lpc18xx.h	16550;"	d
CCU1_CLK_M3_RITIMER_STAT_AUTO_Pos	inc/lpc18xx.h	16549;"	d
CCU1_CLK_M3_RITIMER_STAT_RUN_Msk	inc/lpc18xx.h	16548;"	d
CCU1_CLK_M3_RITIMER_STAT_RUN_Pos	inc/lpc18xx.h	16547;"	d
CCU1_CLK_M3_RITIMER_STAT_WAKEUP_Msk	inc/lpc18xx.h	16552;"	d
CCU1_CLK_M3_RITIMER_STAT_WAKEUP_Pos	inc/lpc18xx.h	16551;"	d
CCU1_CLK_M3_SCT_CFG_AUTO_Msk	inc/lpc18xx.h	16366;"	d
CCU1_CLK_M3_SCT_CFG_AUTO_Pos	inc/lpc18xx.h	16365;"	d
CCU1_CLK_M3_SCT_CFG_RUN_Msk	inc/lpc18xx.h	16364;"	d
CCU1_CLK_M3_SCT_CFG_RUN_Pos	inc/lpc18xx.h	16363;"	d
CCU1_CLK_M3_SCT_CFG_WAKEUP_Msk	inc/lpc18xx.h	16368;"	d
CCU1_CLK_M3_SCT_CFG_WAKEUP_Pos	inc/lpc18xx.h	16367;"	d
CCU1_CLK_M3_SCT_STAT_AUTO_Msk	inc/lpc18xx.h	16374;"	d
CCU1_CLK_M3_SCT_STAT_AUTO_Pos	inc/lpc18xx.h	16373;"	d
CCU1_CLK_M3_SCT_STAT_RUN_Msk	inc/lpc18xx.h	16372;"	d
CCU1_CLK_M3_SCT_STAT_RUN_Pos	inc/lpc18xx.h	16371;"	d
CCU1_CLK_M3_SCT_STAT_WAKEUP_Msk	inc/lpc18xx.h	16376;"	d
CCU1_CLK_M3_SCT_STAT_WAKEUP_Pos	inc/lpc18xx.h	16375;"	d
CCU1_CLK_M3_SCU_CFG_AUTO_Msk	inc/lpc18xx.h	16510;"	d
CCU1_CLK_M3_SCU_CFG_AUTO_Pos	inc/lpc18xx.h	16509;"	d
CCU1_CLK_M3_SCU_CFG_RUN_Msk	inc/lpc18xx.h	16508;"	d
CCU1_CLK_M3_SCU_CFG_RUN_Pos	inc/lpc18xx.h	16507;"	d
CCU1_CLK_M3_SCU_CFG_WAKEUP_Msk	inc/lpc18xx.h	16512;"	d
CCU1_CLK_M3_SCU_CFG_WAKEUP_Pos	inc/lpc18xx.h	16511;"	d
CCU1_CLK_M3_SCU_STAT_AUTO_Msk	inc/lpc18xx.h	16518;"	d
CCU1_CLK_M3_SCU_STAT_AUTO_Pos	inc/lpc18xx.h	16517;"	d
CCU1_CLK_M3_SCU_STAT_RUN_Msk	inc/lpc18xx.h	16516;"	d
CCU1_CLK_M3_SCU_STAT_RUN_Pos	inc/lpc18xx.h	16515;"	d
CCU1_CLK_M3_SCU_STAT_WAKEUP_Msk	inc/lpc18xx.h	16520;"	d
CCU1_CLK_M3_SCU_STAT_WAKEUP_Pos	inc/lpc18xx.h	16519;"	d
CCU1_CLK_M3_SDIO_CFG_AUTO_Msk	inc/lpc18xx.h	16318;"	d
CCU1_CLK_M3_SDIO_CFG_AUTO_Pos	inc/lpc18xx.h	16317;"	d
CCU1_CLK_M3_SDIO_CFG_RUN_Msk	inc/lpc18xx.h	16316;"	d
CCU1_CLK_M3_SDIO_CFG_RUN_Pos	inc/lpc18xx.h	16315;"	d
CCU1_CLK_M3_SDIO_CFG_WAKEUP_Msk	inc/lpc18xx.h	16320;"	d
CCU1_CLK_M3_SDIO_CFG_WAKEUP_Pos	inc/lpc18xx.h	16319;"	d
CCU1_CLK_M3_SDIO_STAT_AUTO_Msk	inc/lpc18xx.h	16326;"	d
CCU1_CLK_M3_SDIO_STAT_AUTO_Pos	inc/lpc18xx.h	16325;"	d
CCU1_CLK_M3_SDIO_STAT_RUN_Msk	inc/lpc18xx.h	16324;"	d
CCU1_CLK_M3_SDIO_STAT_RUN_Pos	inc/lpc18xx.h	16323;"	d
CCU1_CLK_M3_SDIO_STAT_WAKEUP_Msk	inc/lpc18xx.h	16328;"	d
CCU1_CLK_M3_SDIO_STAT_WAKEUP_Pos	inc/lpc18xx.h	16327;"	d
CCU1_CLK_M3_SPIFI_CFG_AUTO_Msk	inc/lpc18xx.h	16222;"	d
CCU1_CLK_M3_SPIFI_CFG_AUTO_Pos	inc/lpc18xx.h	16221;"	d
CCU1_CLK_M3_SPIFI_CFG_RUN_Msk	inc/lpc18xx.h	16220;"	d
CCU1_CLK_M3_SPIFI_CFG_RUN_Pos	inc/lpc18xx.h	16219;"	d
CCU1_CLK_M3_SPIFI_CFG_WAKEUP_Msk	inc/lpc18xx.h	16224;"	d
CCU1_CLK_M3_SPIFI_CFG_WAKEUP_Pos	inc/lpc18xx.h	16223;"	d
CCU1_CLK_M3_SPIFI_STAT_AUTO_Msk	inc/lpc18xx.h	16230;"	d
CCU1_CLK_M3_SPIFI_STAT_AUTO_Pos	inc/lpc18xx.h	16229;"	d
CCU1_CLK_M3_SPIFI_STAT_RUN_Msk	inc/lpc18xx.h	16228;"	d
CCU1_CLK_M3_SPIFI_STAT_RUN_Pos	inc/lpc18xx.h	16227;"	d
CCU1_CLK_M3_SPIFI_STAT_WAKEUP_Msk	inc/lpc18xx.h	16232;"	d
CCU1_CLK_M3_SPIFI_STAT_WAKEUP_Pos	inc/lpc18xx.h	16231;"	d
CCU1_CLK_M3_SSP0_CFG_AUTO_Msk	inc/lpc18xx.h	16462;"	d
CCU1_CLK_M3_SSP0_CFG_AUTO_Pos	inc/lpc18xx.h	16461;"	d
CCU1_CLK_M3_SSP0_CFG_RUN_Msk	inc/lpc18xx.h	16460;"	d
CCU1_CLK_M3_SSP0_CFG_RUN_Pos	inc/lpc18xx.h	16459;"	d
CCU1_CLK_M3_SSP0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16464;"	d
CCU1_CLK_M3_SSP0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16463;"	d
CCU1_CLK_M3_SSP0_STAT_AUTO_Msk	inc/lpc18xx.h	16470;"	d
CCU1_CLK_M3_SSP0_STAT_AUTO_Pos	inc/lpc18xx.h	16469;"	d
CCU1_CLK_M3_SSP0_STAT_RUN_Msk	inc/lpc18xx.h	16468;"	d
CCU1_CLK_M3_SSP0_STAT_RUN_Pos	inc/lpc18xx.h	16467;"	d
CCU1_CLK_M3_SSP0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16472;"	d
CCU1_CLK_M3_SSP0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16471;"	d
CCU1_CLK_M3_SSP1_CFG_AUTO_Msk	inc/lpc18xx.h	16622;"	d
CCU1_CLK_M3_SSP1_CFG_AUTO_Pos	inc/lpc18xx.h	16621;"	d
CCU1_CLK_M3_SSP1_CFG_RUN_Msk	inc/lpc18xx.h	16620;"	d
CCU1_CLK_M3_SSP1_CFG_RUN_Pos	inc/lpc18xx.h	16619;"	d
CCU1_CLK_M3_SSP1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16624;"	d
CCU1_CLK_M3_SSP1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16623;"	d
CCU1_CLK_M3_SSP1_STAT_AUTO_Msk	inc/lpc18xx.h	16630;"	d
CCU1_CLK_M3_SSP1_STAT_AUTO_Pos	inc/lpc18xx.h	16629;"	d
CCU1_CLK_M3_SSP1_STAT_RUN_Msk	inc/lpc18xx.h	16628;"	d
CCU1_CLK_M3_SSP1_STAT_RUN_Pos	inc/lpc18xx.h	16627;"	d
CCU1_CLK_M3_SSP1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16632;"	d
CCU1_CLK_M3_SSP1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16631;"	d
CCU1_CLK_M3_TIMER0_CFG_AUTO_Msk	inc/lpc18xx.h	16478;"	d
CCU1_CLK_M3_TIMER0_CFG_AUTO_Pos	inc/lpc18xx.h	16477;"	d
CCU1_CLK_M3_TIMER0_CFG_RUN_Msk	inc/lpc18xx.h	16476;"	d
CCU1_CLK_M3_TIMER0_CFG_RUN_Pos	inc/lpc18xx.h	16475;"	d
CCU1_CLK_M3_TIMER0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16480;"	d
CCU1_CLK_M3_TIMER0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16479;"	d
CCU1_CLK_M3_TIMER0_STAT_AUTO_Msk	inc/lpc18xx.h	16486;"	d
CCU1_CLK_M3_TIMER0_STAT_AUTO_Pos	inc/lpc18xx.h	16485;"	d
CCU1_CLK_M3_TIMER0_STAT_RUN_Msk	inc/lpc18xx.h	16484;"	d
CCU1_CLK_M3_TIMER0_STAT_RUN_Pos	inc/lpc18xx.h	16483;"	d
CCU1_CLK_M3_TIMER0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16488;"	d
CCU1_CLK_M3_TIMER0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16487;"	d
CCU1_CLK_M3_TIMER1_CFG_AUTO_Msk	inc/lpc18xx.h	16494;"	d
CCU1_CLK_M3_TIMER1_CFG_AUTO_Pos	inc/lpc18xx.h	16493;"	d
CCU1_CLK_M3_TIMER1_CFG_RUN_Msk	inc/lpc18xx.h	16492;"	d
CCU1_CLK_M3_TIMER1_CFG_RUN_Pos	inc/lpc18xx.h	16491;"	d
CCU1_CLK_M3_TIMER1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16496;"	d
CCU1_CLK_M3_TIMER1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16495;"	d
CCU1_CLK_M3_TIMER1_STAT_AUTO_Msk	inc/lpc18xx.h	16502;"	d
CCU1_CLK_M3_TIMER1_STAT_AUTO_Pos	inc/lpc18xx.h	16501;"	d
CCU1_CLK_M3_TIMER1_STAT_RUN_Msk	inc/lpc18xx.h	16500;"	d
CCU1_CLK_M3_TIMER1_STAT_RUN_Pos	inc/lpc18xx.h	16499;"	d
CCU1_CLK_M3_TIMER1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16504;"	d
CCU1_CLK_M3_TIMER1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16503;"	d
CCU1_CLK_M3_TIMER2_CFG_AUTO_Msk	inc/lpc18xx.h	16590;"	d
CCU1_CLK_M3_TIMER2_CFG_AUTO_Pos	inc/lpc18xx.h	16589;"	d
CCU1_CLK_M3_TIMER2_CFG_RUN_Msk	inc/lpc18xx.h	16588;"	d
CCU1_CLK_M3_TIMER2_CFG_RUN_Pos	inc/lpc18xx.h	16587;"	d
CCU1_CLK_M3_TIMER2_CFG_WAKEUP_Msk	inc/lpc18xx.h	16592;"	d
CCU1_CLK_M3_TIMER2_CFG_WAKEUP_Pos	inc/lpc18xx.h	16591;"	d
CCU1_CLK_M3_TIMER2_STAT_AUTO_Msk	inc/lpc18xx.h	16598;"	d
CCU1_CLK_M3_TIMER2_STAT_AUTO_Pos	inc/lpc18xx.h	16597;"	d
CCU1_CLK_M3_TIMER2_STAT_RUN_Msk	inc/lpc18xx.h	16596;"	d
CCU1_CLK_M3_TIMER2_STAT_RUN_Pos	inc/lpc18xx.h	16595;"	d
CCU1_CLK_M3_TIMER2_STAT_WAKEUP_Msk	inc/lpc18xx.h	16600;"	d
CCU1_CLK_M3_TIMER2_STAT_WAKEUP_Pos	inc/lpc18xx.h	16599;"	d
CCU1_CLK_M3_TIMER3_CFG_AUTO_Msk	inc/lpc18xx.h	16606;"	d
CCU1_CLK_M3_TIMER3_CFG_AUTO_Pos	inc/lpc18xx.h	16605;"	d
CCU1_CLK_M3_TIMER3_CFG_RUN_Msk	inc/lpc18xx.h	16604;"	d
CCU1_CLK_M3_TIMER3_CFG_RUN_Pos	inc/lpc18xx.h	16603;"	d
CCU1_CLK_M3_TIMER3_CFG_WAKEUP_Msk	inc/lpc18xx.h	16608;"	d
CCU1_CLK_M3_TIMER3_CFG_WAKEUP_Pos	inc/lpc18xx.h	16607;"	d
CCU1_CLK_M3_TIMER3_STAT_AUTO_Msk	inc/lpc18xx.h	16614;"	d
CCU1_CLK_M3_TIMER3_STAT_AUTO_Pos	inc/lpc18xx.h	16613;"	d
CCU1_CLK_M3_TIMER3_STAT_RUN_Msk	inc/lpc18xx.h	16612;"	d
CCU1_CLK_M3_TIMER3_STAT_RUN_Pos	inc/lpc18xx.h	16611;"	d
CCU1_CLK_M3_TIMER3_STAT_WAKEUP_Msk	inc/lpc18xx.h	16616;"	d
CCU1_CLK_M3_TIMER3_STAT_WAKEUP_Pos	inc/lpc18xx.h	16615;"	d
CCU1_CLK_M3_UART1_CFG_AUTO_Msk	inc/lpc18xx.h	16446;"	d
CCU1_CLK_M3_UART1_CFG_AUTO_Pos	inc/lpc18xx.h	16445;"	d
CCU1_CLK_M3_UART1_CFG_RUN_Msk	inc/lpc18xx.h	16444;"	d
CCU1_CLK_M3_UART1_CFG_RUN_Pos	inc/lpc18xx.h	16443;"	d
CCU1_CLK_M3_UART1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16448;"	d
CCU1_CLK_M3_UART1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16447;"	d
CCU1_CLK_M3_UART1_STAT_AUTO_Msk	inc/lpc18xx.h	16454;"	d
CCU1_CLK_M3_UART1_STAT_AUTO_Pos	inc/lpc18xx.h	16453;"	d
CCU1_CLK_M3_UART1_STAT_RUN_Msk	inc/lpc18xx.h	16452;"	d
CCU1_CLK_M3_UART1_STAT_RUN_Pos	inc/lpc18xx.h	16451;"	d
CCU1_CLK_M3_UART1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16456;"	d
CCU1_CLK_M3_UART1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16455;"	d
CCU1_CLK_M3_USART0_CFG_AUTO_Msk	inc/lpc18xx.h	16430;"	d
CCU1_CLK_M3_USART0_CFG_AUTO_Pos	inc/lpc18xx.h	16429;"	d
CCU1_CLK_M3_USART0_CFG_RUN_Msk	inc/lpc18xx.h	16428;"	d
CCU1_CLK_M3_USART0_CFG_RUN_Pos	inc/lpc18xx.h	16427;"	d
CCU1_CLK_M3_USART0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16432;"	d
CCU1_CLK_M3_USART0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16431;"	d
CCU1_CLK_M3_USART0_STAT_AUTO_Msk	inc/lpc18xx.h	16438;"	d
CCU1_CLK_M3_USART0_STAT_AUTO_Pos	inc/lpc18xx.h	16437;"	d
CCU1_CLK_M3_USART0_STAT_RUN_Msk	inc/lpc18xx.h	16436;"	d
CCU1_CLK_M3_USART0_STAT_RUN_Pos	inc/lpc18xx.h	16435;"	d
CCU1_CLK_M3_USART0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16440;"	d
CCU1_CLK_M3_USART0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16439;"	d
CCU1_CLK_M3_USART2_CFG_AUTO_Msk	inc/lpc18xx.h	16558;"	d
CCU1_CLK_M3_USART2_CFG_AUTO_Pos	inc/lpc18xx.h	16557;"	d
CCU1_CLK_M3_USART2_CFG_RUN_Msk	inc/lpc18xx.h	16556;"	d
CCU1_CLK_M3_USART2_CFG_RUN_Pos	inc/lpc18xx.h	16555;"	d
CCU1_CLK_M3_USART2_CFG_WAKEUP_Msk	inc/lpc18xx.h	16560;"	d
CCU1_CLK_M3_USART2_CFG_WAKEUP_Pos	inc/lpc18xx.h	16559;"	d
CCU1_CLK_M3_USART2_STAT_AUTO_Msk	inc/lpc18xx.h	16566;"	d
CCU1_CLK_M3_USART2_STAT_AUTO_Pos	inc/lpc18xx.h	16565;"	d
CCU1_CLK_M3_USART2_STAT_RUN_Msk	inc/lpc18xx.h	16564;"	d
CCU1_CLK_M3_USART2_STAT_RUN_Pos	inc/lpc18xx.h	16563;"	d
CCU1_CLK_M3_USART2_STAT_WAKEUP_Msk	inc/lpc18xx.h	16568;"	d
CCU1_CLK_M3_USART2_STAT_WAKEUP_Pos	inc/lpc18xx.h	16567;"	d
CCU1_CLK_M3_USART3_CFG_AUTO_Msk	inc/lpc18xx.h	16574;"	d
CCU1_CLK_M3_USART3_CFG_AUTO_Pos	inc/lpc18xx.h	16573;"	d
CCU1_CLK_M3_USART3_CFG_RUN_Msk	inc/lpc18xx.h	16572;"	d
CCU1_CLK_M3_USART3_CFG_RUN_Pos	inc/lpc18xx.h	16571;"	d
CCU1_CLK_M3_USART3_CFG_WAKEUP_Msk	inc/lpc18xx.h	16576;"	d
CCU1_CLK_M3_USART3_CFG_WAKEUP_Pos	inc/lpc18xx.h	16575;"	d
CCU1_CLK_M3_USART3_STAT_AUTO_Msk	inc/lpc18xx.h	16582;"	d
CCU1_CLK_M3_USART3_STAT_AUTO_Pos	inc/lpc18xx.h	16581;"	d
CCU1_CLK_M3_USART3_STAT_RUN_Msk	inc/lpc18xx.h	16580;"	d
CCU1_CLK_M3_USART3_STAT_RUN_Pos	inc/lpc18xx.h	16579;"	d
CCU1_CLK_M3_USART3_STAT_WAKEUP_Msk	inc/lpc18xx.h	16584;"	d
CCU1_CLK_M3_USART3_STAT_WAKEUP_Pos	inc/lpc18xx.h	16583;"	d
CCU1_CLK_M3_USB0_CFG_AUTO_Msk	inc/lpc18xx.h	16286;"	d
CCU1_CLK_M3_USB0_CFG_AUTO_Pos	inc/lpc18xx.h	16285;"	d
CCU1_CLK_M3_USB0_CFG_RUN_Msk	inc/lpc18xx.h	16284;"	d
CCU1_CLK_M3_USB0_CFG_RUN_Pos	inc/lpc18xx.h	16283;"	d
CCU1_CLK_M3_USB0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16288;"	d
CCU1_CLK_M3_USB0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16287;"	d
CCU1_CLK_M3_USB0_STAT_AUTO_Msk	inc/lpc18xx.h	16294;"	d
CCU1_CLK_M3_USB0_STAT_AUTO_Pos	inc/lpc18xx.h	16293;"	d
CCU1_CLK_M3_USB0_STAT_RUN_Msk	inc/lpc18xx.h	16292;"	d
CCU1_CLK_M3_USB0_STAT_RUN_Pos	inc/lpc18xx.h	16291;"	d
CCU1_CLK_M3_USB0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16296;"	d
CCU1_CLK_M3_USB0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16295;"	d
CCU1_CLK_M3_USB1_CFG_AUTO_Msk	inc/lpc18xx.h	16382;"	d
CCU1_CLK_M3_USB1_CFG_AUTO_Pos	inc/lpc18xx.h	16381;"	d
CCU1_CLK_M3_USB1_CFG_RUN_Msk	inc/lpc18xx.h	16380;"	d
CCU1_CLK_M3_USB1_CFG_RUN_Pos	inc/lpc18xx.h	16379;"	d
CCU1_CLK_M3_USB1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16384;"	d
CCU1_CLK_M3_USB1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16383;"	d
CCU1_CLK_M3_USB1_STAT_AUTO_Msk	inc/lpc18xx.h	16390;"	d
CCU1_CLK_M3_USB1_STAT_AUTO_Pos	inc/lpc18xx.h	16389;"	d
CCU1_CLK_M3_USB1_STAT_RUN_Msk	inc/lpc18xx.h	16388;"	d
CCU1_CLK_M3_USB1_STAT_RUN_Pos	inc/lpc18xx.h	16387;"	d
CCU1_CLK_M3_USB1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16392;"	d
CCU1_CLK_M3_USB1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16391;"	d
CCU1_CLK_M3_WWDT_CFG_AUTO_Msk	inc/lpc18xx.h	16414;"	d
CCU1_CLK_M3_WWDT_CFG_AUTO_Pos	inc/lpc18xx.h	16413;"	d
CCU1_CLK_M3_WWDT_CFG_RUN_Msk	inc/lpc18xx.h	16412;"	d
CCU1_CLK_M3_WWDT_CFG_RUN_Pos	inc/lpc18xx.h	16411;"	d
CCU1_CLK_M3_WWDT_CFG_WAKEUP_Msk	inc/lpc18xx.h	16416;"	d
CCU1_CLK_M3_WWDT_CFG_WAKEUP_Pos	inc/lpc18xx.h	16415;"	d
CCU1_CLK_M3_WWDT_STAT_AUTO_Msk	inc/lpc18xx.h	16422;"	d
CCU1_CLK_M3_WWDT_STAT_AUTO_Pos	inc/lpc18xx.h	16421;"	d
CCU1_CLK_M3_WWDT_STAT_RUN_Msk	inc/lpc18xx.h	16420;"	d
CCU1_CLK_M3_WWDT_STAT_RUN_Pos	inc/lpc18xx.h	16419;"	d
CCU1_CLK_M3_WWDT_STAT_WAKEUP_Msk	inc/lpc18xx.h	16424;"	d
CCU1_CLK_M3_WWDT_STAT_WAKEUP_Pos	inc/lpc18xx.h	16423;"	d
CCU1_CLK_PERIPH_BUS_CFG_AUTO_Msk	inc/lpc18xx.h	16654;"	d
CCU1_CLK_PERIPH_BUS_CFG_AUTO_Pos	inc/lpc18xx.h	16653;"	d
CCU1_CLK_PERIPH_BUS_CFG_RUN_Msk	inc/lpc18xx.h	16652;"	d
CCU1_CLK_PERIPH_BUS_CFG_RUN_Pos	inc/lpc18xx.h	16651;"	d
CCU1_CLK_PERIPH_BUS_CFG_WAKEUP_Msk	inc/lpc18xx.h	16656;"	d
CCU1_CLK_PERIPH_BUS_CFG_WAKEUP_Pos	inc/lpc18xx.h	16655;"	d
CCU1_CLK_PERIPH_BUS_STAT_AUTO_Msk	inc/lpc18xx.h	16662;"	d
CCU1_CLK_PERIPH_BUS_STAT_AUTO_Pos	inc/lpc18xx.h	16661;"	d
CCU1_CLK_PERIPH_BUS_STAT_RUN_Msk	inc/lpc18xx.h	16660;"	d
CCU1_CLK_PERIPH_BUS_STAT_RUN_Pos	inc/lpc18xx.h	16659;"	d
CCU1_CLK_PERIPH_BUS_STAT_WAKEUP_Msk	inc/lpc18xx.h	16664;"	d
CCU1_CLK_PERIPH_BUS_STAT_WAKEUP_Pos	inc/lpc18xx.h	16663;"	d
CCU1_CLK_PERIPH_CORE_CFG_AUTO_Msk	inc/lpc18xx.h	16670;"	d
CCU1_CLK_PERIPH_CORE_CFG_AUTO_Pos	inc/lpc18xx.h	16669;"	d
CCU1_CLK_PERIPH_CORE_CFG_RUN_Msk	inc/lpc18xx.h	16668;"	d
CCU1_CLK_PERIPH_CORE_CFG_RUN_Pos	inc/lpc18xx.h	16667;"	d
CCU1_CLK_PERIPH_CORE_CFG_WAKEUP_Msk	inc/lpc18xx.h	16672;"	d
CCU1_CLK_PERIPH_CORE_CFG_WAKEUP_Pos	inc/lpc18xx.h	16671;"	d
CCU1_CLK_PERIPH_CORE_STAT_AUTO_Msk	inc/lpc18xx.h	16678;"	d
CCU1_CLK_PERIPH_CORE_STAT_AUTO_Pos	inc/lpc18xx.h	16677;"	d
CCU1_CLK_PERIPH_CORE_STAT_RUN_Msk	inc/lpc18xx.h	16676;"	d
CCU1_CLK_PERIPH_CORE_STAT_RUN_Pos	inc/lpc18xx.h	16675;"	d
CCU1_CLK_PERIPH_CORE_STAT_WAKEUP_Msk	inc/lpc18xx.h	16680;"	d
CCU1_CLK_PERIPH_CORE_STAT_WAKEUP_Pos	inc/lpc18xx.h	16679;"	d
CCU1_CLK_SPIFI_CFG_AUTO_Msk	inc/lpc18xx.h	16190;"	d
CCU1_CLK_SPIFI_CFG_AUTO_Pos	inc/lpc18xx.h	16189;"	d
CCU1_CLK_SPIFI_CFG_RUN_Msk	inc/lpc18xx.h	16188;"	d
CCU1_CLK_SPIFI_CFG_RUN_Pos	inc/lpc18xx.h	16187;"	d
CCU1_CLK_SPIFI_CFG_WAKEUP_Msk	inc/lpc18xx.h	16192;"	d
CCU1_CLK_SPIFI_CFG_WAKEUP_Pos	inc/lpc18xx.h	16191;"	d
CCU1_CLK_SPIFI_STAT_AUTO_Msk	inc/lpc18xx.h	16198;"	d
CCU1_CLK_SPIFI_STAT_AUTO_Pos	inc/lpc18xx.h	16197;"	d
CCU1_CLK_SPIFI_STAT_RUN_Msk	inc/lpc18xx.h	16196;"	d
CCU1_CLK_SPIFI_STAT_RUN_Pos	inc/lpc18xx.h	16195;"	d
CCU1_CLK_SPIFI_STAT_WAKEUP_Msk	inc/lpc18xx.h	16200;"	d
CCU1_CLK_SPIFI_STAT_WAKEUP_Pos	inc/lpc18xx.h	16199;"	d
CCU1_CLK_USB0_CFG_AUTO_Msk	inc/lpc18xx.h	16687;"	d
CCU1_CLK_USB0_CFG_AUTO_Pos	inc/lpc18xx.h	16686;"	d
CCU1_CLK_USB0_CFG_RUN_Msk	inc/lpc18xx.h	16685;"	d
CCU1_CLK_USB0_CFG_RUN_Pos	inc/lpc18xx.h	16684;"	d
CCU1_CLK_USB0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16689;"	d
CCU1_CLK_USB0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16688;"	d
CCU1_CLK_USB0_STAT_AUTO_Msk	inc/lpc18xx.h	16695;"	d
CCU1_CLK_USB0_STAT_AUTO_Pos	inc/lpc18xx.h	16694;"	d
CCU1_CLK_USB0_STAT_RUN_Msk	inc/lpc18xx.h	16693;"	d
CCU1_CLK_USB0_STAT_RUN_Pos	inc/lpc18xx.h	16692;"	d
CCU1_CLK_USB0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16697;"	d
CCU1_CLK_USB0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16696;"	d
CCU1_CLK_USB1_CFG_AUTO_Msk	inc/lpc18xx.h	16703;"	d
CCU1_CLK_USB1_CFG_AUTO_Pos	inc/lpc18xx.h	16702;"	d
CCU1_CLK_USB1_CFG_RUN_Msk	inc/lpc18xx.h	16701;"	d
CCU1_CLK_USB1_CFG_RUN_Pos	inc/lpc18xx.h	16700;"	d
CCU1_CLK_USB1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16705;"	d
CCU1_CLK_USB1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16704;"	d
CCU1_CLK_USB1_STAT_AUTO_Msk	inc/lpc18xx.h	16711;"	d
CCU1_CLK_USB1_STAT_AUTO_Pos	inc/lpc18xx.h	16710;"	d
CCU1_CLK_USB1_STAT_RUN_Msk	inc/lpc18xx.h	16709;"	d
CCU1_CLK_USB1_STAT_RUN_Pos	inc/lpc18xx.h	16708;"	d
CCU1_CLK_USB1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16713;"	d
CCU1_CLK_USB1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16712;"	d
CCU1_CLK_VADC_CFG_AUTO_Msk	inc/lpc18xx.h	16719;"	d
CCU1_CLK_VADC_CFG_AUTO_Pos	inc/lpc18xx.h	16718;"	d
CCU1_CLK_VADC_CFG_RUN_Msk	inc/lpc18xx.h	16717;"	d
CCU1_CLK_VADC_CFG_RUN_Pos	inc/lpc18xx.h	16716;"	d
CCU1_CLK_VADC_CFG_WAKEUP_Msk	inc/lpc18xx.h	16721;"	d
CCU1_CLK_VADC_CFG_WAKEUP_Pos	inc/lpc18xx.h	16720;"	d
CCU1_CLK_VADC_STAT_AUTO_Msk	inc/lpc18xx.h	16727;"	d
CCU1_CLK_VADC_STAT_AUTO_Pos	inc/lpc18xx.h	16726;"	d
CCU1_CLK_VADC_STAT_RUN_Msk	inc/lpc18xx.h	16725;"	d
CCU1_CLK_VADC_STAT_RUN_Pos	inc/lpc18xx.h	16724;"	d
CCU1_CLK_VADC_STAT_WAKEUP_Msk	inc/lpc18xx.h	16729;"	d
CCU1_CLK_VADC_STAT_WAKEUP_Pos	inc/lpc18xx.h	16728;"	d
CCU1_PM_PD_Msk	inc/lpc18xx.h	15994;"	d
CCU1_PM_PD_Pos	inc/lpc18xx.h	15993;"	d
CCU2_BASE_STAT_BASE_SSP0_CLK_Msk	inc/lpc18xx.h	16753;"	d
CCU2_BASE_STAT_BASE_SSP0_CLK_Pos	inc/lpc18xx.h	16752;"	d
CCU2_BASE_STAT_BASE_SSP1_CLK_Msk	inc/lpc18xx.h	16751;"	d
CCU2_BASE_STAT_BASE_SSP1_CLK_Pos	inc/lpc18xx.h	16750;"	d
CCU2_BASE_STAT_BASE_UART0_CLK_Msk	inc/lpc18xx.h	16749;"	d
CCU2_BASE_STAT_BASE_UART0_CLK_Pos	inc/lpc18xx.h	16748;"	d
CCU2_BASE_STAT_BASE_UART1_CLK_Msk	inc/lpc18xx.h	16747;"	d
CCU2_BASE_STAT_BASE_UART1_CLK_Pos	inc/lpc18xx.h	16746;"	d
CCU2_BASE_STAT_BASE_UART2_CLK_Msk	inc/lpc18xx.h	16745;"	d
CCU2_BASE_STAT_BASE_UART2_CLK_Pos	inc/lpc18xx.h	16744;"	d
CCU2_BASE_STAT_BASE_UART3_CLK_Msk	inc/lpc18xx.h	16743;"	d
CCU2_BASE_STAT_BASE_UART3_CLK_Pos	inc/lpc18xx.h	16742;"	d
CCU2_CLK_APB0_SSP0_CFG_AUTO_Msk	inc/lpc18xx.h	16855;"	d
CCU2_CLK_APB0_SSP0_CFG_AUTO_Pos	inc/lpc18xx.h	16854;"	d
CCU2_CLK_APB0_SSP0_CFG_RUN_Msk	inc/lpc18xx.h	16853;"	d
CCU2_CLK_APB0_SSP0_CFG_RUN_Pos	inc/lpc18xx.h	16852;"	d
CCU2_CLK_APB0_SSP0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16857;"	d
CCU2_CLK_APB0_SSP0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16856;"	d
CCU2_CLK_APB0_SSP0_STAT_AUTO_Msk	inc/lpc18xx.h	16863;"	d
CCU2_CLK_APB0_SSP0_STAT_AUTO_Pos	inc/lpc18xx.h	16862;"	d
CCU2_CLK_APB0_SSP0_STAT_RUN_Msk	inc/lpc18xx.h	16861;"	d
CCU2_CLK_APB0_SSP0_STAT_RUN_Pos	inc/lpc18xx.h	16860;"	d
CCU2_CLK_APB0_SSP0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16865;"	d
CCU2_CLK_APB0_SSP0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16864;"	d
CCU2_CLK_APB0_UART1_CFG_AUTO_Msk	inc/lpc18xx.h	16807;"	d
CCU2_CLK_APB0_UART1_CFG_AUTO_Pos	inc/lpc18xx.h	16806;"	d
CCU2_CLK_APB0_UART1_CFG_RUN_Msk	inc/lpc18xx.h	16805;"	d
CCU2_CLK_APB0_UART1_CFG_RUN_Pos	inc/lpc18xx.h	16804;"	d
CCU2_CLK_APB0_UART1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16809;"	d
CCU2_CLK_APB0_UART1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16808;"	d
CCU2_CLK_APB0_UART1_STAT_AUTO_Msk	inc/lpc18xx.h	16815;"	d
CCU2_CLK_APB0_UART1_STAT_AUTO_Pos	inc/lpc18xx.h	16814;"	d
CCU2_CLK_APB0_UART1_STAT_RUN_Msk	inc/lpc18xx.h	16813;"	d
CCU2_CLK_APB0_UART1_STAT_RUN_Pos	inc/lpc18xx.h	16812;"	d
CCU2_CLK_APB0_UART1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16817;"	d
CCU2_CLK_APB0_UART1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16816;"	d
CCU2_CLK_APB0_USART0_CFG_AUTO_Msk	inc/lpc18xx.h	16823;"	d
CCU2_CLK_APB0_USART0_CFG_AUTO_Pos	inc/lpc18xx.h	16822;"	d
CCU2_CLK_APB0_USART0_CFG_RUN_Msk	inc/lpc18xx.h	16821;"	d
CCU2_CLK_APB0_USART0_CFG_RUN_Pos	inc/lpc18xx.h	16820;"	d
CCU2_CLK_APB0_USART0_CFG_WAKEUP_Msk	inc/lpc18xx.h	16825;"	d
CCU2_CLK_APB0_USART0_CFG_WAKEUP_Pos	inc/lpc18xx.h	16824;"	d
CCU2_CLK_APB0_USART0_STAT_AUTO_Msk	inc/lpc18xx.h	16831;"	d
CCU2_CLK_APB0_USART0_STAT_AUTO_Pos	inc/lpc18xx.h	16830;"	d
CCU2_CLK_APB0_USART0_STAT_RUN_Msk	inc/lpc18xx.h	16829;"	d
CCU2_CLK_APB0_USART0_STAT_RUN_Pos	inc/lpc18xx.h	16828;"	d
CCU2_CLK_APB0_USART0_STAT_WAKEUP_Msk	inc/lpc18xx.h	16833;"	d
CCU2_CLK_APB0_USART0_STAT_WAKEUP_Pos	inc/lpc18xx.h	16832;"	d
CCU2_CLK_APB2_SSP1_CFG_AUTO_Msk	inc/lpc18xx.h	16839;"	d
CCU2_CLK_APB2_SSP1_CFG_AUTO_Pos	inc/lpc18xx.h	16838;"	d
CCU2_CLK_APB2_SSP1_CFG_RUN_Msk	inc/lpc18xx.h	16837;"	d
CCU2_CLK_APB2_SSP1_CFG_RUN_Pos	inc/lpc18xx.h	16836;"	d
CCU2_CLK_APB2_SSP1_CFG_WAKEUP_Msk	inc/lpc18xx.h	16841;"	d
CCU2_CLK_APB2_SSP1_CFG_WAKEUP_Pos	inc/lpc18xx.h	16840;"	d
CCU2_CLK_APB2_SSP1_STAT_AUTO_Msk	inc/lpc18xx.h	16847;"	d
CCU2_CLK_APB2_SSP1_STAT_AUTO_Pos	inc/lpc18xx.h	16846;"	d
CCU2_CLK_APB2_SSP1_STAT_RUN_Msk	inc/lpc18xx.h	16845;"	d
CCU2_CLK_APB2_SSP1_STAT_RUN_Pos	inc/lpc18xx.h	16844;"	d
CCU2_CLK_APB2_SSP1_STAT_WAKEUP_Msk	inc/lpc18xx.h	16849;"	d
CCU2_CLK_APB2_SSP1_STAT_WAKEUP_Pos	inc/lpc18xx.h	16848;"	d
CCU2_CLK_APB2_USART2_CFG_AUTO_Msk	inc/lpc18xx.h	16791;"	d
CCU2_CLK_APB2_USART2_CFG_AUTO_Pos	inc/lpc18xx.h	16790;"	d
CCU2_CLK_APB2_USART2_CFG_RUN_Msk	inc/lpc18xx.h	16789;"	d
CCU2_CLK_APB2_USART2_CFG_RUN_Pos	inc/lpc18xx.h	16788;"	d
CCU2_CLK_APB2_USART2_CFG_WAKEUP_Msk	inc/lpc18xx.h	16793;"	d
CCU2_CLK_APB2_USART2_CFG_WAKEUP_Pos	inc/lpc18xx.h	16792;"	d
CCU2_CLK_APB2_USART2_STAT_AUTO_Msk	inc/lpc18xx.h	16799;"	d
CCU2_CLK_APB2_USART2_STAT_AUTO_Pos	inc/lpc18xx.h	16798;"	d
CCU2_CLK_APB2_USART2_STAT_RUN_Msk	inc/lpc18xx.h	16797;"	d
CCU2_CLK_APB2_USART2_STAT_RUN_Pos	inc/lpc18xx.h	16796;"	d
CCU2_CLK_APB2_USART2_STAT_WAKEUP_Msk	inc/lpc18xx.h	16801;"	d
CCU2_CLK_APB2_USART2_STAT_WAKEUP_Pos	inc/lpc18xx.h	16800;"	d
CCU2_CLK_APB2_USART3_CFG_AUTO_Msk	inc/lpc18xx.h	16775;"	d
CCU2_CLK_APB2_USART3_CFG_AUTO_Pos	inc/lpc18xx.h	16774;"	d
CCU2_CLK_APB2_USART3_CFG_RUN_Msk	inc/lpc18xx.h	16773;"	d
CCU2_CLK_APB2_USART3_CFG_RUN_Pos	inc/lpc18xx.h	16772;"	d
CCU2_CLK_APB2_USART3_CFG_WAKEUP_Msk	inc/lpc18xx.h	16777;"	d
CCU2_CLK_APB2_USART3_CFG_WAKEUP_Pos	inc/lpc18xx.h	16776;"	d
CCU2_CLK_APB2_USART3_STAT_AUTO_Msk	inc/lpc18xx.h	16783;"	d
CCU2_CLK_APB2_USART3_STAT_AUTO_Pos	inc/lpc18xx.h	16782;"	d
CCU2_CLK_APB2_USART3_STAT_RUN_Msk	inc/lpc18xx.h	16781;"	d
CCU2_CLK_APB2_USART3_STAT_RUN_Pos	inc/lpc18xx.h	16780;"	d
CCU2_CLK_APB2_USART3_STAT_WAKEUP_Msk	inc/lpc18xx.h	16785;"	d
CCU2_CLK_APB2_USART3_STAT_WAKEUP_Pos	inc/lpc18xx.h	16784;"	d
CCU2_CLK_APLL_CFG_AUTO_Msk	inc/lpc18xx.h	16759;"	d
CCU2_CLK_APLL_CFG_AUTO_Pos	inc/lpc18xx.h	16758;"	d
CCU2_CLK_APLL_CFG_RUN_Msk	inc/lpc18xx.h	16757;"	d
CCU2_CLK_APLL_CFG_RUN_Pos	inc/lpc18xx.h	16756;"	d
CCU2_CLK_APLL_CFG_WAKEUP_Msk	inc/lpc18xx.h	16761;"	d
CCU2_CLK_APLL_CFG_WAKEUP_Pos	inc/lpc18xx.h	16760;"	d
CCU2_CLK_APLL_STAT_AUTO_Msk	inc/lpc18xx.h	16767;"	d
CCU2_CLK_APLL_STAT_AUTO_Pos	inc/lpc18xx.h	16766;"	d
CCU2_CLK_APLL_STAT_RUN_Msk	inc/lpc18xx.h	16765;"	d
CCU2_CLK_APLL_STAT_RUN_Pos	inc/lpc18xx.h	16764;"	d
CCU2_CLK_APLL_STAT_WAKEUP_Msk	inc/lpc18xx.h	16769;"	d
CCU2_CLK_APLL_STAT_WAKEUP_Pos	inc/lpc18xx.h	16768;"	d
CCU2_CLK_SDIO_CFG_AUTO_Msk	inc/lpc18xx.h	16871;"	d
CCU2_CLK_SDIO_CFG_AUTO_Pos	inc/lpc18xx.h	16870;"	d
CCU2_CLK_SDIO_CFG_RUN_Msk	inc/lpc18xx.h	16869;"	d
CCU2_CLK_SDIO_CFG_RUN_Pos	inc/lpc18xx.h	16868;"	d
CCU2_CLK_SDIO_CFG_WAKEUP_Msk	inc/lpc18xx.h	16873;"	d
CCU2_CLK_SDIO_CFG_WAKEUP_Pos	inc/lpc18xx.h	16872;"	d
CCU2_CLK_SDIO_STAT_AUTO_Msk	inc/lpc18xx.h	16879;"	d
CCU2_CLK_SDIO_STAT_AUTO_Pos	inc/lpc18xx.h	16878;"	d
CCU2_CLK_SDIO_STAT_RUN_Msk	inc/lpc18xx.h	16877;"	d
CCU2_CLK_SDIO_STAT_RUN_Pos	inc/lpc18xx.h	16876;"	d
CCU2_CLK_SDIO_STAT_WAKEUP_Msk	inc/lpc18xx.h	16881;"	d
CCU2_CLK_SDIO_STAT_WAKEUP_Pos	inc/lpc18xx.h	16880;"	d
CCU2_PM_PD_Msk	inc/lpc18xx.h	16739;"	d
CCU2_PM_PD_Pos	inc/lpc18xx.h	16738;"	d
CC_OPT	Makefile	/^CC_OPT:=-c -mcpu=cortex-m3 -nostartfiles -nodefaultlibs -mthumb -Wno-all \\$/;"	m
CC_OPT_SPDOP	Makefile	/^CC_OPT_SPDOP:=-c -mcpu=cortex-m3 -nostartfiles -nodefaultlibs -mthumb -Wno-all \\$/;"	m
CC_OPT_UNOP	Makefile	/^CC_OPT_UNOP:=-c -mcpu=cortex-m3 -nostartfiles -nodefaultlibs -mthumb -Wno-all \\$/;"	m
CC_S_OPT	Makefile	/^CC_S_OPT:=-S -dp -mcpu=cortex-m3 -nostartfiles -nodefaultlibs -mthumb -Wno-all \\$/;"	m
CDETECT	inc/lpc18xx.h	/^  __I  uint32_t CDETECT;                    \/*!< (@ 0x40004050) Card Detect Register   *\/$/;"	m	struct:__anon25
CFSR	inc/core_cm3.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon92
CGU_BASE_APB1	inc/lpc18xx_cgu.h	/^	CGU_BASE_APB1,								\/**< APB peripheral block #1 base clock	*\/$/;"	e	enum:__anon116
CGU_BASE_APB1_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15878;"	d
CGU_BASE_APB1_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15877;"	d
CGU_BASE_APB1_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15880;"	d
CGU_BASE_APB1_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15879;"	d
CGU_BASE_APB1_CLK_PD_Msk	inc/lpc18xx.h	15876;"	d
CGU_BASE_APB1_CLK_PD_Pos	inc/lpc18xx.h	15875;"	d
CGU_BASE_APB3	inc/lpc18xx_cgu.h	/^	CGU_BASE_APB3,								\/**< APB peripheral block #3 base clock	*\/$/;"	e	enum:__anon116
CGU_BASE_APB3_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15886;"	d
CGU_BASE_APB3_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15885;"	d
CGU_BASE_APB3_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15888;"	d
CGU_BASE_APB3_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15887;"	d
CGU_BASE_APB3_CLK_PD_Msk	inc/lpc18xx.h	15884;"	d
CGU_BASE_APB3_CLK_PD_Pos	inc/lpc18xx.h	15883;"	d
CGU_BASE_APLL	inc/lpc18xx_cgu.h	/^	CGU_BASE_APLL = CGU_BASE_CLKOUT + 5,$/;"	e	enum:__anon116
CGU_BASE_APLL_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15966;"	d
CGU_BASE_APLL_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15965;"	d
CGU_BASE_APLL_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15968;"	d
CGU_BASE_APLL_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15967;"	d
CGU_BASE_APLL_CLK_PD_Msk	inc/lpc18xx.h	15964;"	d
CGU_BASE_APLL_CLK_PD_Pos	inc/lpc18xx.h	15963;"	d
CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15974;"	d
CGU_BASE_CGU_OUT0_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15973;"	d
CGU_BASE_CGU_OUT0_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15976;"	d
CGU_BASE_CGU_OUT0_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15975;"	d
CGU_BASE_CGU_OUT0_CLK_PD_Msk	inc/lpc18xx.h	15972;"	d
CGU_BASE_CGU_OUT0_CLK_PD_Pos	inc/lpc18xx.h	15971;"	d
CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15982;"	d
CGU_BASE_CGU_OUT1_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15981;"	d
CGU_BASE_CGU_OUT1_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15984;"	d
CGU_BASE_CGU_OUT1_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15983;"	d
CGU_BASE_CGU_OUT1_CLK_PD_Msk	inc/lpc18xx.h	15980;"	d
CGU_BASE_CGU_OUT1_CLK_PD_Pos	inc/lpc18xx.h	15979;"	d
CGU_BASE_CLKOUT	inc/lpc18xx_cgu.h	/^	CGU_BASE_CLKOUT,							\/**< CLKOUT base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_ENET_CSR	inc/lpc18xx_cgu.h	/^	CGU_BASE_ENET_CSR,$/;"	e	enum:__anon116
CGU_BASE_LCD	inc/lpc18xx_cgu.h	/^	CGU_BASE_LCD,								\/**< LCD base clock					*\/$/;"	e	enum:__anon116
CGU_BASE_LCD_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15894;"	d
CGU_BASE_LCD_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15893;"	d
CGU_BASE_LCD_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15896;"	d
CGU_BASE_LCD_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15895;"	d
CGU_BASE_LCD_CLK_PD_Msk	inc/lpc18xx.h	15892;"	d
CGU_BASE_LCD_CLK_PD_Pos	inc/lpc18xx.h	15891;"	d
CGU_BASE_M3	inc/lpc18xx_cgu.h	/^	CGU_BASE_M3,								\/**< ARM Cortex-M3 Core base clock 	*\/$/;"	e	enum:__anon116
CGU_BASE_M3_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15846;"	d
CGU_BASE_M3_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15845;"	d
CGU_BASE_M3_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15848;"	d
CGU_BASE_M3_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15847;"	d
CGU_BASE_M3_CLK_PD_Msk	inc/lpc18xx.h	15844;"	d
CGU_BASE_M3_CLK_PD_Pos	inc/lpc18xx.h	15843;"	d
CGU_BASE_OUT0	inc/lpc18xx_cgu.h	/^	CGU_BASE_OUT0,$/;"	e	enum:__anon116
CGU_BASE_OUT1	inc/lpc18xx_cgu.h	/^	CGU_BASE_OUT1,$/;"	e	enum:__anon116
CGU_BASE_OUT_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15958;"	d
CGU_BASE_OUT_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15957;"	d
CGU_BASE_OUT_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15960;"	d
CGU_BASE_OUT_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15959;"	d
CGU_BASE_OUT_CLK_PD_Msk	inc/lpc18xx.h	15956;"	d
CGU_BASE_OUT_CLK_PD_Pos	inc/lpc18xx.h	15955;"	d
CGU_BASE_PERIPH_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15830;"	d
CGU_BASE_PERIPH_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15829;"	d
CGU_BASE_PERIPH_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15832;"	d
CGU_BASE_PERIPH_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15831;"	d
CGU_BASE_PERIPH_CLK_PD_Msk	inc/lpc18xx.h	15828;"	d
CGU_BASE_PERIPH_CLK_PD_Pos	inc/lpc18xx.h	15827;"	d
CGU_BASE_PHY_RX	inc/lpc18xx_cgu.h	/^	CGU_BASE_PHY_RX = CGU_BASE_SPIFI + 2,		\/**< Ethernet PHY Rx base clock		*\/$/;"	e	enum:__anon116
CGU_BASE_PHY_RX_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15862;"	d
CGU_BASE_PHY_RX_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15861;"	d
CGU_BASE_PHY_RX_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15864;"	d
CGU_BASE_PHY_RX_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15863;"	d
CGU_BASE_PHY_RX_CLK_PD_Msk	inc/lpc18xx.h	15860;"	d
CGU_BASE_PHY_RX_CLK_PD_Pos	inc/lpc18xx.h	15859;"	d
CGU_BASE_PHY_TX	inc/lpc18xx_cgu.h	/^	CGU_BASE_PHY_TX,							\/**< Ethernet PHY Tx base clock		*\/$/;"	e	enum:__anon116
CGU_BASE_PHY_TX_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15870;"	d
CGU_BASE_PHY_TX_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15869;"	d
CGU_BASE_PHY_TX_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15872;"	d
CGU_BASE_PHY_TX_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15871;"	d
CGU_BASE_PHY_TX_CLK_PD_Msk	inc/lpc18xx.h	15868;"	d
CGU_BASE_PHY_TX_CLK_PD_Pos	inc/lpc18xx.h	15867;"	d
CGU_BASE_SAFE	inc/lpc18xx_cgu.h	/^	CGU_BASE_SAFE,								\/**< Base save clock (always on) for WDT *\/$/;"	e	enum:__anon116
CGU_BASE_SAFE_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15814;"	d
CGU_BASE_SAFE_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15813;"	d
CGU_BASE_SAFE_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15816;"	d
CGU_BASE_SAFE_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15815;"	d
CGU_BASE_SAFE_CLK_PD_Msk	inc/lpc18xx.h	15812;"	d
CGU_BASE_SAFE_CLK_PD_Pos	inc/lpc18xx.h	15811;"	d
CGU_BASE_SDIO	inc/lpc18xx_cgu.h	/^	CGU_BASE_SDIO,								\/**< SDIO base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_SDIO_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15902;"	d
CGU_BASE_SDIO_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15901;"	d
CGU_BASE_SDIO_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15904;"	d
CGU_BASE_SDIO_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15903;"	d
CGU_BASE_SDIO_CLK_PD_Msk	inc/lpc18xx.h	15900;"	d
CGU_BASE_SDIO_CLK_PD_Pos	inc/lpc18xx.h	15899;"	d
CGU_BASE_SPIFI	inc/lpc18xx_cgu.h	/^	CGU_BASE_SPIFI,								\/**< SPIFI base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_SPIFI_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15854;"	d
CGU_BASE_SPIFI_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15853;"	d
CGU_BASE_SPIFI_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15856;"	d
CGU_BASE_SPIFI_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15855;"	d
CGU_BASE_SPIFI_CLK_PD_Msk	inc/lpc18xx.h	15852;"	d
CGU_BASE_SPIFI_CLK_PD_Pos	inc/lpc18xx.h	15851;"	d
CGU_BASE_SSP0	inc/lpc18xx_cgu.h	/^	CGU_BASE_SSP0,								\/**< SSP0 base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_SSP0_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15910;"	d
CGU_BASE_SSP0_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15909;"	d
CGU_BASE_SSP0_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15912;"	d
CGU_BASE_SSP0_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15911;"	d
CGU_BASE_SSP0_CLK_PD_Msk	inc/lpc18xx.h	15908;"	d
CGU_BASE_SSP0_CLK_PD_Pos	inc/lpc18xx.h	15907;"	d
CGU_BASE_SSP1	inc/lpc18xx_cgu.h	/^	CGU_BASE_SSP1,								\/**< SSP1 base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_SSP1_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15918;"	d
CGU_BASE_SSP1_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15917;"	d
CGU_BASE_SSP1_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15920;"	d
CGU_BASE_SSP1_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15919;"	d
CGU_BASE_SSP1_CLK_PD_Msk	inc/lpc18xx.h	15916;"	d
CGU_BASE_SSP1_CLK_PD_Pos	inc/lpc18xx.h	15915;"	d
CGU_BASE_UART0	inc/lpc18xx_cgu.h	/^	CGU_BASE_UART0,								\/**< UART0 base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_UART0_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15926;"	d
CGU_BASE_UART0_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15925;"	d
CGU_BASE_UART0_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15928;"	d
CGU_BASE_UART0_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15927;"	d
CGU_BASE_UART0_CLK_PD_Msk	inc/lpc18xx.h	15924;"	d
CGU_BASE_UART0_CLK_PD_Pos	inc/lpc18xx.h	15923;"	d
CGU_BASE_UART1	inc/lpc18xx_cgu.h	/^	CGU_BASE_UART1,								\/**< UART1 base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_UART1_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15934;"	d
CGU_BASE_UART1_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15933;"	d
CGU_BASE_UART1_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15936;"	d
CGU_BASE_UART1_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15935;"	d
CGU_BASE_UART1_CLK_PD_Msk	inc/lpc18xx.h	15932;"	d
CGU_BASE_UART1_CLK_PD_Pos	inc/lpc18xx.h	15931;"	d
CGU_BASE_UART2	inc/lpc18xx_cgu.h	/^	CGU_BASE_UART2,								\/**< UART2 base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_UART2_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15942;"	d
CGU_BASE_UART2_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15941;"	d
CGU_BASE_UART2_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15944;"	d
CGU_BASE_UART2_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15943;"	d
CGU_BASE_UART2_CLK_PD_Msk	inc/lpc18xx.h	15940;"	d
CGU_BASE_UART2_CLK_PD_Pos	inc/lpc18xx.h	15939;"	d
CGU_BASE_UART3	inc/lpc18xx_cgu.h	/^	CGU_BASE_UART3,								\/**< UART3 base clock				*\/$/;"	e	enum:__anon116
CGU_BASE_UART3_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15950;"	d
CGU_BASE_UART3_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15949;"	d
CGU_BASE_UART3_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15952;"	d
CGU_BASE_UART3_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15951;"	d
CGU_BASE_UART3_CLK_PD_Msk	inc/lpc18xx.h	15948;"	d
CGU_BASE_UART3_CLK_PD_Pos	inc/lpc18xx.h	15947;"	d
CGU_BASE_USB0	inc/lpc18xx_cgu.h	/^	CGU_BASE_USB0,								\/**< USB0 base clock 				*\/$/;"	e	enum:__anon116
CGU_BASE_USB0_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15822;"	d
CGU_BASE_USB0_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15821;"	d
CGU_BASE_USB0_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15824;"	d
CGU_BASE_USB0_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15823;"	d
CGU_BASE_USB0_CLK_PD_Msk	inc/lpc18xx.h	15820;"	d
CGU_BASE_USB0_CLK_PD_Pos	inc/lpc18xx.h	15819;"	d
CGU_BASE_USB1	inc/lpc18xx_cgu.h	/^	CGU_BASE_USB1 = CGU_BASE_USB0 + 2,			\/**< USB1 base clock 				*\/$/;"	e	enum:__anon116
CGU_BASE_USB1_CLK_AUTOBLOCK_Msk	inc/lpc18xx.h	15838;"	d
CGU_BASE_USB1_CLK_AUTOBLOCK_Pos	inc/lpc18xx.h	15837;"	d
CGU_BASE_USB1_CLK_CLK_SEL_Msk	inc/lpc18xx.h	15840;"	d
CGU_BASE_USB1_CLK_CLK_SEL_Pos	inc/lpc18xx.h	15839;"	d
CGU_BASE_USB1_CLK_PD_Msk	inc/lpc18xx.h	15836;"	d
CGU_BASE_USB1_CLK_PD_Pos	inc/lpc18xx.h	15835;"	d
CGU_CLKSRC_32KHZ_OSC	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_32KHZ_OSC = 0,					\/**< 32KHz oscillator clock source 	*\/$/;"	e	enum:__anon116
CGU_CLKSRC_ENET_RX_CLK	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_ENET_RX_CLK,						\/**< Ethernet receive clock source 	*\/$/;"	e	enum:__anon116
CGU_CLKSRC_ENET_TX_CLK	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_ENET_TX_CLK,						\/**< Ethernet transmit clock source *\/$/;"	e	enum:__anon116
CGU_CLKSRC_GP_CLKIN	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_GP_CLKIN,						\/**< General purpose clock source 	*\/$/;"	e	enum:__anon116
CGU_CLKSRC_IDIVA	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_IDIVA = CGU_CLKSRC_PLL1 + 3,		\/**< IDIVA clock source				*\/$/;"	e	enum:__anon116
CGU_CLKSRC_IDIVB	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_IDIVB,							\/**< IDIVB clock source				*\/$/;"	e	enum:__anon116
CGU_CLKSRC_IDIVC	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_IDIVC,							\/**< IDIVC clock source				*\/$/;"	e	enum:__anon116
CGU_CLKSRC_IDIVD	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_IDIVD,							\/**< IDIVD clock source				*\/$/;"	e	enum:__anon116
CGU_CLKSRC_IDIVE	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_IDIVE,							\/**< IDIVE clock source				*\/$/;"	e	enum:__anon116
CGU_CLKSRC_IRC	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_IRC,								\/**< IRC 12 Mhz clock source 		*\/$/;"	e	enum:__anon116
CGU_CLKSRC_NUM	inc/lpc18xx_cgu.h	62;"	d
CGU_CLKSRC_PLL0	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_PLL0,							\/**< PLL0 (USB0) clock source		*\/$/;"	e	enum:__anon116
CGU_CLKSRC_PLL0_AUDIO	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_PLL0_AUDIO,$/;"	e	enum:__anon116
CGU_CLKSRC_PLL1	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_PLL1,							\/**< PLL1 clock source				*\/$/;"	e	enum:__anon116
CGU_CLKSRC_TCK	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_TCK,								\/**< TCK clock source 				*\/$/;"	e	enum:__anon116
CGU_CLKSRC_XTAL_OSC	inc/lpc18xx_cgu.h	/^	CGU_CLKSRC_XTAL_OSC,						\/**< Crystal oscillator clock source*\/$/;"	e	enum:__anon116
CGU_CTRL_AUTOBLOCK_MASK	inc/lpc18xx_cgu.h	72;"	d
CGU_CTRL_EN_MASK	inc/lpc18xx_cgu.h	68;"	d
CGU_CTRL_SRC_MASK	inc/lpc18xx_cgu.h	70;"	d
CGU_ENTITY_NONE	inc/lpc18xx_cgu.h	52;"	d
CGU_ENTITY_NUM	inc/lpc18xx_cgu.h	/^	CGU_ENTITY_NUM								\/**< Number or clock source entity	*\/$/;"	e	enum:__anon116
CGU_ENTITY_T	inc/lpc18xx_cgu.h	/^} CGU_ENTITY_T;$/;"	t	typeref:enum:__anon116
CGU_ERROR	inc/lpc18xx_cgu.h	/^} CGU_ERROR;$/;"	t	typeref:enum:__anon119
CGU_ERROR_CONNECT_TOGETHER	inc/lpc18xx_cgu.h	/^	CGU_ERROR_CONNECT_TOGETHER,$/;"	e	enum:__anon119
CGU_ERROR_FREQ_OUTOF_RANGE	inc/lpc18xx_cgu.h	/^	CGU_ERROR_FREQ_OUTOF_RANGE,$/;"	e	enum:__anon119
CGU_ERROR_INVALID_CLOCK_SOURCE	inc/lpc18xx_cgu.h	/^	CGU_ERROR_INVALID_CLOCK_SOURCE,$/;"	e	enum:__anon119
CGU_ERROR_INVALID_ENTITY	inc/lpc18xx_cgu.h	/^	CGU_ERROR_INVALID_ENTITY,$/;"	e	enum:__anon119
CGU_ERROR_INVALID_PARAM	inc/lpc18xx_cgu.h	/^	CGU_ERROR_INVALID_PARAM,$/;"	e	enum:__anon119
CGU_ERROR_PLL550M_NOSOLUTION	inc/lpc18xx_cgu.h	/^	CGU_ERROR_PLL550M_NOSOLUTION$/;"	e	enum:__anon119
CGU_ERROR_SUCCESS	inc/lpc18xx_cgu.h	/^	CGU_ERROR_SUCCESS = 0,$/;"	e	enum:__anon119
CGU_FREQ_MON_CLK_SEL_Msk	inc/lpc18xx.h	15642;"	d
CGU_FREQ_MON_CLK_SEL_Pos	inc/lpc18xx.h	15641;"	d
CGU_FREQ_MON_FCNT_Msk	inc/lpc18xx.h	15638;"	d
CGU_FREQ_MON_FCNT_Pos	inc/lpc18xx.h	15637;"	d
CGU_FREQ_MON_MEAS_Msk	inc/lpc18xx.h	15640;"	d
CGU_FREQ_MON_MEAS_Pos	inc/lpc18xx.h	15639;"	d
CGU_FREQ_MON_RCNT_Msk	inc/lpc18xx.h	15636;"	d
CGU_FREQ_MON_RCNT_Pos	inc/lpc18xx.h	15635;"	d
CGU_IDIVA_CTRL_AUTOBLOCK_Msk	inc/lpc18xx.h	15766;"	d
CGU_IDIVA_CTRL_AUTOBLOCK_Pos	inc/lpc18xx.h	15765;"	d
CGU_IDIVA_CTRL_CLK_SEL_Msk	inc/lpc18xx.h	15768;"	d
CGU_IDIVA_CTRL_CLK_SEL_Pos	inc/lpc18xx.h	15767;"	d
CGU_IDIVA_CTRL_IDIV_Msk	inc/lpc18xx.h	15764;"	d
CGU_IDIVA_CTRL_IDIV_Pos	inc/lpc18xx.h	15763;"	d
CGU_IDIVA_CTRL_PD_Msk	inc/lpc18xx.h	15762;"	d
CGU_IDIVA_CTRL_PD_Pos	inc/lpc18xx.h	15761;"	d
CGU_IDIVB_CTRL_AUTOBLOCK_Msk	inc/lpc18xx.h	15776;"	d
CGU_IDIVB_CTRL_AUTOBLOCK_Pos	inc/lpc18xx.h	15775;"	d
CGU_IDIVB_CTRL_CLK_SEL_Msk	inc/lpc18xx.h	15778;"	d
CGU_IDIVB_CTRL_CLK_SEL_Pos	inc/lpc18xx.h	15777;"	d
CGU_IDIVB_CTRL_IDIV_Msk	inc/lpc18xx.h	15774;"	d
CGU_IDIVB_CTRL_IDIV_Pos	inc/lpc18xx.h	15773;"	d
CGU_IDIVB_CTRL_PD_Msk	inc/lpc18xx.h	15772;"	d
CGU_IDIVB_CTRL_PD_Pos	inc/lpc18xx.h	15771;"	d
CGU_IDIVC_CTRL_AUTOBLOCK_Msk	inc/lpc18xx.h	15786;"	d
CGU_IDIVC_CTRL_AUTOBLOCK_Pos	inc/lpc18xx.h	15785;"	d
CGU_IDIVC_CTRL_CLK_SEL_Msk	inc/lpc18xx.h	15788;"	d
CGU_IDIVC_CTRL_CLK_SEL_Pos	inc/lpc18xx.h	15787;"	d
CGU_IDIVC_CTRL_IDIV_Msk	inc/lpc18xx.h	15784;"	d
CGU_IDIVC_CTRL_IDIV_Pos	inc/lpc18xx.h	15783;"	d
CGU_IDIVC_CTRL_PD_Msk	inc/lpc18xx.h	15782;"	d
CGU_IDIVC_CTRL_PD_Pos	inc/lpc18xx.h	15781;"	d
CGU_IDIVD_CTRL_AUTOBLOCK_Msk	inc/lpc18xx.h	15796;"	d
CGU_IDIVD_CTRL_AUTOBLOCK_Pos	inc/lpc18xx.h	15795;"	d
CGU_IDIVD_CTRL_CLK_SEL_Msk	inc/lpc18xx.h	15798;"	d
CGU_IDIVD_CTRL_CLK_SEL_Pos	inc/lpc18xx.h	15797;"	d
CGU_IDIVD_CTRL_IDIV_Msk	inc/lpc18xx.h	15794;"	d
CGU_IDIVD_CTRL_IDIV_Pos	inc/lpc18xx.h	15793;"	d
CGU_IDIVD_CTRL_PD_Msk	inc/lpc18xx.h	15792;"	d
CGU_IDIVD_CTRL_PD_Pos	inc/lpc18xx.h	15791;"	d
CGU_IDIVE_CTRL_AUTOBLOCK_Msk	inc/lpc18xx.h	15806;"	d
CGU_IDIVE_CTRL_AUTOBLOCK_Pos	inc/lpc18xx.h	15805;"	d
CGU_IDIVE_CTRL_CLK_SEL_Msk	inc/lpc18xx.h	15808;"	d
CGU_IDIVE_CTRL_CLK_SEL_Pos	inc/lpc18xx.h	15807;"	d
CGU_IDIVE_CTRL_IDIV_Msk	inc/lpc18xx.h	15804;"	d
CGU_IDIVE_CTRL_IDIV_Pos	inc/lpc18xx.h	15803;"	d
CGU_IDIVE_CTRL_PD_Msk	inc/lpc18xx.h	15802;"	d
CGU_IDIVE_CTRL_PD_Pos	inc/lpc18xx.h	15801;"	d
CGU_Init	src/lpc18xx_cgu.c	/^uint32_t CGU_Init(void)$/;"	f
CGU_PERIPHERAL_ADC0	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_ADC0 = 0,					\/**< ADC0 		*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_ADC1	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_ADC1,						\/**< ADC1 		*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_AES	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_AES,							\/**< AES		*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_APB1_BUS	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_APB1_BUS,					\/**< APB1 bus			*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_APB3_BUS	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_APB3_BUS,					\/**< APB3 bus			*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_CAN	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_CAN,							\/**< CAN 				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_CREG	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_CREG,						\/**< CREG				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_DAC	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_DAC,							\/**< DAC				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_DMA	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_DMA,							\/**< DMA				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_EMC	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_EMC,							\/**< EMC				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_ETHERNET	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_ETHERNET,					\/**< Ethernet			*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_ETHERNET_TX	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_ETHERNET_TX, \/\/HIDE			\/**< Ethernet transmit 	*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_GPIO	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_GPIO,						\/**< GPIO				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_I2C0	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_I2C0,						\/**< I2C0				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_I2C1	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_I2C1,						\/**< I2C1				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_I2S	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_I2S,							\/**< I2S				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_LCD	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_LCD,							\/**< LCD				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_M3CORE	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_M3CORE,						\/**< ARM Cortex-M3 Core	*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_M3_BUS	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_M3_BUS,						\/**< ARM Cortex-M3 Bus	*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_MOTOCON	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_MOTOCON,						\/**< Motor Control 		*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_NUM	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_NUM$/;"	e	enum:__anon118
CGU_PERIPHERAL_QEI	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_QEI,							\/**< QEI				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_RITIMER	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_RITIMER,						\/**< RIT Timer			*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_S	inc/lpc18xx_cgu.h	/^} CGU_PERIPHERAL_S;$/;"	t	typeref:struct:__anon120
CGU_PERIPHERAL_SCT	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_SCT,							\/**< SCT				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_SCU	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_SCU,							\/**< SCU				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_SDIO	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_SDIO,						\/**< SDIO				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_SPIFI	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_SPIFI,						\/**< SPIFI				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_SSP0	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_SSP0,						\/**< SSP0				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_SSP1	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_SSP1,						\/**< SSP1				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_T	inc/lpc18xx_cgu.h	/^} CGU_PERIPHERAL_T;$/;"	t	typeref:enum:__anon118
CGU_PERIPHERAL_TIMER0	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_TIMER0,						\/**< TIMER 0 			*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_TIMER1	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_TIMER1,						\/**< TIMER 1			*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_TIMER2	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_TIMER2,						\/**< TIMER 2			*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_TIMER3	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_TIMER3,						\/**< TIMER 3			*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_UART0	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_UART0,						\/**< UART0				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_UART1	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_UART1,						\/**< UART1				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_UART2	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_UART2,						\/**< UART2				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_UART3	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_UART3,						\/**< UART3				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_USB0	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_USB0,						\/**< USB0				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_USB1	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_USB1,						\/**< USB1				*\/$/;"	e	enum:__anon118
CGU_PERIPHERAL_WWDT	inc/lpc18xx_cgu.h	/^	CGU_PERIPHERAL_WWDT,						\/**< WWDT				*\/$/;"	e	enum:__anon118
CGU_PLL0AUDIO_CTRL_AUTOBLOCK_Msk	inc/lpc18xx.h	15712;"	d
CGU_PLL0AUDIO_CTRL_AUTOBLOCK_Pos	inc/lpc18xx.h	15711;"	d
CGU_PLL0AUDIO_CTRL_BYPASS_Msk	inc/lpc18xx.h	15702;"	d
CGU_PLL0AUDIO_CTRL_BYPASS_Pos	inc/lpc18xx.h	15701;"	d
CGU_PLL0AUDIO_CTRL_CLKEN_Msk	inc/lpc18xx.h	15708;"	d
CGU_PLL0AUDIO_CTRL_CLKEN_Pos	inc/lpc18xx.h	15707;"	d
CGU_PLL0AUDIO_CTRL_CLK_SEL_Msk	inc/lpc18xx.h	15720;"	d
CGU_PLL0AUDIO_CTRL_CLK_SEL_Pos	inc/lpc18xx.h	15719;"	d
CGU_PLL0AUDIO_CTRL_DIRECTI_Msk	inc/lpc18xx.h	15704;"	d
CGU_PLL0AUDIO_CTRL_DIRECTI_Pos	inc/lpc18xx.h	15703;"	d
CGU_PLL0AUDIO_CTRL_DIRECTO_Msk	inc/lpc18xx.h	15706;"	d
CGU_PLL0AUDIO_CTRL_DIRECTO_Pos	inc/lpc18xx.h	15705;"	d
CGU_PLL0AUDIO_CTRL_FRM_Msk	inc/lpc18xx.h	15710;"	d
CGU_PLL0AUDIO_CTRL_FRM_Pos	inc/lpc18xx.h	15709;"	d
CGU_PLL0AUDIO_CTRL_MOD_PD_Msk	inc/lpc18xx.h	15718;"	d
CGU_PLL0AUDIO_CTRL_MOD_PD_Pos	inc/lpc18xx.h	15717;"	d
CGU_PLL0AUDIO_CTRL_PD_Msk	inc/lpc18xx.h	15700;"	d
CGU_PLL0AUDIO_CTRL_PD_Pos	inc/lpc18xx.h	15699;"	d
CGU_PLL0AUDIO_CTRL_PLLFRAQ_REQ_Msk	inc/lpc18xx.h	15714;"	d
CGU_PLL0AUDIO_CTRL_PLLFRAQ_REQ_Pos	inc/lpc18xx.h	15713;"	d
CGU_PLL0AUDIO_CTRL_SEL_EXT_Msk	inc/lpc18xx.h	15716;"	d
CGU_PLL0AUDIO_CTRL_SEL_EXT_Pos	inc/lpc18xx.h	15715;"	d
CGU_PLL0AUDIO_FRAC_PLLFRACT_CTRL_Msk	inc/lpc18xx.h	15734;"	d
CGU_PLL0AUDIO_FRAC_PLLFRACT_CTRL_Pos	inc/lpc18xx.h	15733;"	d
CGU_PLL0AUDIO_MDIV_MDEC_Msk	inc/lpc18xx.h	15724;"	d
CGU_PLL0AUDIO_MDIV_MDEC_Pos	inc/lpc18xx.h	15723;"	d
CGU_PLL0AUDIO_NP_DIV_NDEC_Msk	inc/lpc18xx.h	15730;"	d
CGU_PLL0AUDIO_NP_DIV_NDEC_Pos	inc/lpc18xx.h	15729;"	d
CGU_PLL0AUDIO_NP_DIV_PDEC_Msk	inc/lpc18xx.h	15728;"	d
CGU_PLL0AUDIO_NP_DIV_PDEC_Pos	inc/lpc18xx.h	15727;"	d
CGU_PLL0AUDIO_STAT_FR_Msk	inc/lpc18xx.h	15696;"	d
CGU_PLL0AUDIO_STAT_FR_Pos	inc/lpc18xx.h	15695;"	d
CGU_PLL0AUDIO_STAT_LOCK_Msk	inc/lpc18xx.h	15694;"	d
CGU_PLL0AUDIO_STAT_LOCK_Pos	inc/lpc18xx.h	15693;"	d
CGU_PLL0USB_CTRL_AUTOBLOCK_Msk	inc/lpc18xx.h	15672;"	d
CGU_PLL0USB_CTRL_AUTOBLOCK_Pos	inc/lpc18xx.h	15671;"	d
CGU_PLL0USB_CTRL_BYPASS_Msk	inc/lpc18xx.h	15662;"	d
CGU_PLL0USB_CTRL_BYPASS_Pos	inc/lpc18xx.h	15661;"	d
CGU_PLL0USB_CTRL_CLKEN_Msk	inc/lpc18xx.h	15668;"	d
CGU_PLL0USB_CTRL_CLKEN_Pos	inc/lpc18xx.h	15667;"	d
CGU_PLL0USB_CTRL_CLK_SEL_Msk	inc/lpc18xx.h	15674;"	d
CGU_PLL0USB_CTRL_CLK_SEL_Pos	inc/lpc18xx.h	15673;"	d
CGU_PLL0USB_CTRL_DIRECTI_Msk	inc/lpc18xx.h	15664;"	d
CGU_PLL0USB_CTRL_DIRECTI_Pos	inc/lpc18xx.h	15663;"	d
CGU_PLL0USB_CTRL_DIRECTO_Msk	inc/lpc18xx.h	15666;"	d
CGU_PLL0USB_CTRL_DIRECTO_Pos	inc/lpc18xx.h	15665;"	d
CGU_PLL0USB_CTRL_FRM_Msk	inc/lpc18xx.h	15670;"	d
CGU_PLL0USB_CTRL_FRM_Pos	inc/lpc18xx.h	15669;"	d
CGU_PLL0USB_CTRL_PD_Msk	inc/lpc18xx.h	15660;"	d
CGU_PLL0USB_CTRL_PD_Pos	inc/lpc18xx.h	15659;"	d
CGU_PLL0USB_MDIV_MDEC_Msk	inc/lpc18xx.h	15678;"	d
CGU_PLL0USB_MDIV_MDEC_Pos	inc/lpc18xx.h	15677;"	d
CGU_PLL0USB_MDIV_SELI_Msk	inc/lpc18xx.h	15682;"	d
CGU_PLL0USB_MDIV_SELI_Pos	inc/lpc18xx.h	15681;"	d
CGU_PLL0USB_MDIV_SELP_Msk	inc/lpc18xx.h	15680;"	d
CGU_PLL0USB_MDIV_SELP_Pos	inc/lpc18xx.h	15679;"	d
CGU_PLL0USB_MDIV_SELR_Msk	inc/lpc18xx.h	15684;"	d
CGU_PLL0USB_MDIV_SELR_Pos	inc/lpc18xx.h	15683;"	d
CGU_PLL0USB_NP_DIV_NDEC_Msk	inc/lpc18xx.h	15690;"	d
CGU_PLL0USB_NP_DIV_NDEC_Pos	inc/lpc18xx.h	15689;"	d
CGU_PLL0USB_NP_DIV_PDEC_Msk	inc/lpc18xx.h	15688;"	d
CGU_PLL0USB_NP_DIV_PDEC_Pos	inc/lpc18xx.h	15687;"	d
CGU_PLL0USB_STAT_FR_Msk	inc/lpc18xx.h	15656;"	d
CGU_PLL0USB_STAT_FR_Pos	inc/lpc18xx.h	15655;"	d
CGU_PLL0USB_STAT_LOCK_Msk	inc/lpc18xx.h	15654;"	d
CGU_PLL0USB_STAT_LOCK_Pos	inc/lpc18xx.h	15653;"	d
CGU_PLL0_MODE	inc/lpc18xx_cgu.h	/^}CGU_PLL0_MODE;$/;"	t	typeref:enum:__anon117
CGU_PLL0_MODE_1a	inc/lpc18xx_cgu.h	/^	CGU_PLL0_MODE_1a$/;"	e	enum:__anon117
CGU_PLL0_MODE_1b	inc/lpc18xx_cgu.h	/^	CGU_PLL0_MODE_1b,$/;"	e	enum:__anon117
CGU_PLL0_MODE_1c	inc/lpc18xx_cgu.h	/^	CGU_PLL0_MODE_1c,$/;"	e	enum:__anon117
CGU_PLL0_MODE_1d	inc/lpc18xx_cgu.h	/^	CGU_PLL0_MODE_1d = 0,$/;"	e	enum:__anon117
CGU_PLL1_BYPASS_MASK	inc/lpc18xx_cgu.h	80;"	d
CGU_PLL1_CTRL_AUTOBLOCK_Msk	inc/lpc18xx.h	15752;"	d
CGU_PLL1_CTRL_AUTOBLOCK_Pos	inc/lpc18xx.h	15751;"	d
CGU_PLL1_CTRL_BYPASS_Msk	inc/lpc18xx.h	15744;"	d
CGU_PLL1_CTRL_BYPASS_Pos	inc/lpc18xx.h	15743;"	d
CGU_PLL1_CTRL_CLK_SEL_Msk	inc/lpc18xx.h	15758;"	d
CGU_PLL1_CTRL_CLK_SEL_Pos	inc/lpc18xx.h	15757;"	d
CGU_PLL1_CTRL_DIRECT_Msk	inc/lpc18xx.h	15748;"	d
CGU_PLL1_CTRL_DIRECT_Pos	inc/lpc18xx.h	15747;"	d
CGU_PLL1_CTRL_FBSEL_Msk	inc/lpc18xx.h	15746;"	d
CGU_PLL1_CTRL_FBSEL_Pos	inc/lpc18xx.h	15745;"	d
CGU_PLL1_CTRL_MSEL_Msk	inc/lpc18xx.h	15756;"	d
CGU_PLL1_CTRL_MSEL_Pos	inc/lpc18xx.h	15755;"	d
CGU_PLL1_CTRL_NSEL_Msk	inc/lpc18xx.h	15754;"	d
CGU_PLL1_CTRL_NSEL_Pos	inc/lpc18xx.h	15753;"	d
CGU_PLL1_CTRL_PD_Msk	inc/lpc18xx.h	15742;"	d
CGU_PLL1_CTRL_PD_Pos	inc/lpc18xx.h	15741;"	d
CGU_PLL1_CTRL_PSEL_Msk	inc/lpc18xx.h	15750;"	d
CGU_PLL1_CTRL_PSEL_Pos	inc/lpc18xx.h	15749;"	d
CGU_PLL1_DIRECT_MASK	inc/lpc18xx_cgu.h	82;"	d
CGU_PLL1_FBSEL_MASK	inc/lpc18xx_cgu.h	78;"	d
CGU_PLL1_STAT_LOCK_Msk	inc/lpc18xx.h	15738;"	d
CGU_PLL1_STAT_LOCK_Pos	inc/lpc18xx.h	15737;"	d
CGU_XTAL_OSC_CTRL_BYPASS_Msk	inc/lpc18xx.h	15648;"	d
CGU_XTAL_OSC_CTRL_BYPASS_Pos	inc/lpc18xx.h	15647;"	d
CGU_XTAL_OSC_CTRL_ENABLE_Msk	inc/lpc18xx.h	15646;"	d
CGU_XTAL_OSC_CTRL_ENABLE_Pos	inc/lpc18xx.h	15645;"	d
CGU_XTAL_OSC_CTRL_HF_Msk	inc/lpc18xx.h	15650;"	d
CGU_XTAL_OSC_CTRL_HF_Pos	inc/lpc18xx.h	15649;"	d
CHAR	inc/lpc_types.h	/^typedef char CHAR;$/;"	t
CHECK_PARAM	inc/lpc18xx_libcfg.h	139;"	d
CHECK_PARAM	inc/lpc18xx_libcfg.h	141;"	d
CHIPID	inc/lpc18xx.h	/^  __I  uint32_t CHIPID;                     \/*!< (@ 0x40043200) Part ID                *\/$/;"	m	struct:__anon50
CIENF	inc/lpc18xx.h	/^  __O  uint32_t  CIENF;                     \/*!< (@ 0x40087018) Clear Pin Interrupt Enable Falling Edge \/ Active Level address *\/$/;"	m	struct:__anon69
CIENR	inc/lpc18xx.h	/^  __O  uint32_t  CIENR;                     \/*!< (@ 0x4008700C) Clear Pin Interrupt Enable (Rising) register *\/$/;"	m	struct:__anon69
CIIR	inc/lpc18xx.h	/^  __IO uint32_t CIIR;                       \/*!< (@ 0x4004600C) Counter Increment Interrupt Register *\/$/;"	m	struct:__anon52
CLKDIV	inc/lpc18xx.h	/^  __IO uint32_t CLKDIV;                     \/*!< (@ 0x40004008) Clock Divider Register *\/$/;"	m	struct:__anon25
CLKDIV	inc/lpc18xx.h	/^  __IO uint32_t CLKDIV;                     \/*!< (@ 0x400E2180) CAN clock divider register *\/$/;"	m	struct:__anon74
CLKENA	inc/lpc18xx.h	/^  __IO uint32_t CLKENA;                     \/*!< (@ 0x40004010) Clock Enable Register  *\/$/;"	m	struct:__anon25
CLKSRC	inc/lpc18xx.h	/^  __IO uint32_t CLKSRC;                     \/*!< (@ 0x4000400C) SD Clock Source Register *\/$/;"	m	struct:__anon25
CLK_ABP1_I2C0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_ABP1_I2C0_CFG;          \/*!< (@ 0x40051210) CLK_ABP1_I2C0 clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB0_SSP0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB0_SSP0_CFG;          \/*!< (@ 0x40052700) CLK_APB0_SSP0 clock configuration register *\/$/;"	m	struct:__anon55
CLK_APB0_SSP0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB0_SSP0_STAT;         \/*!< (@ 0x40052704) CLK_APB0_SSP0 clock status register *\/$/;"	m	struct:__anon55
CLK_APB0_UART1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB0_UART1_CFG;         \/*!< (@ 0x40052400) CLK_APB2_UART1 clock configuration register *\/$/;"	m	struct:__anon55
CLK_APB0_UART1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB0_UART1_STAT;        \/*!< (@ 0x40052404) CLK_APB0_UART1 clock status register *\/$/;"	m	struct:__anon55
CLK_APB0_USART0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB0_USART0_CFG;        \/*!< (@ 0x40052500) CLK_APB2_USART0 clock configuration register *\/$/;"	m	struct:__anon55
CLK_APB0_USART0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB0_USART0_STAT;       \/*!< (@ 0x40052504) CLK_APB0_USART0 clock status register *\/$/;"	m	struct:__anon55
CLK_APB1_BUS_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB1_BUS_CFG;           \/*!< (@ 0x40051200) CLK_APB1_BUS clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB1_BUS_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB1_BUS_STAT;          \/*!< (@ 0x40051204) CLK_APB1_BUS clock status register *\/$/;"	m	struct:__anon54
CLK_APB1_CAN1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB1_CAN1_CFG;          \/*!< (@ 0x40051220) CLK_APB1_CAN1 clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB1_CAN1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB1_CAN1_STAT;         \/*!< (@ 0x40051224) CLK_APB1_CAN1 clock status register *\/$/;"	m	struct:__anon54
CLK_APB1_I2C0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB1_I2C0_STAT;         \/*!< (@ 0x40051214) CLK_APB1_I2C0 clock status register *\/$/;"	m	struct:__anon54
CLK_APB1_I2S_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB1_I2S_CFG;           \/*!< (@ 0x40051218) CLK_APB1_I2S clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB1_I2S_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB1_I2S_STAT;          \/*!< (@ 0x4005121C) CLK_APB1_I2S clock status register *\/$/;"	m	struct:__anon54
CLK_APB1_MOTOCONPWM_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB1_MOTOCONPWM_CFG;    \/*!< (@ 0x40051208) CLK_APB1_MOTOCONPWM clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB1_MOTOCONPWM_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB1_MOTOCONPWM_STAT;   \/*!< (@ 0x4005120C) CLK_APB1_MOTOCONPWM clock status register *\/$/;"	m	struct:__anon54
CLK_APB2_SSP1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB2_SSP1_CFG;          \/*!< (@ 0x40052600) CLK_APB2_SSP1 clock configuration register *\/$/;"	m	struct:__anon55
CLK_APB2_SSP1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB2_SSP1_STAT;         \/*!< (@ 0x40052604) CLK_APB2_SSP1 clock status register *\/$/;"	m	struct:__anon55
CLK_APB2_USART2_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB2_USART2_CFG;        \/*!< (@ 0x40052300) CLK_APB2_USART2 clock configuration register *\/$/;"	m	struct:__anon55
CLK_APB2_USART2_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB2_USART2_STAT;       \/*!< (@ 0x40052304) CLK_APB2_USART clock status register *\/$/;"	m	struct:__anon55
CLK_APB2_USART3_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB2_USART3_CFG;        \/*!< (@ 0x40052200) CLK_APB2_USART3 clock configuration register *\/$/;"	m	struct:__anon55
CLK_APB2_USART3_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB2_USART3_STAT;       \/*!< (@ 0x40052204) CLK_APB2_USART3 clock status register *\/$/;"	m	struct:__anon55
CLK_APB3_ADC0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB3_ADC0_CFG;          \/*!< (@ 0x40051118) CLK_APB3_ADC0 clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB3_ADC0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB3_ADC0_STAT;         \/*!< (@ 0x4005111C) CLK_APB3_ADC0 clock status register *\/$/;"	m	struct:__anon54
CLK_APB3_ADC1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB3_ADC1_CFG;          \/*!< (@ 0x40051120) CLK_APB3_ADC1 clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB3_ADC1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB3_ADC1_STAT;         \/*!< (@ 0x40051124) CLK_APB3_ADC1 clock status register *\/$/;"	m	struct:__anon54
CLK_APB3_BUS_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB3_BUS_CFG;           \/*!< (@ 0x40051100) CLK_APB3_BUS clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB3_BUS_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB3_BUS_STAT;          \/*!< (@ 0x40051104) CLK_APB3_BUS clock status register *\/$/;"	m	struct:__anon54
CLK_APB3_CAN0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB3_CAN0_CFG;          \/*!< (@ 0x40051128) CLK_APB3_CAN0 clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB3_CAN0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB3_CAN0_STAT;         \/*!< (@ 0x4005112C) CLK_APB3_CAN0 clock status register *\/$/;"	m	struct:__anon54
CLK_APB3_DAC_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB3_DAC_CFG;           \/*!< (@ 0x40051110) CLK_APB3_DAC clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB3_DAC_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB3_DAC_STAT;          \/*!< (@ 0x40051114) CLK_APB3_DAC clock status register *\/$/;"	m	struct:__anon54
CLK_APB3_I2C1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APB3_I2C1_CFG;          \/*!< (@ 0x40051108) CLK_APB3_I2C1 clock configuration register *\/$/;"	m	struct:__anon54
CLK_APB3_I2C1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APB3_I2C1_STAT;         \/*!< (@ 0x4005110C) CLK_APB3_I2C1 clock status register *\/$/;"	m	struct:__anon54
CLK_APLL_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_APLL_CFG;               \/*!< (@ 0x40052100) CLK_APLL clock configuration register *\/$/;"	m	struct:__anon55
CLK_APLL_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_APLL_STAT;              \/*!< (@ 0x40052104) CLK_APLL clock status register *\/$/;"	m	struct:__anon55
CLK_M3_BUS_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_BUS_CFG;             \/*!< (@ 0x40051400) CLK_M3_BUS clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_BUS_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_BUS_STAT;            \/*!< (@ 0x40051404) CLK_M3_BUSclock status register *\/$/;"	m	struct:__anon54
CLK_M3_CREG_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_CREG_CFG;            \/*!< (@ 0x40051538) CLK_M3_CREGclock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_CREG_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_CREG_STAT;           \/*!< (@ 0x4005153C) CLK_M3_CREG clock status register *\/$/;"	m	struct:__anon54
CLK_M3_DMA_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_DMA_CFG;             \/*!< (@ 0x40051440) CLK_M3_DMA clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_DMA_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_DMA_STAT;            \/*!< (@ 0x40051444) CLK_M3_DMA clock status register *\/$/;"	m	struct:__anon54
CLK_M3_EMCDIV_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_EMCDIV_CFG;          \/*!< (@ 0x40051478) CLK_M3_EMCDIV clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_EMCDIV_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_EMCDIV_STAT;         \/*!< (@ 0x4005147C) CLK_M3_EMCDIV clock status register *\/$/;"	m	struct:__anon54
CLK_M3_EMC_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_EMC_CFG;             \/*!< (@ 0x40051430) CLK_M3_EMC clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_EMC_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_EMC_STAT;            \/*!< (@ 0x40051434) CLK_M3_EMC clock status register *\/$/;"	m	struct:__anon54
CLK_M3_ETHERNET_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_ETHERNET_CFG;        \/*!< (@ 0x40051420) CLK_M3_ETHERNET clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_ETHERNET_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_ETHERNET_STAT;       \/*!< (@ 0x40051424) CLK_M3_ETHERNET clock status register *\/$/;"	m	struct:__anon54
CLK_M3_GPIO_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_GPIO_CFG;            \/*!< (@ 0x40051410) CLK_M3_GPIO clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_GPIO_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_GPIO_STAT;           \/*!< (@ 0x40051414) CLK_M3_GPIO clock status register *\/$/;"	m	struct:__anon54
CLK_M3_LCD_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_LCD_CFG;             \/*!< (@ 0x40051418) CLK_M3_LCD clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_LCD_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_LCD_STAT;            \/*!< (@ 0x4005141C) CLK_M3_LCD clock status register *\/$/;"	m	struct:__anon54
CLK_M3_M3CORE_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_M3CORE_CFG;          \/*!< (@ 0x40051448) CLK_M3_M3CORE clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_M3CORE_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_M3CORE_STAT;         \/*!< (@ 0x4005144C) CLK_M3_M3CORE clock status register *\/$/;"	m	struct:__anon54
CLK_M3_QEI_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_QEI_CFG;             \/*!< (@ 0x40051630) CLK_M3_QEIclock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_QEI_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_QEI_STAT;            \/*!< (@ 0x40051634) CLK_M3_QEI clock status register *\/$/;"	m	struct:__anon54
CLK_M3_RITIMER_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_RITIMER_CFG;         \/*!< (@ 0x40051600) CLK_M3_RITIMER clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_RITIMER_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_RITIMER_STAT;        \/*!< (@ 0x40051604) CLK_M3_RITIMER clock status register *\/$/;"	m	struct:__anon54
CLK_M3_SCT_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_SCT_CFG;             \/*!< (@ 0x40051468) CLK_M3_SCT clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_SCT_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_SCT_STAT;            \/*!< (@ 0x4005146C) CLK_M3_SCT clock status register *\/$/;"	m	struct:__anon54
CLK_M3_SCU_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_SCU_CFG;             \/*!< (@ 0x40051530) CLK_M3_SCU clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_SCU_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_SCU_STAT;            \/*!< (@ 0x40051534) CLK_SCU_XXX clock status register *\/$/;"	m	struct:__anon54
CLK_M3_SDIO_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_SDIO_CFG;            \/*!< (@ 0x40051438) CLK_M3_SDIO clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_SDIO_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_SDIO_STAT;           \/*!< (@ 0x4005143C) CLK_M3_SDIO clock status register *\/$/;"	m	struct:__anon54
CLK_M3_SPIFI_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_SPIFI_CFG;           \/*!< (@ 0x40051408) CLK_M3_SPIFI clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_SPIFI_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_SPIFI_STAT;          \/*!< (@ 0x4005140C) CLK_M3_SPIFI clock status register *\/$/;"	m	struct:__anon54
CLK_M3_SSP0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_SSP0_CFG;            \/*!< (@ 0x40051518) CLK_M3_SSP0 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_SSP0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_SSP0_STAT;           \/*!< (@ 0x4005151C) CLK_M3_SSP0 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_SSP1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_SSP1_CFG;            \/*!< (@ 0x40051628) CLK_M3_SSP1 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_SSP1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_SSP1_STAT;           \/*!< (@ 0x4005162C) CLK_M3_SSP1 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_TIMER0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_TIMER0_CFG;          \/*!< (@ 0x40051520) CLK_M3_TIMER0 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_TIMER0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_TIMER0_STAT;         \/*!< (@ 0x40051524) CLK_M3_TIMER0 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_TIMER1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_TIMER1_CFG;          \/*!< (@ 0x40051528) CLK_M3_TIMER1clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_TIMER1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_TIMER1_STAT;         \/*!< (@ 0x4005152C) CLK_M3_TIMER1 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_TIMER2_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_TIMER2_CFG;          \/*!< (@ 0x40051618) CLK_M3_TIMER2 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_TIMER2_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_TIMER2_STAT;         \/*!< (@ 0x4005161C) CLK_M3_TIMER2 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_TIMER3_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_TIMER3_CFG;          \/*!< (@ 0x40051620) CLK_M3_TIMER3 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_TIMER3_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_TIMER3_STAT;         \/*!< (@ 0x40051624) CLK_M3_TIMER3 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_UART1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_UART1_CFG;           \/*!< (@ 0x40051510) CLK_M3_UART1 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_UART1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_UART1_STAT;          \/*!< (@ 0x40051514) CLK_M3_UART1 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_USART0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_USART0_CFG;          \/*!< (@ 0x40051508) CLK_M3_USART0 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_USART0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_USART0_STAT;         \/*!< (@ 0x4005150C) CLK_M3_USART0 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_USART2_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_USART2_CFG;          \/*!< (@ 0x40051608) CLK_M3_USART2 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_USART2_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_USART2_STAT;         \/*!< (@ 0x4005160C) CLK_M3_USART2 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_USART3_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_USART3_CFG;          \/*!< (@ 0x40051610) CLK_M3_USART3 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_USART3_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_USART3_STAT;         \/*!< (@ 0x40051614) CLK_M3_USART3 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_USB0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_USB0_CFG;            \/*!< (@ 0x40051428) CLK_M3_USB0 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_USB0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_USB0_STAT;           \/*!< (@ 0x4005142C) CLK_M3_USB0 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_USB1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_USB1_CFG;            \/*!< (@ 0x40051470) CLK_M3_USB1 clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_USB1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_USB1_STAT;           \/*!< (@ 0x40051474) CLK_M3_USB1 clock status register *\/$/;"	m	struct:__anon54
CLK_M3_WWDT_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_M3_WWDT_CFG;            \/*!< (@ 0x40051500) CLK_M3_WWDT clock configuration register *\/$/;"	m	struct:__anon54
CLK_M3_WWDT_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_M3_WWDT_STAT;           \/*!< (@ 0x40051504) CLK_M3_WWDT clock status register *\/$/;"	m	struct:__anon54
CLK_SDIO_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_SDIO_CFG;               \/*!< (@ 0x40052800) CLK_SDIO clock configuration register *\/$/;"	m	struct:__anon55
CLK_SDIO_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_SDIO_STAT;              \/*!< (@ 0x40052804) CLK_SDIO clock status register *\/$/;"	m	struct:__anon55
CLK_SPIFI_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_SPIFI_CFG;              \/*!< (@ 0x40051300) CLK_SPIFI clock configuration register *\/$/;"	m	struct:__anon54
CLK_SPIFI_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_SPIFI_STAT;             \/*!< (@ 0x40051304) CLK_APB1_SPIFI clock status register *\/$/;"	m	struct:__anon54
CLK_USB0_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_USB0_CFG;               \/*!< (@ 0x40051800) CLK_M3_USB0 clock configuration register *\/$/;"	m	struct:__anon54
CLK_USB0_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_USB0_STAT;              \/*!< (@ 0x40051804) CLK_USB0 clock status register *\/$/;"	m	struct:__anon54
CLK_USB1_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_USB1_CFG;               \/*!< (@ 0x40051900) CLK_USB1 clock configuration register *\/$/;"	m	struct:__anon54
CLK_USB1_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_USB1_STAT;              \/*!< (@ 0x40051904) CLK_USB1 clock status register *\/$/;"	m	struct:__anon54
CLK_VADC_CFG	inc/lpc18xx.h	/^  __IO uint32_t CLK_VADC_CFG;               \/*!< (@ 0x40051B00) CLK_VADC clock configuration register *\/$/;"	m	struct:__anon54
CLK_VADC_STAT	inc/lpc18xx.h	/^  __I  uint32_t CLK_VADC_STAT;              \/*!< (@ 0x40051B04) CLK_VADC clock status register *\/$/;"	m	struct:__anon54
CLR	inc/lpc18xx.h	/^        uint32_t CLR;                   \/* Output n Clear Register *\/$/;"	m	struct:__anon3::__anon23
CLR	inc/lpc18xx.h	/^  __O  uint32_t CLR;                        \/*!< (@ 0x400C6FE8) Interrupt status clear register *\/$/;"	m	struct:__anon78
CLR	inc/lpc18xx.h	/^  __O  uint32_t CLR[8];                     \/*!< (@ 0x400F6280) Clear port n           *\/$/;"	m	struct:__anon82
CLR_EN	inc/lpc18xx.h	/^  __O  uint32_t CLR_EN;                     \/*!< (@ 0x40040FD8) Interrupt clear enable register *\/$/;"	m	struct:__anon47
CLR_EN	inc/lpc18xx.h	/^  __O  uint32_t CLR_EN;                     \/*!< (@ 0x40044FD8) Event clear enable register *\/$/;"	m	struct:__anon51
CLR_STAT	inc/lpc18xx.h	/^  __O  uint32_t CLR_STAT;                   \/*!< (@ 0x40040FE8) Clear register         *\/$/;"	m	struct:__anon47
CLR_STAT	inc/lpc18xx.h	/^  __O  uint32_t CLR_STAT;                   \/*!< (@ 0x40044FE8) Clear register         *\/$/;"	m	struct:__anon51
CMD	inc/lpc18xx.h	/^  __IO uint32_t CMD;                        \/*!< (@ 0x4000402C) Command Register       *\/$/;"	m	struct:__anon25
CMDARG	inc/lpc18xx.h	/^  __IO uint32_t CMDARG;                     \/*!< (@ 0x40004028) Command Argument Register *\/$/;"	m	struct:__anon25
CMPOS0	inc/lpc18xx.h	/^  __IO uint32_t CMPOS0;                     \/*!< (@ 0x400C6014) position compare register 0 *\/$/;"	m	struct:__anon78
CMPOS1	inc/lpc18xx.h	/^  __IO uint32_t CMPOS1;                     \/*!< (@ 0x400C6018) position compare register 1 *\/$/;"	m	struct:__anon78
CMPOS2	inc/lpc18xx.h	/^  __IO uint32_t CMPOS2;                     \/*!< (@ 0x400C601C) position compare register 2 *\/$/;"	m	struct:__anon78
CNTCON	inc/lpc18xx.h	/^  __I  uint32_t CNTCON;                     \/*!< (@ 0x400A005C) Count Control read address *\/$/;"	m	struct:__anon71
CNTCON_CLR	inc/lpc18xx.h	/^  __O  uint32_t CNTCON_CLR;                 \/*!< (@ 0x400A0064) Count Control clear address *\/$/;"	m	struct:__anon71
CNTCON_SET	inc/lpc18xx.h	/^  __O  uint32_t CNTCON_SET;                 \/*!< (@ 0x400A0060) Count Control set address *\/$/;"	m	struct:__anon71
CNTL	inc/lpc18xx.h	/^  __IO uint32_t CNTL;                       \/*!< (@ 0x400E2000) CAN control            *\/$/;"	m	struct:__anon74
CNTVAL	inc/lpc18xx.h	/^  __IO uint32_t CNTVAL;                     \/*!< (@ 0x400E1008) DAC counter value register. *\/$/;"	m	struct:__anon80
COMPVAL	inc/lpc18xx.h	/^  __IO uint32_t COMPVAL;                    \/*!< (@ 0x400C0000) Compare register       *\/$/;"	m	struct:__anon77
CON	inc/lpc18xx.h	/^  __I  uint32_t CON;                        \/*!< (@ 0x400A0000) PWM Control read address *\/$/;"	m	struct:__anon71
CON	inc/lpc18xx.h	/^  __O  uint32_t CON;                        \/*!< (@ 0x400C6000) Control register       *\/$/;"	m	struct:__anon78
CONCLR	inc/lpc18xx.h	/^  __O  uint32_t CONCLR;                     \/*!< (@ 0x400xx018) I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register. *\/$/;"	m	struct:__anon72
CONEN	inc/lpc18xx.h	/^    __IO uint32_t CONEN;                \/* 0x0F8 conflict enable register *\/$/;"	m	struct:__anon3
CONF	inc/lpc18xx.h	/^  __IO uint32_t CONF;                       \/*!< (@ 0x400C6008) Configuration register *\/$/;"	m	struct:__anon78
CONFIG	inc/lpc18xx.h	/^    __IO  uint32_t CONFIG;              \/* 0x000 Configuration Register *\/$/;"	m	struct:__anon3
CONFIG	inc/lpc18xx.h	/^  __IO uint32_t CONFIG;                     \/*!< (@ 0x40002030) DMA Configuration Register *\/$/;"	m	struct:__anon24
CONFIG	inc/lpc18xx.h	/^  __IO uint32_t CONFIG;                     \/*!< (@ 0x40005008) Configures operation of the memory controller. *\/$/;"	m	struct:__anon26
CONFIG_SCT_nEV	inc/lpc18xx.h	178;"	d
CONFIG_SCT_nOU	inc/lpc18xx.h	180;"	d
CONFIG_SCT_nRG	inc/lpc18xx.h	179;"	d
CONFLAG	inc/lpc18xx.h	/^    __IO uint32_t CONFLAG;              \/* 0x0FC conflict flag register *\/$/;"	m	struct:__anon3
CONSET	inc/lpc18xx.h	/^  __IO uint32_t CONSET;                     \/*!< (@ 0x400xx000) I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register. *\/$/;"	m	struct:__anon72
CONTROL	inc/lpc18xx.h	/^  __IO uint32_t CONTROL;                    \/*!< (@ 0x40005000) Controls operation of the memory controller. *\/$/;"	m	struct:__anon26
CONTROL_Type	inc/core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon89
CON_CLR	inc/lpc18xx.h	/^  __O  uint32_t CON_CLR;                    \/*!< (@ 0x400A0008) PWM Control clear address *\/$/;"	m	struct:__anon71
CON_SET	inc/lpc18xx.h	/^  __O  uint32_t CON_SET;                    \/*!< (@ 0x400A0004) PWM Control set address *\/$/;"	m	struct:__anon71
COUNTER	inc/lpc18xx.h	/^  __IO uint32_t COUNTER;                    \/*!< (@ 0x400C000C) 32-bit counter         *\/$/;"	m	struct:__anon77
COUNT_H	inc/lpc18xx.h	/^            __IO uint16_t COUNT_H;      \/* 0x042 counter register for counter H *\/$/;"	m	struct:__anon3::__anon6::__anon7
COUNT_L	inc/lpc18xx.h	/^            __IO uint16_t COUNT_L;      \/* 0x040 counter register for counter L *\/$/;"	m	struct:__anon3::__anon6::__anon7
COUNT_U	inc/lpc18xx.h	/^        __IO uint32_t COUNT_U;          \/* 0x040 counter register *\/$/;"	m	union:__anon3::__anon6
CPACR	inc/core_cm3.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon92
CPSR	inc/lpc18xx.h	/^  __IO uint32_t CPSR;                       \/*!< (@ 0x400xx010) Clock Prescale Register *\/$/;"	m	struct:__anon66
CPUID	inc/core_cm3.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon92
CR	inc/lpc18xx.h	/^  __IO uint32_t CR;                         \/*!< (@ 0x400E1000) DAC register. Holds the conversion data. *\/$/;"	m	struct:__anon80
CR	inc/lpc18xx.h	/^  __IO uint32_t CR;                         \/*!< (@ 0x400Ex000) A\/D Control Register. The AD0CR register must be written to select the operating mode before A\/D conversion can occur. *\/$/;"	m	struct:__anon81
CR	inc/lpc18xx.h	/^  __IO uint32_t CR[4];                      \/*!< (@ 0x400xx02C) Capture Register. CR is loaded with the value of TC when there is an event on the CAPn.0 input. *\/$/;"	m	struct:__anon67
CR0	inc/lpc18xx.h	/^  __IO uint32_t CR0;                        \/*!< (@ 0x400xx000) Control Register 0. Selects the serial clock rate, bus type, and data size. *\/$/;"	m	struct:__anon66
CR1	inc/lpc18xx.h	/^  __IO uint32_t CR1;                        \/*!< (@ 0x400xx004) Control Register 1. Selects master\/slave and other modes. *\/$/;"	m	struct:__anon66
CREG0	inc/lpc18xx.h	/^  __IO uint32_t CREG0;                      \/*!< (@ 0x40043004) Chip configuration register 32 kHz oscillator output and BOD control register. *\/$/;"	m	struct:__anon50
CREG5	inc/lpc18xx.h	/^  __IO uint32_t CREG5;                      \/*!< (@ 0x40043118) Chip configuration register 5. Controls JTAG access. *\/$/;"	m	struct:__anon50
CREG6	inc/lpc18xx.h	/^  __IO uint32_t  CREG6;                     \/*!< (@ 0x4004312C) Chip configuration register 6 *\/$/;"	m	struct:__anon50
CREG_CHIPID_ID_Msk	inc/lpc18xx.h	15168;"	d
CREG_CHIPID_ID_Pos	inc/lpc18xx.h	15167;"	d
CREG_CREG0_32KHZPD_Msk	inc/lpc18xx.h	15090;"	d
CREG_CREG0_32KHZPD_Pos	inc/lpc18xx.h	15089;"	d
CREG_CREG0_ALARMCTRL_Msk	inc/lpc18xx.h	15094;"	d
CREG_CREG0_ALARMCTRL_Pos	inc/lpc18xx.h	15093;"	d
CREG_CREG0_BODLVL1_Msk	inc/lpc18xx.h	15096;"	d
CREG_CREG0_BODLVL1_Pos	inc/lpc18xx.h	15095;"	d
CREG_CREG0_BODLVL2_Msk	inc/lpc18xx.h	15098;"	d
CREG_CREG0_BODLVL2_Pos	inc/lpc18xx.h	15097;"	d
CREG_CREG0_EN1KHZ_Msk	inc/lpc18xx.h	15084;"	d
CREG_CREG0_EN1KHZ_Pos	inc/lpc18xx.h	15083;"	d
CREG_CREG0_EN32KHZ_Msk	inc/lpc18xx.h	15086;"	d
CREG_CREG0_EN32KHZ_Pos	inc/lpc18xx.h	15085;"	d
CREG_CREG0_RESET32KHZ_Msk	inc/lpc18xx.h	15088;"	d
CREG_CREG0_RESET32KHZ_Pos	inc/lpc18xx.h	15087;"	d
CREG_CREG0_USB0PHY_Msk	inc/lpc18xx.h	15092;"	d
CREG_CREG0_USB0PHY_Pos	inc/lpc18xx.h	15091;"	d
CREG_CREG0_WAKEUP0CTRL_Msk	inc/lpc18xx.h	15100;"	d
CREG_CREG0_WAKEUP0CTRL_Pos	inc/lpc18xx.h	15099;"	d
CREG_CREG0_WAKEUP1CTRL_Msk	inc/lpc18xx.h	15102;"	d
CREG_CREG0_WAKEUP1CTRL_Pos	inc/lpc18xx.h	15101;"	d
CREG_CREG5_M3TAPSEL_Msk	inc/lpc18xx.h	15110;"	d
CREG_CREG5_M3TAPSEL_Pos	inc/lpc18xx.h	15109;"	d
CREG_CREG6_EMC_CLK_SEL_Msk	inc/lpc18xx.h	15164;"	d
CREG_CREG6_EMC_CLK_SEL_Pos	inc/lpc18xx.h	15163;"	d
CREG_CREG6_ETHMODE_Msk	inc/lpc18xx.h	15152;"	d
CREG_CREG6_ETHMODE_Pos	inc/lpc18xx.h	15151;"	d
CREG_CREG6_I2S0_RX_SCK_IN_SEL_Msk	inc/lpc18xx.h	15158;"	d
CREG_CREG6_I2S0_RX_SCK_IN_SEL_Pos	inc/lpc18xx.h	15157;"	d
CREG_CREG6_I2S0_TX_SCK_IN_SEL_Msk	inc/lpc18xx.h	15156;"	d
CREG_CREG6_I2S0_TX_SCK_IN_SEL_Pos	inc/lpc18xx.h	15155;"	d
CREG_CREG6_I2S1_RX_SCK_IN_SEL_Msk	inc/lpc18xx.h	15162;"	d
CREG_CREG6_I2S1_RX_SCK_IN_SEL_Pos	inc/lpc18xx.h	15161;"	d
CREG_CREG6_I2S1_TX_SCK_IN_SEL_Msk	inc/lpc18xx.h	15160;"	d
CREG_CREG6_I2S1_TX_SCK_IN_SEL_Pos	inc/lpc18xx.h	15159;"	d
CREG_CREG6_TIMCTRL_Msk	inc/lpc18xx.h	15154;"	d
CREG_CREG6_TIMCTRL_Pos	inc/lpc18xx.h	15153;"	d
CREG_DMAMUX_DMAMUXCH0_Msk	inc/lpc18xx.h	15114;"	d
CREG_DMAMUX_DMAMUXCH0_Pos	inc/lpc18xx.h	15113;"	d
CREG_DMAMUX_DMAMUXCH10_Msk	inc/lpc18xx.h	15134;"	d
CREG_DMAMUX_DMAMUXCH10_Pos	inc/lpc18xx.h	15133;"	d
CREG_DMAMUX_DMAMUXCH11_Msk	inc/lpc18xx.h	15136;"	d
CREG_DMAMUX_DMAMUXCH11_Pos	inc/lpc18xx.h	15135;"	d
CREG_DMAMUX_DMAMUXCH12_Msk	inc/lpc18xx.h	15138;"	d
CREG_DMAMUX_DMAMUXCH12_Pos	inc/lpc18xx.h	15137;"	d
CREG_DMAMUX_DMAMUXCH13_Msk	inc/lpc18xx.h	15140;"	d
CREG_DMAMUX_DMAMUXCH13_Pos	inc/lpc18xx.h	15139;"	d
CREG_DMAMUX_DMAMUXCH14_Msk	inc/lpc18xx.h	15142;"	d
CREG_DMAMUX_DMAMUXCH14_Pos	inc/lpc18xx.h	15141;"	d
CREG_DMAMUX_DMAMUXCH15_Msk	inc/lpc18xx.h	15144;"	d
CREG_DMAMUX_DMAMUXCH15_Pos	inc/lpc18xx.h	15143;"	d
CREG_DMAMUX_DMAMUXCH1_Msk	inc/lpc18xx.h	15116;"	d
CREG_DMAMUX_DMAMUXCH1_Pos	inc/lpc18xx.h	15115;"	d
CREG_DMAMUX_DMAMUXCH2_Msk	inc/lpc18xx.h	15118;"	d
CREG_DMAMUX_DMAMUXCH2_Pos	inc/lpc18xx.h	15117;"	d
CREG_DMAMUX_DMAMUXCH3_Msk	inc/lpc18xx.h	15120;"	d
CREG_DMAMUX_DMAMUXCH3_Pos	inc/lpc18xx.h	15119;"	d
CREG_DMAMUX_DMAMUXCH4_Msk	inc/lpc18xx.h	15122;"	d
CREG_DMAMUX_DMAMUXCH4_Pos	inc/lpc18xx.h	15121;"	d
CREG_DMAMUX_DMAMUXCH5_Msk	inc/lpc18xx.h	15124;"	d
CREG_DMAMUX_DMAMUXCH5_Pos	inc/lpc18xx.h	15123;"	d
CREG_DMAMUX_DMAMUXCH6_Msk	inc/lpc18xx.h	15126;"	d
CREG_DMAMUX_DMAMUXCH6_Pos	inc/lpc18xx.h	15125;"	d
CREG_DMAMUX_DMAMUXCH7_Msk	inc/lpc18xx.h	15128;"	d
CREG_DMAMUX_DMAMUXCH7_Pos	inc/lpc18xx.h	15127;"	d
CREG_DMAMUX_DMAMUXCH8_Msk	inc/lpc18xx.h	15130;"	d
CREG_DMAMUX_DMAMUXCH8_Pos	inc/lpc18xx.h	15129;"	d
CREG_DMAMUX_DMAMUXCH9_Msk	inc/lpc18xx.h	15132;"	d
CREG_DMAMUX_DMAMUXCH9_Pos	inc/lpc18xx.h	15131;"	d
CREG_ETBCFG_ETB_Msk	inc/lpc18xx.h	15148;"	d
CREG_ETBCFG_ETB_Pos	inc/lpc18xx.h	15147;"	d
CREG_IRCTRM_TRM_Msk	inc/lpc18xx.h	15080;"	d
CREG_IRCTRM_TRM_Pos	inc/lpc18xx.h	15079;"	d
CREG_M3MEMMAP_M3MAP_Msk	inc/lpc18xx.h	15106;"	d
CREG_M3MEMMAP_M3MAP_Pos	inc/lpc18xx.h	15105;"	d
CRSR_CFG	inc/lpc18xx.h	/^  __IO uint32_t CRSR_CFG;                   \/*!< (@ 0x40008C04) Cursor Configuration register *\/$/;"	m	struct:__anon45
CRSR_CLIP	inc/lpc18xx.h	/^  __IO uint32_t CRSR_CLIP;                  \/*!< (@ 0x40008C14) Cursor Clip Position register *\/$/;"	m	struct:__anon45
CRSR_CTRL	inc/lpc18xx.h	/^  __IO uint32_t CRSR_CTRL;                  \/*!< (@ 0x40008C00) Cursor Control register *\/$/;"	m	struct:__anon45
CRSR_IMG	inc/lpc18xx.h	/^  __IO uint32_t CRSR_IMG[256];              \/*!< (@ 0x40008800) Cursor Image registers *\/$/;"	m	struct:__anon45
CRSR_INTCLR	inc/lpc18xx.h	/^  __O  uint32_t CRSR_INTCLR;                \/*!< (@ 0x40008C24) Cursor Interrupt Clear register *\/$/;"	m	struct:__anon45
CRSR_INTMSK	inc/lpc18xx.h	/^  __IO uint32_t CRSR_INTMSK;                \/*!< (@ 0x40008C20) Cursor Interrupt Mask register *\/$/;"	m	struct:__anon45
CRSR_INTRAW	inc/lpc18xx.h	/^  __I  uint32_t CRSR_INTRAW;                \/*!< (@ 0x40008C28) Cursor Raw Interrupt Status register *\/$/;"	m	struct:__anon45
CRSR_INTSTAT	inc/lpc18xx.h	/^  __I  uint32_t CRSR_INTSTAT;               \/*!< (@ 0x40008C2C) Cursor Masked Interrupt Status register *\/$/;"	m	struct:__anon45
CRSR_PAL0	inc/lpc18xx.h	/^  __IO uint32_t CRSR_PAL0;                  \/*!< (@ 0x40008C08) Cursor Palette register 0 *\/$/;"	m	struct:__anon45
CRSR_PAL1	inc/lpc18xx.h	/^  __IO uint32_t CRSR_PAL1;                  \/*!< (@ 0x40008C0C) Cursor Palette register 1 *\/$/;"	m	struct:__anon45
CRSR_XY	inc/lpc18xx.h	/^  __IO uint32_t CRSR_XY;                    \/*!< (@ 0x40008C10) Cursor XY Position register *\/$/;"	m	struct:__anon45
CSW	src/mscuser.c	/^MSC_CSW CSW;                   \/* Command Status Wrapper *\/$/;"	v
CSW_CMD_FAILED	inc/msc.h	86;"	d
CSW_CMD_PASSED	inc/msc.h	85;"	d
CSW_CMD_RW	inc/msc.h	88;"	d
CSW_PHASE_ERROR	inc/msc.h	87;"	d
CTCR	inc/lpc18xx.h	/^  __IO uint32_t CTCR;                       \/*!< (@ 0x400xx070) Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting. *\/$/;"	m	struct:__anon67
CTIME0	inc/lpc18xx.h	/^  __I  uint32_t CTIME0;                     \/*!< (@ 0x40046014) Consolidated Time Register 0 *\/$/;"	m	struct:__anon52
CTIME1	inc/lpc18xx.h	/^  __I  uint32_t CTIME1;                     \/*!< (@ 0x40046018) Consolidated Time Register 1 *\/$/;"	m	struct:__anon52
CTIME2	inc/lpc18xx.h	/^  __I  uint32_t CTIME2;                     \/*!< (@ 0x4004601C) Consolidated Time Register 2 *\/$/;"	m	struct:__anon52
CTIN_0_IN	inc/lpc18xx.h	/^  __IO uint32_t  CTIN_0_IN;                 \/*!< (@ 0x400C7040) SCT CTIN_0 capture input multiplexer *\/$/;"	m	struct:__anon79
CTIN_1_IN	inc/lpc18xx.h	/^  __IO uint32_t  CTIN_1_IN;                 \/*!< (@ 0x400C7044) SCT CTIN_1 capture input multiplexer *\/$/;"	m	struct:__anon79
CTIN_2_IN	inc/lpc18xx.h	/^  __IO uint32_t  CTIN_2_IN;                 \/*!< (@ 0x400C7048) SCT CTIN_2 capture input multiplexer *\/$/;"	m	struct:__anon79
CTIN_3_IN	inc/lpc18xx.h	/^  __IO uint32_t  CTIN_3_IN;                 \/*!< (@ 0x400C704C) SCT CTIN_3 capture input multiplexer *\/$/;"	m	struct:__anon79
CTIN_4_IN	inc/lpc18xx.h	/^  __IO uint32_t  CTIN_4_IN;                 \/*!< (@ 0x400C7050) SCT CTIN_4 capture input multiplexer *\/$/;"	m	struct:__anon79
CTIN_5_IN	inc/lpc18xx.h	/^  __IO uint32_t  CTIN_5_IN;                 \/*!< (@ 0x400C7054) SCT CTIN_5 capture input multiplexer *\/$/;"	m	struct:__anon79
CTIN_6_IN	inc/lpc18xx.h	/^  __IO uint32_t  CTIN_6_IN;                 \/*!< (@ 0x400C7058) SCT CTIN_6 capture input multiplexer *\/$/;"	m	struct:__anon79
CTIN_7_IN	inc/lpc18xx.h	/^  __IO uint32_t  CTIN_7_IN;                 \/*!< (@ 0x400C705C) SCT CTIN_7 capture input multiplexer *\/$/;"	m	struct:__anon79
CTRL	inc/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon94
CTRL	inc/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon97
CTRL	inc/lpc18xx.h	/^        uint32_t CTRL;                  \/* Event Control Register *\/$/;"	m	struct:__anon3::__anon22
CTRL	inc/lpc18xx.h	/^  __IO uint32_t  CTRL;                      \/*!< (@ 0x40088000) GPIO grouped interrupt control register *\/$/;"	m	struct:__anon70
CTRL	inc/lpc18xx.h	/^  __IO uint32_t CTRL;                       \/*!< (@ 0x40004000) Control Register       *\/$/;"	m	struct:__anon25
CTRL	inc/lpc18xx.h	/^  __IO uint32_t CTRL;                       \/*!< (@ 0x40008018) LCD Control register   *\/$/;"	m	struct:__anon45
CTRL	inc/lpc18xx.h	/^  __IO uint32_t CTRL;                       \/*!< (@ 0x400C0008) Control register.      *\/$/;"	m	struct:__anon77
CTRL	inc/lpc18xx.h	/^  __IO uint32_t CTRL;                       \/*!< (@ 0x400E1004) DAC control register.  *\/$/;"	m	struct:__anon80
CTRL_H	inc/lpc18xx.h	/^            __IO uint16_t CTRL_H;       \/* 0x006 high control register *\/$/;"	m	struct:__anon3::__anon4::__anon5
CTRL_L	inc/lpc18xx.h	/^            __IO uint16_t CTRL_L;       \/* 0x004 low control register *\/$/;"	m	struct:__anon3::__anon4::__anon5
CTRL_U	inc/lpc18xx.h	/^        __IO uint32_t CTRL_U;           \/* 0x004 Control Register *\/$/;"	m	union:__anon3::__anon4
CTYPE	inc/lpc18xx.h	/^  __IO uint32_t CTYPE;                      \/*!< (@ 0x40004018) Card Type Register     *\/$/;"	m	struct:__anon25
C_CAN0_BRPE_BRPE_Msk	inc/lpc18xx.h	25981;"	d
C_CAN0_BRPE_BRPE_Pos	inc/lpc18xx.h	25980;"	d
C_CAN0_BT_BRP_Msk	inc/lpc18xx.h	25955;"	d
C_CAN0_BT_BRP_Pos	inc/lpc18xx.h	25954;"	d
C_CAN0_BT_SJW_Msk	inc/lpc18xx.h	25957;"	d
C_CAN0_BT_SJW_Pos	inc/lpc18xx.h	25956;"	d
C_CAN0_BT_TSEG1_Msk	inc/lpc18xx.h	25959;"	d
C_CAN0_BT_TSEG1_Pos	inc/lpc18xx.h	25958;"	d
C_CAN0_BT_TSEG2_Msk	inc/lpc18xx.h	25961;"	d
C_CAN0_BT_TSEG2_Pos	inc/lpc18xx.h	25960;"	d
C_CAN0_CLKDIV_CLKDIVVAL_Msk	inc/lpc18xx.h	26245;"	d
C_CAN0_CLKDIV_CLKDIVVAL_Pos	inc/lpc18xx.h	26244;"	d
C_CAN0_CNTL_CCE_Msk	inc/lpc18xx.h	25927;"	d
C_CAN0_CNTL_CCE_Pos	inc/lpc18xx.h	25926;"	d
C_CAN0_CNTL_DAR_Msk	inc/lpc18xx.h	25925;"	d
C_CAN0_CNTL_DAR_Pos	inc/lpc18xx.h	25924;"	d
C_CAN0_CNTL_EIE_Msk	inc/lpc18xx.h	25923;"	d
C_CAN0_CNTL_EIE_Pos	inc/lpc18xx.h	25922;"	d
C_CAN0_CNTL_IE_Msk	inc/lpc18xx.h	25919;"	d
C_CAN0_CNTL_IE_Pos	inc/lpc18xx.h	25918;"	d
C_CAN0_CNTL_INIT_Msk	inc/lpc18xx.h	25917;"	d
C_CAN0_CNTL_INIT_Pos	inc/lpc18xx.h	25916;"	d
C_CAN0_CNTL_SIE_Msk	inc/lpc18xx.h	25921;"	d
C_CAN0_CNTL_SIE_Pos	inc/lpc18xx.h	25920;"	d
C_CAN0_CNTL_TEST_Msk	inc/lpc18xx.h	25929;"	d
C_CAN0_CNTL_TEST_Pos	inc/lpc18xx.h	25928;"	d
C_CAN0_EC_REC_6_0_Msk	inc/lpc18xx.h	25949;"	d
C_CAN0_EC_REC_6_0_Pos	inc/lpc18xx.h	25948;"	d
C_CAN0_EC_RP_Msk	inc/lpc18xx.h	25951;"	d
C_CAN0_EC_RP_Pos	inc/lpc18xx.h	25950;"	d
C_CAN0_EC_TEC_7_0_Msk	inc/lpc18xx.h	25947;"	d
C_CAN0_EC_TEC_7_0_Pos	inc/lpc18xx.h	25946;"	d
C_CAN0_IF1_ARB1_ID15_0_Msk	inc/lpc18xx.h	26039;"	d
C_CAN0_IF1_ARB1_ID15_0_Pos	inc/lpc18xx.h	26038;"	d
C_CAN0_IF1_ARB2_DIR_Msk	inc/lpc18xx.h	26045;"	d
C_CAN0_IF1_ARB2_DIR_Pos	inc/lpc18xx.h	26044;"	d
C_CAN0_IF1_ARB2_ID28_16_Msk	inc/lpc18xx.h	26043;"	d
C_CAN0_IF1_ARB2_ID28_16_Pos	inc/lpc18xx.h	26042;"	d
C_CAN0_IF1_ARB2_MSGVAL_Msk	inc/lpc18xx.h	26049;"	d
C_CAN0_IF1_ARB2_MSGVAL_Pos	inc/lpc18xx.h	26048;"	d
C_CAN0_IF1_ARB2_XTD_Msk	inc/lpc18xx.h	26047;"	d
C_CAN0_IF1_ARB2_XTD_Pos	inc/lpc18xx.h	26046;"	d
C_CAN0_IF1_CMDMSK_R_ARB_Msk	inc/lpc18xx.h	26001;"	d
C_CAN0_IF1_CMDMSK_R_ARB_Pos	inc/lpc18xx.h	26000;"	d
C_CAN0_IF1_CMDMSK_R_CLRINTPND_Msk	inc/lpc18xx.h	25997;"	d
C_CAN0_IF1_CMDMSK_R_CLRINTPND_Pos	inc/lpc18xx.h	25996;"	d
C_CAN0_IF1_CMDMSK_R_CTRL_Msk	inc/lpc18xx.h	25999;"	d
C_CAN0_IF1_CMDMSK_R_CTRL_Pos	inc/lpc18xx.h	25998;"	d
C_CAN0_IF1_CMDMSK_R_DATA_A_Msk	inc/lpc18xx.h	25993;"	d
C_CAN0_IF1_CMDMSK_R_DATA_A_Pos	inc/lpc18xx.h	25992;"	d
C_CAN0_IF1_CMDMSK_R_DATA_B_Msk	inc/lpc18xx.h	25991;"	d
C_CAN0_IF1_CMDMSK_R_DATA_B_Pos	inc/lpc18xx.h	25990;"	d
C_CAN0_IF1_CMDMSK_R_MASK_Msk	inc/lpc18xx.h	26003;"	d
C_CAN0_IF1_CMDMSK_R_MASK_Pos	inc/lpc18xx.h	26002;"	d
C_CAN0_IF1_CMDMSK_R_NEWDAT_Msk	inc/lpc18xx.h	25995;"	d
C_CAN0_IF1_CMDMSK_R_NEWDAT_Pos	inc/lpc18xx.h	25994;"	d
C_CAN0_IF1_CMDMSK_R_WR_RD_Msk	inc/lpc18xx.h	26005;"	d
C_CAN0_IF1_CMDMSK_R_WR_RD_Pos	inc/lpc18xx.h	26004;"	d
C_CAN0_IF1_CMDMSK_W_ARB_Msk	inc/lpc18xx.h	26019;"	d
C_CAN0_IF1_CMDMSK_W_ARB_Pos	inc/lpc18xx.h	26018;"	d
C_CAN0_IF1_CMDMSK_W_CLRINTPND_Msk	inc/lpc18xx.h	26015;"	d
C_CAN0_IF1_CMDMSK_W_CLRINTPND_Pos	inc/lpc18xx.h	26014;"	d
C_CAN0_IF1_CMDMSK_W_CTRL_Msk	inc/lpc18xx.h	26017;"	d
C_CAN0_IF1_CMDMSK_W_CTRL_Pos	inc/lpc18xx.h	26016;"	d
C_CAN0_IF1_CMDMSK_W_DATA_A_Msk	inc/lpc18xx.h	26011;"	d
C_CAN0_IF1_CMDMSK_W_DATA_A_Pos	inc/lpc18xx.h	26010;"	d
C_CAN0_IF1_CMDMSK_W_DATA_B_Msk	inc/lpc18xx.h	26009;"	d
C_CAN0_IF1_CMDMSK_W_DATA_B_Pos	inc/lpc18xx.h	26008;"	d
C_CAN0_IF1_CMDMSK_W_MASK_Msk	inc/lpc18xx.h	26021;"	d
C_CAN0_IF1_CMDMSK_W_MASK_Pos	inc/lpc18xx.h	26020;"	d
C_CAN0_IF1_CMDMSK_W_TXRQST_Msk	inc/lpc18xx.h	26013;"	d
C_CAN0_IF1_CMDMSK_W_TXRQST_Pos	inc/lpc18xx.h	26012;"	d
C_CAN0_IF1_CMDMSK_W_WR_RD_Msk	inc/lpc18xx.h	26023;"	d
C_CAN0_IF1_CMDMSK_W_WR_RD_Pos	inc/lpc18xx.h	26022;"	d
C_CAN0_IF1_CMDREQ_BUSY_Msk	inc/lpc18xx.h	25987;"	d
C_CAN0_IF1_CMDREQ_BUSY_Pos	inc/lpc18xx.h	25986;"	d
C_CAN0_IF1_CMDREQ_MESSNUM_Msk	inc/lpc18xx.h	25985;"	d
C_CAN0_IF1_CMDREQ_MESSNUM_Pos	inc/lpc18xx.h	25984;"	d
C_CAN0_IF1_DA1_DATA0_Msk	inc/lpc18xx.h	26075;"	d
C_CAN0_IF1_DA1_DATA0_Pos	inc/lpc18xx.h	26074;"	d
C_CAN0_IF1_DA1_DATA1_Msk	inc/lpc18xx.h	26077;"	d
C_CAN0_IF1_DA1_DATA1_Pos	inc/lpc18xx.h	26076;"	d
C_CAN0_IF1_DA2_DATA2_Msk	inc/lpc18xx.h	26081;"	d
C_CAN0_IF1_DA2_DATA2_Pos	inc/lpc18xx.h	26080;"	d
C_CAN0_IF1_DA2_DATA3_Msk	inc/lpc18xx.h	26083;"	d
C_CAN0_IF1_DA2_DATA3_Pos	inc/lpc18xx.h	26082;"	d
C_CAN0_IF1_DB1_DATA4_Msk	inc/lpc18xx.h	26087;"	d
C_CAN0_IF1_DB1_DATA4_Pos	inc/lpc18xx.h	26086;"	d
C_CAN0_IF1_DB1_DATA5_Msk	inc/lpc18xx.h	26089;"	d
C_CAN0_IF1_DB1_DATA5_Pos	inc/lpc18xx.h	26088;"	d
C_CAN0_IF1_DB2_DATA6_Msk	inc/lpc18xx.h	26093;"	d
C_CAN0_IF1_DB2_DATA6_Pos	inc/lpc18xx.h	26092;"	d
C_CAN0_IF1_DB2_DATA7_Msk	inc/lpc18xx.h	26095;"	d
C_CAN0_IF1_DB2_DATA7_Pos	inc/lpc18xx.h	26094;"	d
C_CAN0_IF1_MCTRL_DLC3_0_Msk	inc/lpc18xx.h	26053;"	d
C_CAN0_IF1_MCTRL_DLC3_0_Pos	inc/lpc18xx.h	26052;"	d
C_CAN0_IF1_MCTRL_EOB_Msk	inc/lpc18xx.h	26055;"	d
C_CAN0_IF1_MCTRL_EOB_Pos	inc/lpc18xx.h	26054;"	d
C_CAN0_IF1_MCTRL_INTPND_Msk	inc/lpc18xx.h	26067;"	d
C_CAN0_IF1_MCTRL_INTPND_Pos	inc/lpc18xx.h	26066;"	d
C_CAN0_IF1_MCTRL_MSGLST_Msk	inc/lpc18xx.h	26069;"	d
C_CAN0_IF1_MCTRL_MSGLST_Pos	inc/lpc18xx.h	26068;"	d
C_CAN0_IF1_MCTRL_NEWDAT_Msk	inc/lpc18xx.h	26071;"	d
C_CAN0_IF1_MCTRL_NEWDAT_Pos	inc/lpc18xx.h	26070;"	d
C_CAN0_IF1_MCTRL_RMTEN_Msk	inc/lpc18xx.h	26059;"	d
C_CAN0_IF1_MCTRL_RMTEN_Pos	inc/lpc18xx.h	26058;"	d
C_CAN0_IF1_MCTRL_RXIE_Msk	inc/lpc18xx.h	26061;"	d
C_CAN0_IF1_MCTRL_RXIE_Pos	inc/lpc18xx.h	26060;"	d
C_CAN0_IF1_MCTRL_TXIE_Msk	inc/lpc18xx.h	26063;"	d
C_CAN0_IF1_MCTRL_TXIE_Pos	inc/lpc18xx.h	26062;"	d
C_CAN0_IF1_MCTRL_TXRQST_Msk	inc/lpc18xx.h	26057;"	d
C_CAN0_IF1_MCTRL_TXRQST_Pos	inc/lpc18xx.h	26056;"	d
C_CAN0_IF1_MCTRL_UMASK_Msk	inc/lpc18xx.h	26065;"	d
C_CAN0_IF1_MCTRL_UMASK_Pos	inc/lpc18xx.h	26064;"	d
C_CAN0_IF1_MSK1_MSK15_0_Msk	inc/lpc18xx.h	26027;"	d
C_CAN0_IF1_MSK1_MSK15_0_Pos	inc/lpc18xx.h	26026;"	d
C_CAN0_IF1_MSK2_MDIR_Msk	inc/lpc18xx.h	26033;"	d
C_CAN0_IF1_MSK2_MDIR_Pos	inc/lpc18xx.h	26032;"	d
C_CAN0_IF1_MSK2_MSK28_16_Msk	inc/lpc18xx.h	26031;"	d
C_CAN0_IF1_MSK2_MSK28_16_Pos	inc/lpc18xx.h	26030;"	d
C_CAN0_IF1_MSK2_MXTD_Msk	inc/lpc18xx.h	26035;"	d
C_CAN0_IF1_MSK2_MXTD_Pos	inc/lpc18xx.h	26034;"	d
C_CAN0_IF2_ARB1_ID15_0_Msk	inc/lpc18xx.h	26153;"	d
C_CAN0_IF2_ARB1_ID15_0_Pos	inc/lpc18xx.h	26152;"	d
C_CAN0_IF2_ARB2_DIR_Msk	inc/lpc18xx.h	26159;"	d
C_CAN0_IF2_ARB2_DIR_Pos	inc/lpc18xx.h	26158;"	d
C_CAN0_IF2_ARB2_ID28_16_Msk	inc/lpc18xx.h	26157;"	d
C_CAN0_IF2_ARB2_ID28_16_Pos	inc/lpc18xx.h	26156;"	d
C_CAN0_IF2_ARB2_MSGVAL_Msk	inc/lpc18xx.h	26163;"	d
C_CAN0_IF2_ARB2_MSGVAL_Pos	inc/lpc18xx.h	26162;"	d
C_CAN0_IF2_ARB2_XTD_Msk	inc/lpc18xx.h	26161;"	d
C_CAN0_IF2_ARB2_XTD_Pos	inc/lpc18xx.h	26160;"	d
C_CAN0_IF2_CMDMSK_R_ARB_Msk	inc/lpc18xx.h	26115;"	d
C_CAN0_IF2_CMDMSK_R_ARB_Pos	inc/lpc18xx.h	26114;"	d
C_CAN0_IF2_CMDMSK_R_CLRINTPND_Msk	inc/lpc18xx.h	26111;"	d
C_CAN0_IF2_CMDMSK_R_CLRINTPND_Pos	inc/lpc18xx.h	26110;"	d
C_CAN0_IF2_CMDMSK_R_CTRL_Msk	inc/lpc18xx.h	26113;"	d
C_CAN0_IF2_CMDMSK_R_CTRL_Pos	inc/lpc18xx.h	26112;"	d
C_CAN0_IF2_CMDMSK_R_DATA_A_Msk	inc/lpc18xx.h	26107;"	d
C_CAN0_IF2_CMDMSK_R_DATA_A_Pos	inc/lpc18xx.h	26106;"	d
C_CAN0_IF2_CMDMSK_R_DATA_B_Msk	inc/lpc18xx.h	26105;"	d
C_CAN0_IF2_CMDMSK_R_DATA_B_Pos	inc/lpc18xx.h	26104;"	d
C_CAN0_IF2_CMDMSK_R_MASK_Msk	inc/lpc18xx.h	26117;"	d
C_CAN0_IF2_CMDMSK_R_MASK_Pos	inc/lpc18xx.h	26116;"	d
C_CAN0_IF2_CMDMSK_R_NEWDAT_Msk	inc/lpc18xx.h	26109;"	d
C_CAN0_IF2_CMDMSK_R_NEWDAT_Pos	inc/lpc18xx.h	26108;"	d
C_CAN0_IF2_CMDMSK_R_WR_RD_Msk	inc/lpc18xx.h	26119;"	d
C_CAN0_IF2_CMDMSK_R_WR_RD_Pos	inc/lpc18xx.h	26118;"	d
C_CAN0_IF2_CMDMSK_W_ARB_Msk	inc/lpc18xx.h	26133;"	d
C_CAN0_IF2_CMDMSK_W_ARB_Pos	inc/lpc18xx.h	26132;"	d
C_CAN0_IF2_CMDMSK_W_CLRINTPND_Msk	inc/lpc18xx.h	26129;"	d
C_CAN0_IF2_CMDMSK_W_CLRINTPND_Pos	inc/lpc18xx.h	26128;"	d
C_CAN0_IF2_CMDMSK_W_CTRL_Msk	inc/lpc18xx.h	26131;"	d
C_CAN0_IF2_CMDMSK_W_CTRL_Pos	inc/lpc18xx.h	26130;"	d
C_CAN0_IF2_CMDMSK_W_DATA_A_Msk	inc/lpc18xx.h	26125;"	d
C_CAN0_IF2_CMDMSK_W_DATA_A_Pos	inc/lpc18xx.h	26124;"	d
C_CAN0_IF2_CMDMSK_W_DATA_B_Msk	inc/lpc18xx.h	26123;"	d
C_CAN0_IF2_CMDMSK_W_DATA_B_Pos	inc/lpc18xx.h	26122;"	d
C_CAN0_IF2_CMDMSK_W_MASK_Msk	inc/lpc18xx.h	26135;"	d
C_CAN0_IF2_CMDMSK_W_MASK_Pos	inc/lpc18xx.h	26134;"	d
C_CAN0_IF2_CMDMSK_W_TXRQST_Msk	inc/lpc18xx.h	26127;"	d
C_CAN0_IF2_CMDMSK_W_TXRQST_Pos	inc/lpc18xx.h	26126;"	d
C_CAN0_IF2_CMDMSK_W_WR_RD_Msk	inc/lpc18xx.h	26137;"	d
C_CAN0_IF2_CMDMSK_W_WR_RD_Pos	inc/lpc18xx.h	26136;"	d
C_CAN0_IF2_CMDREQ_BUSY_Msk	inc/lpc18xx.h	26101;"	d
C_CAN0_IF2_CMDREQ_BUSY_Pos	inc/lpc18xx.h	26100;"	d
C_CAN0_IF2_CMDREQ_MESSNUM_Msk	inc/lpc18xx.h	26099;"	d
C_CAN0_IF2_CMDREQ_MESSNUM_Pos	inc/lpc18xx.h	26098;"	d
C_CAN0_IF2_DA1_DATA0_Msk	inc/lpc18xx.h	26189;"	d
C_CAN0_IF2_DA1_DATA0_Pos	inc/lpc18xx.h	26188;"	d
C_CAN0_IF2_DA1_DATA1_Msk	inc/lpc18xx.h	26191;"	d
C_CAN0_IF2_DA1_DATA1_Pos	inc/lpc18xx.h	26190;"	d
C_CAN0_IF2_DA2_DATA2_Msk	inc/lpc18xx.h	26195;"	d
C_CAN0_IF2_DA2_DATA2_Pos	inc/lpc18xx.h	26194;"	d
C_CAN0_IF2_DA2_DATA3_Msk	inc/lpc18xx.h	26197;"	d
C_CAN0_IF2_DA2_DATA3_Pos	inc/lpc18xx.h	26196;"	d
C_CAN0_IF2_DB1_DATA4_Msk	inc/lpc18xx.h	26201;"	d
C_CAN0_IF2_DB1_DATA4_Pos	inc/lpc18xx.h	26200;"	d
C_CAN0_IF2_DB1_DATA5_Msk	inc/lpc18xx.h	26203;"	d
C_CAN0_IF2_DB1_DATA5_Pos	inc/lpc18xx.h	26202;"	d
C_CAN0_IF2_DB2_DATA6_Msk	inc/lpc18xx.h	26207;"	d
C_CAN0_IF2_DB2_DATA6_Pos	inc/lpc18xx.h	26206;"	d
C_CAN0_IF2_DB2_DATA7_Msk	inc/lpc18xx.h	26209;"	d
C_CAN0_IF2_DB2_DATA7_Pos	inc/lpc18xx.h	26208;"	d
C_CAN0_IF2_MCTRL_DLC3_0_Msk	inc/lpc18xx.h	26167;"	d
C_CAN0_IF2_MCTRL_DLC3_0_Pos	inc/lpc18xx.h	26166;"	d
C_CAN0_IF2_MCTRL_EOB_Msk	inc/lpc18xx.h	26169;"	d
C_CAN0_IF2_MCTRL_EOB_Pos	inc/lpc18xx.h	26168;"	d
C_CAN0_IF2_MCTRL_INTPND_Msk	inc/lpc18xx.h	26181;"	d
C_CAN0_IF2_MCTRL_INTPND_Pos	inc/lpc18xx.h	26180;"	d
C_CAN0_IF2_MCTRL_MSGLST_Msk	inc/lpc18xx.h	26183;"	d
C_CAN0_IF2_MCTRL_MSGLST_Pos	inc/lpc18xx.h	26182;"	d
C_CAN0_IF2_MCTRL_NEWDAT_Msk	inc/lpc18xx.h	26185;"	d
C_CAN0_IF2_MCTRL_NEWDAT_Pos	inc/lpc18xx.h	26184;"	d
C_CAN0_IF2_MCTRL_RMTEN_Msk	inc/lpc18xx.h	26173;"	d
C_CAN0_IF2_MCTRL_RMTEN_Pos	inc/lpc18xx.h	26172;"	d
C_CAN0_IF2_MCTRL_RXIE_Msk	inc/lpc18xx.h	26175;"	d
C_CAN0_IF2_MCTRL_RXIE_Pos	inc/lpc18xx.h	26174;"	d
C_CAN0_IF2_MCTRL_TXIE_Msk	inc/lpc18xx.h	26177;"	d
C_CAN0_IF2_MCTRL_TXIE_Pos	inc/lpc18xx.h	26176;"	d
C_CAN0_IF2_MCTRL_TXRQST_Msk	inc/lpc18xx.h	26171;"	d
C_CAN0_IF2_MCTRL_TXRQST_Pos	inc/lpc18xx.h	26170;"	d
C_CAN0_IF2_MCTRL_UMASK_Msk	inc/lpc18xx.h	26179;"	d
C_CAN0_IF2_MCTRL_UMASK_Pos	inc/lpc18xx.h	26178;"	d
C_CAN0_IF2_MSK1_MSK15_0_Msk	inc/lpc18xx.h	26141;"	d
C_CAN0_IF2_MSK1_MSK15_0_Pos	inc/lpc18xx.h	26140;"	d
C_CAN0_IF2_MSK2_MDIR_Msk	inc/lpc18xx.h	26147;"	d
C_CAN0_IF2_MSK2_MDIR_Pos	inc/lpc18xx.h	26146;"	d
C_CAN0_IF2_MSK2_MSK28_16_Msk	inc/lpc18xx.h	26145;"	d
C_CAN0_IF2_MSK2_MSK28_16_Pos	inc/lpc18xx.h	26144;"	d
C_CAN0_IF2_MSK2_MXTD_Msk	inc/lpc18xx.h	26149;"	d
C_CAN0_IF2_MSK2_MXTD_Pos	inc/lpc18xx.h	26148;"	d
C_CAN0_INT_INTID15_0_Msk	inc/lpc18xx.h	25965;"	d
C_CAN0_INT_INTID15_0_Pos	inc/lpc18xx.h	25964;"	d
C_CAN0_IR1_INTPND16_1_Msk	inc/lpc18xx.h	26229;"	d
C_CAN0_IR1_INTPND16_1_Pos	inc/lpc18xx.h	26228;"	d
C_CAN0_IR2_INTPND32_17_Msk	inc/lpc18xx.h	26233;"	d
C_CAN0_IR2_INTPND32_17_Pos	inc/lpc18xx.h	26232;"	d
C_CAN0_IRQn	inc/lpc18xx.h	/^  C_CAN0_IRQn                       = 51,   \/*!<  51  C_CAN0                           *\/$/;"	e	enum:__anon1
C_CAN0_MSGV1_MSGVAL16_1_Msk	inc/lpc18xx.h	26237;"	d
C_CAN0_MSGV1_MSGVAL16_1_Pos	inc/lpc18xx.h	26236;"	d
C_CAN0_MSGV2_MSGVAL32_17_Msk	inc/lpc18xx.h	26241;"	d
C_CAN0_MSGV2_MSGVAL32_17_Pos	inc/lpc18xx.h	26240;"	d
C_CAN0_ND1_NEWDAT16_1_Msk	inc/lpc18xx.h	26221;"	d
C_CAN0_ND1_NEWDAT16_1_Pos	inc/lpc18xx.h	26220;"	d
C_CAN0_ND2_NEWDAT32_17_Msk	inc/lpc18xx.h	26225;"	d
C_CAN0_ND2_NEWDAT32_17_Pos	inc/lpc18xx.h	26224;"	d
C_CAN0_STAT_BOFF_Msk	inc/lpc18xx.h	25943;"	d
C_CAN0_STAT_BOFF_Pos	inc/lpc18xx.h	25942;"	d
C_CAN0_STAT_EPASS_Msk	inc/lpc18xx.h	25939;"	d
C_CAN0_STAT_EPASS_Pos	inc/lpc18xx.h	25938;"	d
C_CAN0_STAT_EWARN_Msk	inc/lpc18xx.h	25941;"	d
C_CAN0_STAT_EWARN_Pos	inc/lpc18xx.h	25940;"	d
C_CAN0_STAT_LEC_Msk	inc/lpc18xx.h	25933;"	d
C_CAN0_STAT_LEC_Pos	inc/lpc18xx.h	25932;"	d
C_CAN0_STAT_RXOK_Msk	inc/lpc18xx.h	25937;"	d
C_CAN0_STAT_RXOK_Pos	inc/lpc18xx.h	25936;"	d
C_CAN0_STAT_TXOK_Msk	inc/lpc18xx.h	25935;"	d
C_CAN0_STAT_TXOK_Pos	inc/lpc18xx.h	25934;"	d
C_CAN0_TEST_BASIC_Msk	inc/lpc18xx.h	25969;"	d
C_CAN0_TEST_BASIC_Pos	inc/lpc18xx.h	25968;"	d
C_CAN0_TEST_LBACK_Msk	inc/lpc18xx.h	25973;"	d
C_CAN0_TEST_LBACK_Pos	inc/lpc18xx.h	25972;"	d
C_CAN0_TEST_RX_Msk	inc/lpc18xx.h	25977;"	d
C_CAN0_TEST_RX_Pos	inc/lpc18xx.h	25976;"	d
C_CAN0_TEST_SILENT_Msk	inc/lpc18xx.h	25971;"	d
C_CAN0_TEST_SILENT_Pos	inc/lpc18xx.h	25970;"	d
C_CAN0_TEST_TX1_0_Msk	inc/lpc18xx.h	25975;"	d
C_CAN0_TEST_TX1_0_Pos	inc/lpc18xx.h	25974;"	d
C_CAN0_TXREQ1_TXRQST16_1_Msk	inc/lpc18xx.h	26213;"	d
C_CAN0_TXREQ1_TXRQST16_1_Pos	inc/lpc18xx.h	26212;"	d
C_CAN0_TXREQ2_TXRQST32_17_Msk	inc/lpc18xx.h	26217;"	d
C_CAN0_TXREQ2_TXRQST32_17_Pos	inc/lpc18xx.h	26216;"	d
C_CAN1_BRPE_BRPE_Msk	inc/lpc18xx.h	24915;"	d
C_CAN1_BRPE_BRPE_Pos	inc/lpc18xx.h	24914;"	d
C_CAN1_BT_BRP_Msk	inc/lpc18xx.h	24889;"	d
C_CAN1_BT_BRP_Pos	inc/lpc18xx.h	24888;"	d
C_CAN1_BT_SJW_Msk	inc/lpc18xx.h	24891;"	d
C_CAN1_BT_SJW_Pos	inc/lpc18xx.h	24890;"	d
C_CAN1_BT_TSEG1_Msk	inc/lpc18xx.h	24893;"	d
C_CAN1_BT_TSEG1_Pos	inc/lpc18xx.h	24892;"	d
C_CAN1_BT_TSEG2_Msk	inc/lpc18xx.h	24895;"	d
C_CAN1_BT_TSEG2_Pos	inc/lpc18xx.h	24894;"	d
C_CAN1_CLKDIV_CLKDIVVAL_Msk	inc/lpc18xx.h	25179;"	d
C_CAN1_CLKDIV_CLKDIVVAL_Pos	inc/lpc18xx.h	25178;"	d
C_CAN1_CNTL_CCE_Msk	inc/lpc18xx.h	24861;"	d
C_CAN1_CNTL_CCE_Pos	inc/lpc18xx.h	24860;"	d
C_CAN1_CNTL_DAR_Msk	inc/lpc18xx.h	24859;"	d
C_CAN1_CNTL_DAR_Pos	inc/lpc18xx.h	24858;"	d
C_CAN1_CNTL_EIE_Msk	inc/lpc18xx.h	24857;"	d
C_CAN1_CNTL_EIE_Pos	inc/lpc18xx.h	24856;"	d
C_CAN1_CNTL_IE_Msk	inc/lpc18xx.h	24853;"	d
C_CAN1_CNTL_IE_Pos	inc/lpc18xx.h	24852;"	d
C_CAN1_CNTL_INIT_Msk	inc/lpc18xx.h	24851;"	d
C_CAN1_CNTL_INIT_Pos	inc/lpc18xx.h	24850;"	d
C_CAN1_CNTL_SIE_Msk	inc/lpc18xx.h	24855;"	d
C_CAN1_CNTL_SIE_Pos	inc/lpc18xx.h	24854;"	d
C_CAN1_CNTL_TEST_Msk	inc/lpc18xx.h	24863;"	d
C_CAN1_CNTL_TEST_Pos	inc/lpc18xx.h	24862;"	d
C_CAN1_EC_REC_6_0_Msk	inc/lpc18xx.h	24883;"	d
C_CAN1_EC_REC_6_0_Pos	inc/lpc18xx.h	24882;"	d
C_CAN1_EC_RP_Msk	inc/lpc18xx.h	24885;"	d
C_CAN1_EC_RP_Pos	inc/lpc18xx.h	24884;"	d
C_CAN1_EC_TEC_7_0_Msk	inc/lpc18xx.h	24881;"	d
C_CAN1_EC_TEC_7_0_Pos	inc/lpc18xx.h	24880;"	d
C_CAN1_IF1_ARB1_ID15_0_Msk	inc/lpc18xx.h	24973;"	d
C_CAN1_IF1_ARB1_ID15_0_Pos	inc/lpc18xx.h	24972;"	d
C_CAN1_IF1_ARB2_DIR_Msk	inc/lpc18xx.h	24979;"	d
C_CAN1_IF1_ARB2_DIR_Pos	inc/lpc18xx.h	24978;"	d
C_CAN1_IF1_ARB2_ID28_16_Msk	inc/lpc18xx.h	24977;"	d
C_CAN1_IF1_ARB2_ID28_16_Pos	inc/lpc18xx.h	24976;"	d
C_CAN1_IF1_ARB2_MSGVAL_Msk	inc/lpc18xx.h	24983;"	d
C_CAN1_IF1_ARB2_MSGVAL_Pos	inc/lpc18xx.h	24982;"	d
C_CAN1_IF1_ARB2_XTD_Msk	inc/lpc18xx.h	24981;"	d
C_CAN1_IF1_ARB2_XTD_Pos	inc/lpc18xx.h	24980;"	d
C_CAN1_IF1_CMDMSK_R_ARB_Msk	inc/lpc18xx.h	24953;"	d
C_CAN1_IF1_CMDMSK_R_ARB_Pos	inc/lpc18xx.h	24952;"	d
C_CAN1_IF1_CMDMSK_R_CLRINTPND_Msk	inc/lpc18xx.h	24949;"	d
C_CAN1_IF1_CMDMSK_R_CLRINTPND_Pos	inc/lpc18xx.h	24948;"	d
C_CAN1_IF1_CMDMSK_R_CTRL_Msk	inc/lpc18xx.h	24951;"	d
C_CAN1_IF1_CMDMSK_R_CTRL_Pos	inc/lpc18xx.h	24950;"	d
C_CAN1_IF1_CMDMSK_R_DATA_A_Msk	inc/lpc18xx.h	24945;"	d
C_CAN1_IF1_CMDMSK_R_DATA_A_Pos	inc/lpc18xx.h	24944;"	d
C_CAN1_IF1_CMDMSK_R_DATA_B_Msk	inc/lpc18xx.h	24943;"	d
C_CAN1_IF1_CMDMSK_R_DATA_B_Pos	inc/lpc18xx.h	24942;"	d
C_CAN1_IF1_CMDMSK_R_MASK_Msk	inc/lpc18xx.h	24955;"	d
C_CAN1_IF1_CMDMSK_R_MASK_Pos	inc/lpc18xx.h	24954;"	d
C_CAN1_IF1_CMDMSK_R_NEWDAT_Msk	inc/lpc18xx.h	24947;"	d
C_CAN1_IF1_CMDMSK_R_NEWDAT_Pos	inc/lpc18xx.h	24946;"	d
C_CAN1_IF1_CMDMSK_R_WR_RD_Msk	inc/lpc18xx.h	24957;"	d
C_CAN1_IF1_CMDMSK_R_WR_RD_Pos	inc/lpc18xx.h	24956;"	d
C_CAN1_IF1_CMDMSK_W_ARB_Msk	inc/lpc18xx.h	24935;"	d
C_CAN1_IF1_CMDMSK_W_ARB_Pos	inc/lpc18xx.h	24934;"	d
C_CAN1_IF1_CMDMSK_W_CLRINTPND_Msk	inc/lpc18xx.h	24931;"	d
C_CAN1_IF1_CMDMSK_W_CLRINTPND_Pos	inc/lpc18xx.h	24930;"	d
C_CAN1_IF1_CMDMSK_W_CTRL_Msk	inc/lpc18xx.h	24933;"	d
C_CAN1_IF1_CMDMSK_W_CTRL_Pos	inc/lpc18xx.h	24932;"	d
C_CAN1_IF1_CMDMSK_W_DATA_A_Msk	inc/lpc18xx.h	24927;"	d
C_CAN1_IF1_CMDMSK_W_DATA_A_Pos	inc/lpc18xx.h	24926;"	d
C_CAN1_IF1_CMDMSK_W_DATA_B_Msk	inc/lpc18xx.h	24925;"	d
C_CAN1_IF1_CMDMSK_W_DATA_B_Pos	inc/lpc18xx.h	24924;"	d
C_CAN1_IF1_CMDMSK_W_MASK_Msk	inc/lpc18xx.h	24937;"	d
C_CAN1_IF1_CMDMSK_W_MASK_Pos	inc/lpc18xx.h	24936;"	d
C_CAN1_IF1_CMDMSK_W_TXRQST_Msk	inc/lpc18xx.h	24929;"	d
C_CAN1_IF1_CMDMSK_W_TXRQST_Pos	inc/lpc18xx.h	24928;"	d
C_CAN1_IF1_CMDMSK_W_WR_RD_Msk	inc/lpc18xx.h	24939;"	d
C_CAN1_IF1_CMDMSK_W_WR_RD_Pos	inc/lpc18xx.h	24938;"	d
C_CAN1_IF1_CMDREQ_BUSY_Msk	inc/lpc18xx.h	24921;"	d
C_CAN1_IF1_CMDREQ_BUSY_Pos	inc/lpc18xx.h	24920;"	d
C_CAN1_IF1_CMDREQ_MESSNUM_Msk	inc/lpc18xx.h	24919;"	d
C_CAN1_IF1_CMDREQ_MESSNUM_Pos	inc/lpc18xx.h	24918;"	d
C_CAN1_IF1_DA1_DATA0_Msk	inc/lpc18xx.h	25009;"	d
C_CAN1_IF1_DA1_DATA0_Pos	inc/lpc18xx.h	25008;"	d
C_CAN1_IF1_DA1_DATA1_Msk	inc/lpc18xx.h	25011;"	d
C_CAN1_IF1_DA1_DATA1_Pos	inc/lpc18xx.h	25010;"	d
C_CAN1_IF1_DA2_DATA2_Msk	inc/lpc18xx.h	25015;"	d
C_CAN1_IF1_DA2_DATA2_Pos	inc/lpc18xx.h	25014;"	d
C_CAN1_IF1_DA2_DATA3_Msk	inc/lpc18xx.h	25017;"	d
C_CAN1_IF1_DA2_DATA3_Pos	inc/lpc18xx.h	25016;"	d
C_CAN1_IF1_DB1_DATA4_Msk	inc/lpc18xx.h	25021;"	d
C_CAN1_IF1_DB1_DATA4_Pos	inc/lpc18xx.h	25020;"	d
C_CAN1_IF1_DB1_DATA5_Msk	inc/lpc18xx.h	25023;"	d
C_CAN1_IF1_DB1_DATA5_Pos	inc/lpc18xx.h	25022;"	d
C_CAN1_IF1_DB2_DATA6_Msk	inc/lpc18xx.h	25027;"	d
C_CAN1_IF1_DB2_DATA6_Pos	inc/lpc18xx.h	25026;"	d
C_CAN1_IF1_DB2_DATA7_Msk	inc/lpc18xx.h	25029;"	d
C_CAN1_IF1_DB2_DATA7_Pos	inc/lpc18xx.h	25028;"	d
C_CAN1_IF1_MCTRL_DLC3_0_Msk	inc/lpc18xx.h	24987;"	d
C_CAN1_IF1_MCTRL_DLC3_0_Pos	inc/lpc18xx.h	24986;"	d
C_CAN1_IF1_MCTRL_EOB_Msk	inc/lpc18xx.h	24989;"	d
C_CAN1_IF1_MCTRL_EOB_Pos	inc/lpc18xx.h	24988;"	d
C_CAN1_IF1_MCTRL_INTPND_Msk	inc/lpc18xx.h	25001;"	d
C_CAN1_IF1_MCTRL_INTPND_Pos	inc/lpc18xx.h	25000;"	d
C_CAN1_IF1_MCTRL_MSGLST_Msk	inc/lpc18xx.h	25003;"	d
C_CAN1_IF1_MCTRL_MSGLST_Pos	inc/lpc18xx.h	25002;"	d
C_CAN1_IF1_MCTRL_NEWDAT_Msk	inc/lpc18xx.h	25005;"	d
C_CAN1_IF1_MCTRL_NEWDAT_Pos	inc/lpc18xx.h	25004;"	d
C_CAN1_IF1_MCTRL_RMTEN_Msk	inc/lpc18xx.h	24993;"	d
C_CAN1_IF1_MCTRL_RMTEN_Pos	inc/lpc18xx.h	24992;"	d
C_CAN1_IF1_MCTRL_RXIE_Msk	inc/lpc18xx.h	24995;"	d
C_CAN1_IF1_MCTRL_RXIE_Pos	inc/lpc18xx.h	24994;"	d
C_CAN1_IF1_MCTRL_TXIE_Msk	inc/lpc18xx.h	24997;"	d
C_CAN1_IF1_MCTRL_TXIE_Pos	inc/lpc18xx.h	24996;"	d
C_CAN1_IF1_MCTRL_TXRQST_Msk	inc/lpc18xx.h	24991;"	d
C_CAN1_IF1_MCTRL_TXRQST_Pos	inc/lpc18xx.h	24990;"	d
C_CAN1_IF1_MCTRL_UMASK_Msk	inc/lpc18xx.h	24999;"	d
C_CAN1_IF1_MCTRL_UMASK_Pos	inc/lpc18xx.h	24998;"	d
C_CAN1_IF1_MSK1_MSK15_0_Msk	inc/lpc18xx.h	24961;"	d
C_CAN1_IF1_MSK1_MSK15_0_Pos	inc/lpc18xx.h	24960;"	d
C_CAN1_IF1_MSK2_MDIR_Msk	inc/lpc18xx.h	24967;"	d
C_CAN1_IF1_MSK2_MDIR_Pos	inc/lpc18xx.h	24966;"	d
C_CAN1_IF1_MSK2_MSK28_16_Msk	inc/lpc18xx.h	24965;"	d
C_CAN1_IF1_MSK2_MSK28_16_Pos	inc/lpc18xx.h	24964;"	d
C_CAN1_IF1_MSK2_MXTD_Msk	inc/lpc18xx.h	24969;"	d
C_CAN1_IF1_MSK2_MXTD_Pos	inc/lpc18xx.h	24968;"	d
C_CAN1_IF2_ARB1_ID15_0_Msk	inc/lpc18xx.h	25087;"	d
C_CAN1_IF2_ARB1_ID15_0_Pos	inc/lpc18xx.h	25086;"	d
C_CAN1_IF2_ARB2_DIR_Msk	inc/lpc18xx.h	25093;"	d
C_CAN1_IF2_ARB2_DIR_Pos	inc/lpc18xx.h	25092;"	d
C_CAN1_IF2_ARB2_ID28_16_Msk	inc/lpc18xx.h	25091;"	d
C_CAN1_IF2_ARB2_ID28_16_Pos	inc/lpc18xx.h	25090;"	d
C_CAN1_IF2_ARB2_MSGVAL_Msk	inc/lpc18xx.h	25097;"	d
C_CAN1_IF2_ARB2_MSGVAL_Pos	inc/lpc18xx.h	25096;"	d
C_CAN1_IF2_ARB2_XTD_Msk	inc/lpc18xx.h	25095;"	d
C_CAN1_IF2_ARB2_XTD_Pos	inc/lpc18xx.h	25094;"	d
C_CAN1_IF2_CMDMSK_R_ARB_Msk	inc/lpc18xx.h	25067;"	d
C_CAN1_IF2_CMDMSK_R_ARB_Pos	inc/lpc18xx.h	25066;"	d
C_CAN1_IF2_CMDMSK_R_CLRINTPND_Msk	inc/lpc18xx.h	25063;"	d
C_CAN1_IF2_CMDMSK_R_CLRINTPND_Pos	inc/lpc18xx.h	25062;"	d
C_CAN1_IF2_CMDMSK_R_CTRL_Msk	inc/lpc18xx.h	25065;"	d
C_CAN1_IF2_CMDMSK_R_CTRL_Pos	inc/lpc18xx.h	25064;"	d
C_CAN1_IF2_CMDMSK_R_DATA_A_Msk	inc/lpc18xx.h	25059;"	d
C_CAN1_IF2_CMDMSK_R_DATA_A_Pos	inc/lpc18xx.h	25058;"	d
C_CAN1_IF2_CMDMSK_R_DATA_B_Msk	inc/lpc18xx.h	25057;"	d
C_CAN1_IF2_CMDMSK_R_DATA_B_Pos	inc/lpc18xx.h	25056;"	d
C_CAN1_IF2_CMDMSK_R_MASK_Msk	inc/lpc18xx.h	25069;"	d
C_CAN1_IF2_CMDMSK_R_MASK_Pos	inc/lpc18xx.h	25068;"	d
C_CAN1_IF2_CMDMSK_R_NEWDAT_Msk	inc/lpc18xx.h	25061;"	d
C_CAN1_IF2_CMDMSK_R_NEWDAT_Pos	inc/lpc18xx.h	25060;"	d
C_CAN1_IF2_CMDMSK_R_WR_RD_Msk	inc/lpc18xx.h	25071;"	d
C_CAN1_IF2_CMDMSK_R_WR_RD_Pos	inc/lpc18xx.h	25070;"	d
C_CAN1_IF2_CMDMSK_W_ARB_Msk	inc/lpc18xx.h	25049;"	d
C_CAN1_IF2_CMDMSK_W_ARB_Pos	inc/lpc18xx.h	25048;"	d
C_CAN1_IF2_CMDMSK_W_CLRINTPND_Msk	inc/lpc18xx.h	25045;"	d
C_CAN1_IF2_CMDMSK_W_CLRINTPND_Pos	inc/lpc18xx.h	25044;"	d
C_CAN1_IF2_CMDMSK_W_CTRL_Msk	inc/lpc18xx.h	25047;"	d
C_CAN1_IF2_CMDMSK_W_CTRL_Pos	inc/lpc18xx.h	25046;"	d
C_CAN1_IF2_CMDMSK_W_DATA_A_Msk	inc/lpc18xx.h	25041;"	d
C_CAN1_IF2_CMDMSK_W_DATA_A_Pos	inc/lpc18xx.h	25040;"	d
C_CAN1_IF2_CMDMSK_W_DATA_B_Msk	inc/lpc18xx.h	25039;"	d
C_CAN1_IF2_CMDMSK_W_DATA_B_Pos	inc/lpc18xx.h	25038;"	d
C_CAN1_IF2_CMDMSK_W_MASK_Msk	inc/lpc18xx.h	25051;"	d
C_CAN1_IF2_CMDMSK_W_MASK_Pos	inc/lpc18xx.h	25050;"	d
C_CAN1_IF2_CMDMSK_W_TXRQST_Msk	inc/lpc18xx.h	25043;"	d
C_CAN1_IF2_CMDMSK_W_TXRQST_Pos	inc/lpc18xx.h	25042;"	d
C_CAN1_IF2_CMDMSK_W_WR_RD_Msk	inc/lpc18xx.h	25053;"	d
C_CAN1_IF2_CMDMSK_W_WR_RD_Pos	inc/lpc18xx.h	25052;"	d
C_CAN1_IF2_CMDREQ_BUSY_Msk	inc/lpc18xx.h	25035;"	d
C_CAN1_IF2_CMDREQ_BUSY_Pos	inc/lpc18xx.h	25034;"	d
C_CAN1_IF2_CMDREQ_MESSNUM_Msk	inc/lpc18xx.h	25033;"	d
C_CAN1_IF2_CMDREQ_MESSNUM_Pos	inc/lpc18xx.h	25032;"	d
C_CAN1_IF2_DA1_DATA0_Msk	inc/lpc18xx.h	25123;"	d
C_CAN1_IF2_DA1_DATA0_Pos	inc/lpc18xx.h	25122;"	d
C_CAN1_IF2_DA1_DATA1_Msk	inc/lpc18xx.h	25125;"	d
C_CAN1_IF2_DA1_DATA1_Pos	inc/lpc18xx.h	25124;"	d
C_CAN1_IF2_DA2_DATA2_Msk	inc/lpc18xx.h	25129;"	d
C_CAN1_IF2_DA2_DATA2_Pos	inc/lpc18xx.h	25128;"	d
C_CAN1_IF2_DA2_DATA3_Msk	inc/lpc18xx.h	25131;"	d
C_CAN1_IF2_DA2_DATA3_Pos	inc/lpc18xx.h	25130;"	d
C_CAN1_IF2_DB1_DATA4_Msk	inc/lpc18xx.h	25135;"	d
C_CAN1_IF2_DB1_DATA4_Pos	inc/lpc18xx.h	25134;"	d
C_CAN1_IF2_DB1_DATA5_Msk	inc/lpc18xx.h	25137;"	d
C_CAN1_IF2_DB1_DATA5_Pos	inc/lpc18xx.h	25136;"	d
C_CAN1_IF2_DB2_DATA6_Msk	inc/lpc18xx.h	25141;"	d
C_CAN1_IF2_DB2_DATA6_Pos	inc/lpc18xx.h	25140;"	d
C_CAN1_IF2_DB2_DATA7_Msk	inc/lpc18xx.h	25143;"	d
C_CAN1_IF2_DB2_DATA7_Pos	inc/lpc18xx.h	25142;"	d
C_CAN1_IF2_MCTRL_DLC3_0_Msk	inc/lpc18xx.h	25101;"	d
C_CAN1_IF2_MCTRL_DLC3_0_Pos	inc/lpc18xx.h	25100;"	d
C_CAN1_IF2_MCTRL_EOB_Msk	inc/lpc18xx.h	25103;"	d
C_CAN1_IF2_MCTRL_EOB_Pos	inc/lpc18xx.h	25102;"	d
C_CAN1_IF2_MCTRL_INTPND_Msk	inc/lpc18xx.h	25115;"	d
C_CAN1_IF2_MCTRL_INTPND_Pos	inc/lpc18xx.h	25114;"	d
C_CAN1_IF2_MCTRL_MSGLST_Msk	inc/lpc18xx.h	25117;"	d
C_CAN1_IF2_MCTRL_MSGLST_Pos	inc/lpc18xx.h	25116;"	d
C_CAN1_IF2_MCTRL_NEWDAT_Msk	inc/lpc18xx.h	25119;"	d
C_CAN1_IF2_MCTRL_NEWDAT_Pos	inc/lpc18xx.h	25118;"	d
C_CAN1_IF2_MCTRL_RMTEN_Msk	inc/lpc18xx.h	25107;"	d
C_CAN1_IF2_MCTRL_RMTEN_Pos	inc/lpc18xx.h	25106;"	d
C_CAN1_IF2_MCTRL_RXIE_Msk	inc/lpc18xx.h	25109;"	d
C_CAN1_IF2_MCTRL_RXIE_Pos	inc/lpc18xx.h	25108;"	d
C_CAN1_IF2_MCTRL_TXIE_Msk	inc/lpc18xx.h	25111;"	d
C_CAN1_IF2_MCTRL_TXIE_Pos	inc/lpc18xx.h	25110;"	d
C_CAN1_IF2_MCTRL_TXRQST_Msk	inc/lpc18xx.h	25105;"	d
C_CAN1_IF2_MCTRL_TXRQST_Pos	inc/lpc18xx.h	25104;"	d
C_CAN1_IF2_MCTRL_UMASK_Msk	inc/lpc18xx.h	25113;"	d
C_CAN1_IF2_MCTRL_UMASK_Pos	inc/lpc18xx.h	25112;"	d
C_CAN1_IF2_MSK1_MSK15_0_Msk	inc/lpc18xx.h	25075;"	d
C_CAN1_IF2_MSK1_MSK15_0_Pos	inc/lpc18xx.h	25074;"	d
C_CAN1_IF2_MSK2_MDIR_Msk	inc/lpc18xx.h	25081;"	d
C_CAN1_IF2_MSK2_MDIR_Pos	inc/lpc18xx.h	25080;"	d
C_CAN1_IF2_MSK2_MSK28_16_Msk	inc/lpc18xx.h	25079;"	d
C_CAN1_IF2_MSK2_MSK28_16_Pos	inc/lpc18xx.h	25078;"	d
C_CAN1_IF2_MSK2_MXTD_Msk	inc/lpc18xx.h	25083;"	d
C_CAN1_IF2_MSK2_MXTD_Pos	inc/lpc18xx.h	25082;"	d
C_CAN1_INT_INTID15_0_Msk	inc/lpc18xx.h	24899;"	d
C_CAN1_INT_INTID15_0_Pos	inc/lpc18xx.h	24898;"	d
C_CAN1_IR1_INTPND16_1_Msk	inc/lpc18xx.h	25163;"	d
C_CAN1_IR1_INTPND16_1_Pos	inc/lpc18xx.h	25162;"	d
C_CAN1_IR2_INTPND32_17_Msk	inc/lpc18xx.h	25167;"	d
C_CAN1_IR2_INTPND32_17_Pos	inc/lpc18xx.h	25166;"	d
C_CAN1_IRQn	inc/lpc18xx.h	/^  C_CAN1_IRQn                       = 43,   \/*!<  43  C_CAN1                           *\/$/;"	e	enum:__anon1
C_CAN1_MSGV1_MSGVAL16_1_Msk	inc/lpc18xx.h	25171;"	d
C_CAN1_MSGV1_MSGVAL16_1_Pos	inc/lpc18xx.h	25170;"	d
C_CAN1_MSGV2_MSGVAL32_17_Msk	inc/lpc18xx.h	25175;"	d
C_CAN1_MSGV2_MSGVAL32_17_Pos	inc/lpc18xx.h	25174;"	d
C_CAN1_ND1_NEWDAT16_1_Msk	inc/lpc18xx.h	25155;"	d
C_CAN1_ND1_NEWDAT16_1_Pos	inc/lpc18xx.h	25154;"	d
C_CAN1_ND2_NEWDAT32_17_Msk	inc/lpc18xx.h	25159;"	d
C_CAN1_ND2_NEWDAT32_17_Pos	inc/lpc18xx.h	25158;"	d
C_CAN1_STAT_BOFF_Msk	inc/lpc18xx.h	24877;"	d
C_CAN1_STAT_BOFF_Pos	inc/lpc18xx.h	24876;"	d
C_CAN1_STAT_EPASS_Msk	inc/lpc18xx.h	24873;"	d
C_CAN1_STAT_EPASS_Pos	inc/lpc18xx.h	24872;"	d
C_CAN1_STAT_EWARN_Msk	inc/lpc18xx.h	24875;"	d
C_CAN1_STAT_EWARN_Pos	inc/lpc18xx.h	24874;"	d
C_CAN1_STAT_LEC_Msk	inc/lpc18xx.h	24867;"	d
C_CAN1_STAT_LEC_Pos	inc/lpc18xx.h	24866;"	d
C_CAN1_STAT_RXOK_Msk	inc/lpc18xx.h	24871;"	d
C_CAN1_STAT_RXOK_Pos	inc/lpc18xx.h	24870;"	d
C_CAN1_STAT_TXOK_Msk	inc/lpc18xx.h	24869;"	d
C_CAN1_STAT_TXOK_Pos	inc/lpc18xx.h	24868;"	d
C_CAN1_TEST_BASIC_Msk	inc/lpc18xx.h	24903;"	d
C_CAN1_TEST_BASIC_Pos	inc/lpc18xx.h	24902;"	d
C_CAN1_TEST_LBACK_Msk	inc/lpc18xx.h	24907;"	d
C_CAN1_TEST_LBACK_Pos	inc/lpc18xx.h	24906;"	d
C_CAN1_TEST_RX_Msk	inc/lpc18xx.h	24911;"	d
C_CAN1_TEST_RX_Pos	inc/lpc18xx.h	24910;"	d
C_CAN1_TEST_SILENT_Msk	inc/lpc18xx.h	24905;"	d
C_CAN1_TEST_SILENT_Pos	inc/lpc18xx.h	24904;"	d
C_CAN1_TEST_TX1_0_Msk	inc/lpc18xx.h	24909;"	d
C_CAN1_TEST_TX1_0_Pos	inc/lpc18xx.h	24908;"	d
C_CAN1_TXREQ1_TXRQST16_1_Msk	inc/lpc18xx.h	25147;"	d
C_CAN1_TXREQ1_TXRQST16_1_Pos	inc/lpc18xx.h	25146;"	d
C_CAN1_TXREQ2_TXRQST32_17_Msk	inc/lpc18xx.h	25151;"	d
C_CAN1_TXREQ2_TXRQST32_17_Pos	inc/lpc18xx.h	25150;"	d
CaptureChannel	inc/lpc18xx_timer.h	/^	uint8_t CaptureChannel;	\/**< Capture channel, should be in range$/;"	m	struct:__anon108
CoreDebug	inc/core_cm3.h	846;"	d
CoreDebug_BASE	inc/core_cm3.h	836;"	d
CoreDebug_DCRSR_REGSEL_Msk	inc/core_cm3.h	784;"	d
CoreDebug_DCRSR_REGSEL_Pos	inc/core_cm3.h	783;"	d
CoreDebug_DCRSR_REGWnR_Msk	inc/core_cm3.h	781;"	d
CoreDebug_DCRSR_REGWnR_Pos	inc/core_cm3.h	780;"	d
CoreDebug_DEMCR_MON_EN_Msk	inc/core_cm3.h	800;"	d
CoreDebug_DEMCR_MON_EN_Pos	inc/core_cm3.h	799;"	d
CoreDebug_DEMCR_MON_PEND_Msk	inc/core_cm3.h	797;"	d
CoreDebug_DEMCR_MON_PEND_Pos	inc/core_cm3.h	796;"	d
CoreDebug_DEMCR_MON_REQ_Msk	inc/core_cm3.h	791;"	d
CoreDebug_DEMCR_MON_REQ_Pos	inc/core_cm3.h	790;"	d
CoreDebug_DEMCR_MON_STEP_Msk	inc/core_cm3.h	794;"	d
CoreDebug_DEMCR_MON_STEP_Pos	inc/core_cm3.h	793;"	d
CoreDebug_DEMCR_TRCENA_Msk	inc/core_cm3.h	788;"	d
CoreDebug_DEMCR_TRCENA_Pos	inc/core_cm3.h	787;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	inc/core_cm3.h	809;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	inc/core_cm3.h	808;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	inc/core_cm3.h	815;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	inc/core_cm3.h	814;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	inc/core_cm3.h	824;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	inc/core_cm3.h	823;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	inc/core_cm3.h	803;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	inc/core_cm3.h	802;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	inc/core_cm3.h	806;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	inc/core_cm3.h	805;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	inc/core_cm3.h	821;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	inc/core_cm3.h	820;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	inc/core_cm3.h	818;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	inc/core_cm3.h	817;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	inc/core_cm3.h	812;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	inc/core_cm3.h	811;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	inc/core_cm3.h	777;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	inc/core_cm3.h	776;"	d
CoreDebug_DHCSR_C_HALT_Msk	inc/core_cm3.h	774;"	d
CoreDebug_DHCSR_C_HALT_Pos	inc/core_cm3.h	773;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	inc/core_cm3.h	768;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	inc/core_cm3.h	767;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	inc/core_cm3.h	765;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	inc/core_cm3.h	764;"	d
CoreDebug_DHCSR_C_STEP_Msk	inc/core_cm3.h	771;"	d
CoreDebug_DHCSR_C_STEP_Pos	inc/core_cm3.h	770;"	d
CoreDebug_DHCSR_DBGKEY_Msk	inc/core_cm3.h	744;"	d
CoreDebug_DHCSR_DBGKEY_Pos	inc/core_cm3.h	743;"	d
CoreDebug_DHCSR_S_HALT_Msk	inc/core_cm3.h	759;"	d
CoreDebug_DHCSR_S_HALT_Pos	inc/core_cm3.h	758;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	inc/core_cm3.h	753;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	inc/core_cm3.h	752;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	inc/core_cm3.h	762;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	inc/core_cm3.h	761;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	inc/core_cm3.h	747;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	inc/core_cm3.h	746;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	inc/core_cm3.h	750;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	inc/core_cm3.h	749;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	inc/core_cm3.h	756;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	inc/core_cm3.h	755;"	d
CoreDebug_Type	inc/core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon98
Count	inc/usbcore.h	/^  uint16_t Count;$/;"	m	struct:_USB_EP_DATA
CountInputSelect	inc/lpc18xx_timer.h	/^	uint8_t CountInputSelect;$/;"	m	struct:__anon106
CounterOption	inc/lpc18xx_timer.h	/^	uint8_t CounterOption;		\/**< Counter Option, should be:$/;"	m	struct:__anon106
DAC_CNTVAL_VALUE_Msk	inc/lpc18xx.h	25907;"	d
DAC_CNTVAL_VALUE_Pos	inc/lpc18xx.h	25906;"	d
DAC_CR_BIAS_Msk	inc/lpc18xx.h	25893;"	d
DAC_CR_BIAS_Pos	inc/lpc18xx.h	25892;"	d
DAC_CR_VALUE_Msk	inc/lpc18xx.h	25891;"	d
DAC_CR_VALUE_Pos	inc/lpc18xx.h	25890;"	d
DAC_CTRL_CNT_ENA_Msk	inc/lpc18xx.h	25901;"	d
DAC_CTRL_CNT_ENA_Pos	inc/lpc18xx.h	25900;"	d
DAC_CTRL_DBLBUF_ENA_Msk	inc/lpc18xx.h	25899;"	d
DAC_CTRL_DBLBUF_ENA_Pos	inc/lpc18xx.h	25898;"	d
DAC_CTRL_DMA_ENA_Msk	inc/lpc18xx.h	25903;"	d
DAC_CTRL_DMA_ENA_Pos	inc/lpc18xx.h	25902;"	d
DAC_CTRL_INT_DMA_REQ_Msk	inc/lpc18xx.h	25897;"	d
DAC_CTRL_INT_DMA_REQ_Pos	inc/lpc18xx.h	25896;"	d
DAC_IRQn	inc/lpc18xx.h	/^  DAC_IRQn                          = 0,    \/*!<   0  DAC                              *\/$/;"	e	enum:__anon1
DAI	inc/lpc18xx.h	/^  __IO uint32_t DAI;                        \/*!< (@ 0x400Ax004) I2S Digital Audio Input Register. Contains control bits for the I2S receive channel. *\/$/;"	m	struct:__anon73
DAO	inc/lpc18xx.h	/^  __IO uint32_t DAO;                        \/*!< (@ 0x400Ax000) I2S Digital Audio Output Register. Contains control bits for the I2S transmit channel. *\/$/;"	m	struct:__anon73
DAT	inc/lpc18xx.h	/^  __IO uint32_t DAT;                        \/*!< (@ 0x400xx008) I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register. *\/$/;"	m	struct:__anon72
DATA_BUFFER	inc/lpc18xx.h	/^  __I  uint32_t DATA_BUFFER;                \/*!< (@ 0x400xx02C) Data buffer register. The contents of the 8 MSBs of the DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus. *\/$/;"	m	struct:__anon72
DBADDR	inc/lpc18xx.h	/^  __IO uint32_t DBADDR;                     \/*!< (@ 0x40004088) Descriptor List Base Address Register *\/$/;"	m	struct:__anon25
DCIVERSION	inc/lpc18xx.h	/^  __I  uint32_t DCIVERSION;                 \/*!< (@ 0x40006120) Device interface version number *\/$/;"	m	struct:__anon27
DCIVERSION	inc/lpc18xx.h	/^  __I  uint32_t DCIVERSION;                 \/*!< (@ 0x40007120) Device interface version number *\/$/;"	m	struct:__anon36
DCRDR	inc/core_cm3.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon98
DCRSR	inc/core_cm3.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon98
DEBNCE	inc/lpc18xx.h	/^  __IO uint32_t DEBNCE;                     \/*!< (@ 0x40004064) Debounce Count Register *\/$/;"	m	struct:__anon25
DEMCR	inc/core_cm3.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon98
DEVICEADDR	inc/lpc18xx.h	/^    __IO uint32_t DEVICEADDR;               \/*!< (@ 0x40006154) USB device address (device mode) *\/$/;"	m	union:__anon27::__anon32
DEVICEADDR	inc/lpc18xx.h	/^    __IO uint32_t DEVICEADDR;               \/*!< (@ 0x40007154) USB device address     *\/$/;"	m	union:__anon36::__anon41
DFR	inc/core_cm3.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon92
DFSR	inc/core_cm3.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon92
DHCSR	inc/core_cm3.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon98
DIR	inc/lpc18xx.h	/^  __IO uint32_t DIR[8];                     \/*!< (@ 0x400F6000) Direction registers port n *\/$/;"	m	struct:__anon82
DIR_ENTRY	inc/mscuser.h	18;"	d
DISABLE	inc/lpc_types.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon113
DLL	inc/lpc18xx.h	/^    __IO uint32_t DLL;                      \/*!< (@ 0x40082000) Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1) *\/$/;"	m	union:__anon62::__anon63
DLL	inc/lpc18xx.h	/^    __IO uint32_t DLL;                      \/*!< (@ 0x400xx000) Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB = 1). *\/$/;"	m	union:__anon58::__anon59
DLM	inc/lpc18xx.h	/^    __IO uint32_t DLM;                      \/*!< (@ 0x40082004) Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider.(DLAB=1) *\/$/;"	m	union:__anon62::__anon64
DLM	inc/lpc18xx.h	/^    __IO uint32_t DLM;                      \/*!< (@ 0x400xx004) Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB = 1). *\/$/;"	m	union:__anon58::__anon60
DMA0REQUEST	inc/lpc18xx.h	/^    __IO uint32_t DMA0REQUEST;          \/* 0x05C DMA0 Request Register *\/$/;"	m	struct:__anon3
DMA1	inc/lpc18xx.h	/^  __IO uint32_t DMA1;                       \/*!< (@ 0x400Ax014) I2S DMA Configuration Register 1. Contains control information for DMA request 1. *\/$/;"	m	struct:__anon73
DMA1REQUEST	inc/lpc18xx.h	/^    __IO uint32_t DMA1REQUEST;          \/* 0x060 DMA1 Request Register *\/$/;"	m	struct:__anon3
DMA2	inc/lpc18xx.h	/^  __IO uint32_t DMA2;                       \/*!< (@ 0x400Ax018) I2S DMA Configuration Register 2. Contains control information for DMA request 2. *\/$/;"	m	struct:__anon73
DMACR	inc/lpc18xx.h	/^  __IO uint32_t DMACR;                      \/*!< (@ 0x400xx024) SSPn DMA control register *\/$/;"	m	struct:__anon66
DMAMUX	inc/lpc18xx.h	/^  __IO uint32_t DMAMUX;                     \/*!< (@ 0x4004311C) DMA muxing control     *\/$/;"	m	struct:__anon50
DMA_BUS_MODE	inc/lpc18xx.h	/^  __IO uint32_t DMA_BUS_MODE;               \/*!< (@ 0x40011000) Bus Mode Register      *\/$/;"	m	struct:__anon46
DMA_CURHOST_REC_BUF	inc/lpc18xx.h	/^  __I  uint32_t  DMA_CURHOST_REC_BUF;       \/*!< (@ 0x40011054) Current host receive buffer address register *\/$/;"	m	struct:__anon46
DMA_CURHOST_REC_DES	inc/lpc18xx.h	/^  __I  uint32_t  DMA_CURHOST_REC_DES;       \/*!< (@ 0x4001104C) Current host receive descriptor register *\/$/;"	m	struct:__anon46
DMA_CURHOST_TRANS_BUF	inc/lpc18xx.h	/^  __I  uint32_t  DMA_CURHOST_TRANS_BUF;     \/*!< (@ 0x40011050) Current host transmit buffer address register *\/$/;"	m	struct:__anon46
DMA_CURHOST_TRANS_DES	inc/lpc18xx.h	/^  __I  uint32_t  DMA_CURHOST_TRANS_DES;     \/*!< (@ 0x40011048) Current host transmit descriptor register *\/$/;"	m	struct:__anon46
DMA_INT_EN	inc/lpc18xx.h	/^  __IO uint32_t DMA_INT_EN;                 \/*!< (@ 0x4001101C) Interrupt enable register *\/$/;"	m	struct:__anon46
DMA_IRQn	inc/lpc18xx.h	/^  DMA_IRQn                          = 2,    \/*!<   2  DMA                              *\/$/;"	e	enum:__anon1
DMA_MFRM_BUFOF	inc/lpc18xx.h	/^  __I  uint32_t  DMA_MFRM_BUFOF;            \/*!< (@ 0x40011020) Missed frame and buffer overflow register *\/$/;"	m	struct:__anon46
DMA_OP_MODE	inc/lpc18xx.h	/^  __IO uint32_t DMA_OP_MODE;                \/*!< (@ 0x40011018) Operation mode register *\/$/;"	m	struct:__anon46
DMA_REC_DES_ADDR	inc/lpc18xx.h	/^  __IO uint32_t DMA_REC_DES_ADDR;           \/*!< (@ 0x4001100C) Receive descriptor list address register *\/$/;"	m	struct:__anon46
DMA_REC_INT_WDT	inc/lpc18xx.h	/^  __IO uint32_t DMA_REC_INT_WDT;            \/*!< (@ 0x40011024) Receive interrupt watchdog timer register *\/$/;"	m	struct:__anon46
DMA_REC_POLL_DEMAND	inc/lpc18xx.h	/^  __IO uint32_t DMA_REC_POLL_DEMAND;        \/*!< (@ 0x40011008) Receive poll demand register *\/$/;"	m	struct:__anon46
DMA_STAT	inc/lpc18xx.h	/^  __IO uint32_t DMA_STAT;                   \/*!< (@ 0x40011014) Status register        *\/$/;"	m	struct:__anon46
DMA_TRANS_DES_ADDR	inc/lpc18xx.h	/^  __IO uint32_t DMA_TRANS_DES_ADDR;         \/*!< (@ 0x40011010) Transmit descriptor list address register *\/$/;"	m	struct:__anon46
DMA_TRANS_POLL_DEMAND	inc/lpc18xx.h	/^  __IO uint32_t DMA_TRANS_POLL_DEMAND;      \/*!< (@ 0x40011004) Transmit poll demand register *\/$/;"	m	struct:__anon46
DNLD_PORT	Makefile	/^DNLD_PORT:=com1$/;"	m
DOM	inc/lpc18xx.h	/^  __IO uint32_t DOM;                        \/*!< (@ 0x4004602C) Day of Month Register  *\/$/;"	m	struct:__anon52
DOW	inc/lpc18xx.h	/^  __IO uint32_t DOW;                        \/*!< (@ 0x40046030) Day of Week Register   *\/$/;"	m	struct:__anon52
DOWNCOUNTER	inc/lpc18xx.h	/^  __IO uint32_t DOWNCOUNTER;                \/*!< (@ 0x40040000) Downcounter register   *\/$/;"	m	struct:__anon47
DOY	inc/lpc18xx.h	/^  __IO uint32_t DOY;                        \/*!< (@ 0x40046034) Day of Year Register   *\/$/;"	m	struct:__anon52
DQH_T	inc/usbhw.h	/^}  DQH_T;$/;"	t	typeref:struct:__anon110
DR	inc/lpc18xx.h	/^  __I  uint32_t DR[8];                      \/*!< (@ 0x400Ex010) A\/D Channel Data Register. This register contains the result of the most recent conversion completed on channel n. *\/$/;"	m	struct:__anon81
DR	inc/lpc18xx.h	/^  __IO uint32_t DR;                         \/*!< (@ 0x400xx008) Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO. *\/$/;"	m	struct:__anon66
DSCADDR	inc/lpc18xx.h	/^  __I  uint32_t DSCADDR;                    \/*!< (@ 0x40004094) Current Host Descriptor Address Register *\/$/;"	m	struct:__anon25
DT	inc/lpc18xx.h	/^  __IO uint32_t DT;                         \/*!< (@ 0x400A003C) Dead time register     *\/$/;"	m	struct:__anon71
DTD_T	inc/usbhw.h	/^}  DTD_T;$/;"	t	typeref:struct:__anon109
DWBVAL	inc/usbdesc.h	16;"	d
DYNAMICAPR	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICAPR;                 \/*!< (@ 0x4000503C) Selects the last-data-out to active command time. *\/$/;"	m	struct:__anon26
DYNAMICCONFIG0	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICCONFIG0;             \/*!< (@ 0x40005100) Selects the configuration information for dynamic memory chip select n. *\/$/;"	m	struct:__anon26
DYNAMICCONFIG1	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICCONFIG1;             \/*!< (@ 0x40005120) Selects the configuration information for dynamic memory chip select n. *\/$/;"	m	struct:__anon26
DYNAMICCONFIG2	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICCONFIG2;             \/*!< (@ 0x40005140) Selects the configuration information for dynamic memory chip select n. *\/$/;"	m	struct:__anon26
DYNAMICCONFIG3	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICCONFIG3;             \/*!< (@ 0x40005160) Selects the configuration information for dynamic memory chip select n. *\/$/;"	m	struct:__anon26
DYNAMICCONTROL	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICCONTROL;             \/*!< (@ 0x40005020) Controls dynamic memory operation. *\/$/;"	m	struct:__anon26
DYNAMICDAL	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICDAL;                 \/*!< (@ 0x40005040) Selects the data-in to active command time. *\/$/;"	m	struct:__anon26
DYNAMICMRD	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICMRD;                 \/*!< (@ 0x40005058) Selects the load mode register to active command time. *\/$/;"	m	struct:__anon26
DYNAMICRAS	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRAS;                 \/*!< (@ 0x40005034) Selects the active to precharge command period. *\/$/;"	m	struct:__anon26
DYNAMICRASCAS0	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRASCAS0;             \/*!< (@ 0x40005104) Selects the RAS and CAS latencies for dynamic memory chip select n. *\/$/;"	m	struct:__anon26
DYNAMICRASCAS1	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRASCAS1;             \/*!< (@ 0x40005124) Selects the RAS and CAS latencies for dynamic memory chip select n. *\/$/;"	m	struct:__anon26
DYNAMICRASCAS2	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRASCAS2;             \/*!< (@ 0x40005144) Selects the RAS and CAS latencies for dynamic memory chip select n. *\/$/;"	m	struct:__anon26
DYNAMICRASCAS3	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRASCAS3;             \/*!< (@ 0x40005164) Selects the RAS and CAS latencies for dynamic memory chip select n. *\/$/;"	m	struct:__anon26
DYNAMICRC	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRC;                  \/*!< (@ 0x40005048) Selects the active to active command period. *\/$/;"	m	struct:__anon26
DYNAMICREADCONFIG	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICREADCONFIG;          \/*!< (@ 0x40005028) Configures the dynamic memory read strategy. *\/$/;"	m	struct:__anon26
DYNAMICREFRESH	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICREFRESH;             \/*!< (@ 0x40005024) Configures dynamic memory refresh operation. *\/$/;"	m	struct:__anon26
DYNAMICRFC	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRFC;                 \/*!< (@ 0x4000504C) Selects the auto-refresh period. *\/$/;"	m	struct:__anon26
DYNAMICRP	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRP;                  \/*!< (@ 0x40005030) Selects the precharge command period. *\/$/;"	m	struct:__anon26
DYNAMICRRD	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICRRD;                 \/*!< (@ 0x40005054) Selects the active bank A to active bank B latency. *\/$/;"	m	struct:__anon26
DYNAMICSREX	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICSREX;                \/*!< (@ 0x40005038) Selects the self-refresh exit time. *\/$/;"	m	struct:__anon26
DYNAMICWR	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICWR;                  \/*!< (@ 0x40005044) Selects the write recovery time. *\/$/;"	m	struct:__anon26
DYNAMICXSR	inc/lpc18xx.h	/^  __IO uint32_t DYNAMICXSR;                 \/*!< (@ 0x40005050) Selects the exit self-refresh to active command time. *\/$/;"	m	struct:__anon26
DataInFormat	src/mscuser.c	/^uint32_t DataInFormat (void) {$/;"	f
DataInTransfer	src/mscuser.c	/^void DataInTransfer (void) {$/;"	f
DebugMon_Handler	src/startup_lpc18xx.s	/^DebugMon_Handler:$/;"	l
DebugMonitor_IRQn	inc/lpc18xx.h	/^  DebugMonitor_IRQn                 = -4,   \/*!<  12  Debug Monitor                    *\/$/;"	e	enum:__anon1
Default_Handler	src/startup_lpc18xx.s	/^Default_Handler:$/;"	l
DevStatusFS2HS	src/usbhw.c	/^volatile uint32_t DevStatusFS2HS = FALSE;$/;"	v
Dir	inc/usb.h	/^    uint8_t Dir       : 1;$/;"	m	struct:_REQUEST_TYPE::_BM
EC	inc/lpc18xx.h	/^  __I  uint32_t EC;                         \/*!< (@ 0x400E2008) Error counter          *\/$/;"	m	struct:__anon74
ECHO	Makefile	/^ECHO:=\/bin\/echo -e$/;"	m
EDGE	inc/lpc18xx.h	/^  __IO uint32_t EDGE;                       \/*!< (@ 0x40044004) Edge configuration     *\/$/;"	m	struct:__anon51
EMCDELAYCLK	inc/lpc18xx.h	/^  __IO uint32_t  EMCDELAYCLK;               \/*!< (@ 0x40086D00) EMC clock delay register *\/$/;"	m	struct:__anon68
EMC_CONFIG_CR_Msk	inc/lpc18xx.h	7020;"	d
EMC_CONFIG_CR_Pos	inc/lpc18xx.h	7019;"	d
EMC_CONFIG_EM_Msk	inc/lpc18xx.h	7018;"	d
EMC_CONFIG_EM_Pos	inc/lpc18xx.h	7017;"	d
EMC_CONTROL_E_Msk	inc/lpc18xx.h	7002;"	d
EMC_CONTROL_E_Pos	inc/lpc18xx.h	7001;"	d
EMC_CONTROL_L_Msk	inc/lpc18xx.h	7006;"	d
EMC_CONTROL_L_Pos	inc/lpc18xx.h	7005;"	d
EMC_CONTROL_M_Msk	inc/lpc18xx.h	7004;"	d
EMC_CONTROL_M_Pos	inc/lpc18xx.h	7003;"	d
EMC_DYNAMICAPR_tAPR_Msk	inc/lpc18xx.h	7058;"	d
EMC_DYNAMICAPR_tAPR_Pos	inc/lpc18xx.h	7057;"	d
EMC_DYNAMICCONFIG0_AM0_Msk	inc/lpc18xx.h	7096;"	d
EMC_DYNAMICCONFIG0_AM0_Pos	inc/lpc18xx.h	7095;"	d
EMC_DYNAMICCONFIG0_AM1_Msk	inc/lpc18xx.h	7098;"	d
EMC_DYNAMICCONFIG0_AM1_Pos	inc/lpc18xx.h	7097;"	d
EMC_DYNAMICCONFIG0_B_Msk	inc/lpc18xx.h	7100;"	d
EMC_DYNAMICCONFIG0_B_Pos	inc/lpc18xx.h	7099;"	d
EMC_DYNAMICCONFIG0_MD_Msk	inc/lpc18xx.h	7094;"	d
EMC_DYNAMICCONFIG0_MD_Pos	inc/lpc18xx.h	7093;"	d
EMC_DYNAMICCONFIG0_P_Msk	inc/lpc18xx.h	7102;"	d
EMC_DYNAMICCONFIG0_P_Pos	inc/lpc18xx.h	7101;"	d
EMC_DYNAMICCONFIG1_AM0_Msk	inc/lpc18xx.h	7114;"	d
EMC_DYNAMICCONFIG1_AM0_Pos	inc/lpc18xx.h	7113;"	d
EMC_DYNAMICCONFIG1_AM1_Msk	inc/lpc18xx.h	7116;"	d
EMC_DYNAMICCONFIG1_AM1_Pos	inc/lpc18xx.h	7115;"	d
EMC_DYNAMICCONFIG1_B_Msk	inc/lpc18xx.h	7118;"	d
EMC_DYNAMICCONFIG1_B_Pos	inc/lpc18xx.h	7117;"	d
EMC_DYNAMICCONFIG1_MD_Msk	inc/lpc18xx.h	7112;"	d
EMC_DYNAMICCONFIG1_MD_Pos	inc/lpc18xx.h	7111;"	d
EMC_DYNAMICCONFIG1_P_Msk	inc/lpc18xx.h	7120;"	d
EMC_DYNAMICCONFIG1_P_Pos	inc/lpc18xx.h	7119;"	d
EMC_DYNAMICCONFIG2_AM0_Msk	inc/lpc18xx.h	7132;"	d
EMC_DYNAMICCONFIG2_AM0_Pos	inc/lpc18xx.h	7131;"	d
EMC_DYNAMICCONFIG2_AM1_Msk	inc/lpc18xx.h	7134;"	d
EMC_DYNAMICCONFIG2_AM1_Pos	inc/lpc18xx.h	7133;"	d
EMC_DYNAMICCONFIG2_B_Msk	inc/lpc18xx.h	7136;"	d
EMC_DYNAMICCONFIG2_B_Pos	inc/lpc18xx.h	7135;"	d
EMC_DYNAMICCONFIG2_MD_Msk	inc/lpc18xx.h	7130;"	d
EMC_DYNAMICCONFIG2_MD_Pos	inc/lpc18xx.h	7129;"	d
EMC_DYNAMICCONFIG2_P_Msk	inc/lpc18xx.h	7138;"	d
EMC_DYNAMICCONFIG2_P_Pos	inc/lpc18xx.h	7137;"	d
EMC_DYNAMICCONFIG3_AM0_Msk	inc/lpc18xx.h	7150;"	d
EMC_DYNAMICCONFIG3_AM0_Pos	inc/lpc18xx.h	7149;"	d
EMC_DYNAMICCONFIG3_AM1_Msk	inc/lpc18xx.h	7152;"	d
EMC_DYNAMICCONFIG3_AM1_Pos	inc/lpc18xx.h	7151;"	d
EMC_DYNAMICCONFIG3_B_Msk	inc/lpc18xx.h	7154;"	d
EMC_DYNAMICCONFIG3_B_Pos	inc/lpc18xx.h	7153;"	d
EMC_DYNAMICCONFIG3_MD_Msk	inc/lpc18xx.h	7148;"	d
EMC_DYNAMICCONFIG3_MD_Pos	inc/lpc18xx.h	7147;"	d
EMC_DYNAMICCONFIG3_P_Msk	inc/lpc18xx.h	7156;"	d
EMC_DYNAMICCONFIG3_P_Pos	inc/lpc18xx.h	7155;"	d
EMC_DYNAMICCONTROL_CE_Msk	inc/lpc18xx.h	7024;"	d
EMC_DYNAMICCONTROL_CE_Pos	inc/lpc18xx.h	7023;"	d
EMC_DYNAMICCONTROL_CS_Msk	inc/lpc18xx.h	7026;"	d
EMC_DYNAMICCONTROL_CS_Pos	inc/lpc18xx.h	7025;"	d
EMC_DYNAMICCONTROL_DP_Msk	inc/lpc18xx.h	7034;"	d
EMC_DYNAMICCONTROL_DP_Pos	inc/lpc18xx.h	7033;"	d
EMC_DYNAMICCONTROL_I_Msk	inc/lpc18xx.h	7032;"	d
EMC_DYNAMICCONTROL_I_Pos	inc/lpc18xx.h	7031;"	d
EMC_DYNAMICCONTROL_MMC_Msk	inc/lpc18xx.h	7030;"	d
EMC_DYNAMICCONTROL_MMC_Pos	inc/lpc18xx.h	7029;"	d
EMC_DYNAMICCONTROL_SR_Msk	inc/lpc18xx.h	7028;"	d
EMC_DYNAMICCONTROL_SR_Pos	inc/lpc18xx.h	7027;"	d
EMC_DYNAMICDAL_tDAL_Msk	inc/lpc18xx.h	7062;"	d
EMC_DYNAMICDAL_tDAL_Pos	inc/lpc18xx.h	7061;"	d
EMC_DYNAMICMRD_tMRD_Msk	inc/lpc18xx.h	7086;"	d
EMC_DYNAMICMRD_tMRD_Pos	inc/lpc18xx.h	7085;"	d
EMC_DYNAMICRASCAS0_CAS_Msk	inc/lpc18xx.h	7108;"	d
EMC_DYNAMICRASCAS0_CAS_Pos	inc/lpc18xx.h	7107;"	d
EMC_DYNAMICRASCAS0_RAS_Msk	inc/lpc18xx.h	7106;"	d
EMC_DYNAMICRASCAS0_RAS_Pos	inc/lpc18xx.h	7105;"	d
EMC_DYNAMICRASCAS1_CAS_Msk	inc/lpc18xx.h	7126;"	d
EMC_DYNAMICRASCAS1_CAS_Pos	inc/lpc18xx.h	7125;"	d
EMC_DYNAMICRASCAS1_RAS_Msk	inc/lpc18xx.h	7124;"	d
EMC_DYNAMICRASCAS1_RAS_Pos	inc/lpc18xx.h	7123;"	d
EMC_DYNAMICRASCAS2_CAS_Msk	inc/lpc18xx.h	7144;"	d
EMC_DYNAMICRASCAS2_CAS_Pos	inc/lpc18xx.h	7143;"	d
EMC_DYNAMICRASCAS2_RAS_Msk	inc/lpc18xx.h	7142;"	d
EMC_DYNAMICRASCAS2_RAS_Pos	inc/lpc18xx.h	7141;"	d
EMC_DYNAMICRASCAS3_CAS_Msk	inc/lpc18xx.h	7162;"	d
EMC_DYNAMICRASCAS3_CAS_Pos	inc/lpc18xx.h	7161;"	d
EMC_DYNAMICRASCAS3_RAS_Msk	inc/lpc18xx.h	7160;"	d
EMC_DYNAMICRASCAS3_RAS_Pos	inc/lpc18xx.h	7159;"	d
EMC_DYNAMICRAS_tRAS_Msk	inc/lpc18xx.h	7050;"	d
EMC_DYNAMICRAS_tRAS_Pos	inc/lpc18xx.h	7049;"	d
EMC_DYNAMICRC_tRC_Msk	inc/lpc18xx.h	7070;"	d
EMC_DYNAMICRC_tRC_Pos	inc/lpc18xx.h	7069;"	d
EMC_DYNAMICREADCONFIG_RD_Msk	inc/lpc18xx.h	7042;"	d
EMC_DYNAMICREADCONFIG_RD_Pos	inc/lpc18xx.h	7041;"	d
EMC_DYNAMICREFRESH_REFRESH_Msk	inc/lpc18xx.h	7038;"	d
EMC_DYNAMICREFRESH_REFRESH_Pos	inc/lpc18xx.h	7037;"	d
EMC_DYNAMICRFC_tRFC_Msk	inc/lpc18xx.h	7074;"	d
EMC_DYNAMICRFC_tRFC_Pos	inc/lpc18xx.h	7073;"	d
EMC_DYNAMICRP_tRP_Msk	inc/lpc18xx.h	7046;"	d
EMC_DYNAMICRP_tRP_Pos	inc/lpc18xx.h	7045;"	d
EMC_DYNAMICRRD_tRRD_Msk	inc/lpc18xx.h	7082;"	d
EMC_DYNAMICRRD_tRRD_Pos	inc/lpc18xx.h	7081;"	d
EMC_DYNAMICSREX_tSREX_Msk	inc/lpc18xx.h	7054;"	d
EMC_DYNAMICSREX_tSREX_Pos	inc/lpc18xx.h	7053;"	d
EMC_DYNAMICWR_tWR_Msk	inc/lpc18xx.h	7066;"	d
EMC_DYNAMICWR_tWR_Pos	inc/lpc18xx.h	7065;"	d
EMC_DYNAMICXSR_tXSR_Msk	inc/lpc18xx.h	7078;"	d
EMC_DYNAMICXSR_tXSR_Pos	inc/lpc18xx.h	7077;"	d
EMC_STATICCONFIG0_B_Msk	inc/lpc18xx.h	7176;"	d
EMC_STATICCONFIG0_B_Pos	inc/lpc18xx.h	7175;"	d
EMC_STATICCONFIG0_EW_Msk	inc/lpc18xx.h	7174;"	d
EMC_STATICCONFIG0_EW_Pos	inc/lpc18xx.h	7173;"	d
EMC_STATICCONFIG0_MW_Msk	inc/lpc18xx.h	7166;"	d
EMC_STATICCONFIG0_MW_Pos	inc/lpc18xx.h	7165;"	d
EMC_STATICCONFIG0_PB_Msk	inc/lpc18xx.h	7172;"	d
EMC_STATICCONFIG0_PB_Pos	inc/lpc18xx.h	7171;"	d
EMC_STATICCONFIG0_PC_Msk	inc/lpc18xx.h	7170;"	d
EMC_STATICCONFIG0_PC_Pos	inc/lpc18xx.h	7169;"	d
EMC_STATICCONFIG0_PM_Msk	inc/lpc18xx.h	7168;"	d
EMC_STATICCONFIG0_PM_Pos	inc/lpc18xx.h	7167;"	d
EMC_STATICCONFIG0_P_Msk	inc/lpc18xx.h	7178;"	d
EMC_STATICCONFIG0_P_Pos	inc/lpc18xx.h	7177;"	d
EMC_STATICCONFIG1_B_Msk	inc/lpc18xx.h	7216;"	d
EMC_STATICCONFIG1_B_Pos	inc/lpc18xx.h	7215;"	d
EMC_STATICCONFIG1_EW_Msk	inc/lpc18xx.h	7214;"	d
EMC_STATICCONFIG1_EW_Pos	inc/lpc18xx.h	7213;"	d
EMC_STATICCONFIG1_MW_Msk	inc/lpc18xx.h	7206;"	d
EMC_STATICCONFIG1_MW_Pos	inc/lpc18xx.h	7205;"	d
EMC_STATICCONFIG1_PB_Msk	inc/lpc18xx.h	7212;"	d
EMC_STATICCONFIG1_PB_Pos	inc/lpc18xx.h	7211;"	d
EMC_STATICCONFIG1_PC_Msk	inc/lpc18xx.h	7210;"	d
EMC_STATICCONFIG1_PC_Pos	inc/lpc18xx.h	7209;"	d
EMC_STATICCONFIG1_PM_Msk	inc/lpc18xx.h	7208;"	d
EMC_STATICCONFIG1_PM_Pos	inc/lpc18xx.h	7207;"	d
EMC_STATICCONFIG1_P_Msk	inc/lpc18xx.h	7218;"	d
EMC_STATICCONFIG1_P_Pos	inc/lpc18xx.h	7217;"	d
EMC_STATICCONFIG2_B_Msk	inc/lpc18xx.h	7256;"	d
EMC_STATICCONFIG2_B_Pos	inc/lpc18xx.h	7255;"	d
EMC_STATICCONFIG2_EW_Msk	inc/lpc18xx.h	7254;"	d
EMC_STATICCONFIG2_EW_Pos	inc/lpc18xx.h	7253;"	d
EMC_STATICCONFIG2_MW_Msk	inc/lpc18xx.h	7246;"	d
EMC_STATICCONFIG2_MW_Pos	inc/lpc18xx.h	7245;"	d
EMC_STATICCONFIG2_PB_Msk	inc/lpc18xx.h	7252;"	d
EMC_STATICCONFIG2_PB_Pos	inc/lpc18xx.h	7251;"	d
EMC_STATICCONFIG2_PC_Msk	inc/lpc18xx.h	7250;"	d
EMC_STATICCONFIG2_PC_Pos	inc/lpc18xx.h	7249;"	d
EMC_STATICCONFIG2_PM_Msk	inc/lpc18xx.h	7248;"	d
EMC_STATICCONFIG2_PM_Pos	inc/lpc18xx.h	7247;"	d
EMC_STATICCONFIG2_P_Msk	inc/lpc18xx.h	7258;"	d
EMC_STATICCONFIG2_P_Pos	inc/lpc18xx.h	7257;"	d
EMC_STATICCONFIG3_B_Msk	inc/lpc18xx.h	7296;"	d
EMC_STATICCONFIG3_B_Pos	inc/lpc18xx.h	7295;"	d
EMC_STATICCONFIG3_EW_Msk	inc/lpc18xx.h	7294;"	d
EMC_STATICCONFIG3_EW_Pos	inc/lpc18xx.h	7293;"	d
EMC_STATICCONFIG3_MW_Msk	inc/lpc18xx.h	7286;"	d
EMC_STATICCONFIG3_MW_Pos	inc/lpc18xx.h	7285;"	d
EMC_STATICCONFIG3_PB_Msk	inc/lpc18xx.h	7292;"	d
EMC_STATICCONFIG3_PB_Pos	inc/lpc18xx.h	7291;"	d
EMC_STATICCONFIG3_PC_Msk	inc/lpc18xx.h	7290;"	d
EMC_STATICCONFIG3_PC_Pos	inc/lpc18xx.h	7289;"	d
EMC_STATICCONFIG3_PM_Msk	inc/lpc18xx.h	7288;"	d
EMC_STATICCONFIG3_PM_Pos	inc/lpc18xx.h	7287;"	d
EMC_STATICCONFIG3_P_Msk	inc/lpc18xx.h	7298;"	d
EMC_STATICCONFIG3_P_Pos	inc/lpc18xx.h	7297;"	d
EMC_STATICEXTENDEDWAIT_EXTENDEDWAIT_Msk	inc/lpc18xx.h	7090;"	d
EMC_STATICEXTENDEDWAIT_EXTENDEDWAIT_Pos	inc/lpc18xx.h	7089;"	d
EMC_STATICWAITOEN0_WAITOEN_Msk	inc/lpc18xx.h	7186;"	d
EMC_STATICWAITOEN0_WAITOEN_Pos	inc/lpc18xx.h	7185;"	d
EMC_STATICWAITOEN1_WAITOEN_Msk	inc/lpc18xx.h	7226;"	d
EMC_STATICWAITOEN1_WAITOEN_Pos	inc/lpc18xx.h	7225;"	d
EMC_STATICWAITOEN2_WAITOEN_Msk	inc/lpc18xx.h	7266;"	d
EMC_STATICWAITOEN2_WAITOEN_Pos	inc/lpc18xx.h	7265;"	d
EMC_STATICWAITOEN3_WAITOEN_Msk	inc/lpc18xx.h	7306;"	d
EMC_STATICWAITOEN3_WAITOEN_Pos	inc/lpc18xx.h	7305;"	d
EMC_STATICWAITPAG0_WAITPAGE_Msk	inc/lpc18xx.h	7194;"	d
EMC_STATICWAITPAG0_WAITPAGE_Pos	inc/lpc18xx.h	7193;"	d
EMC_STATICWAITPAG1_WAITPAGE_Msk	inc/lpc18xx.h	7234;"	d
EMC_STATICWAITPAG1_WAITPAGE_Pos	inc/lpc18xx.h	7233;"	d
EMC_STATICWAITPAG2_WAITPAGE_Msk	inc/lpc18xx.h	7274;"	d
EMC_STATICWAITPAG2_WAITPAGE_Pos	inc/lpc18xx.h	7273;"	d
EMC_STATICWAITPAG3_WAITPAGE_Msk	inc/lpc18xx.h	7314;"	d
EMC_STATICWAITPAG3_WAITPAGE_Pos	inc/lpc18xx.h	7313;"	d
EMC_STATICWAITRD0_WAITRD_Msk	inc/lpc18xx.h	7190;"	d
EMC_STATICWAITRD0_WAITRD_Pos	inc/lpc18xx.h	7189;"	d
EMC_STATICWAITRD1_WAITRD_Msk	inc/lpc18xx.h	7230;"	d
EMC_STATICWAITRD1_WAITRD_Pos	inc/lpc18xx.h	7229;"	d
EMC_STATICWAITRD2_WAITRD_Msk	inc/lpc18xx.h	7270;"	d
EMC_STATICWAITRD2_WAITRD_Pos	inc/lpc18xx.h	7269;"	d
EMC_STATICWAITRD3_WAITRD_Msk	inc/lpc18xx.h	7310;"	d
EMC_STATICWAITRD3_WAITRD_Pos	inc/lpc18xx.h	7309;"	d
EMC_STATICWAITTURN0_WAITTURN_Msk	inc/lpc18xx.h	7202;"	d
EMC_STATICWAITTURN0_WAITTURN_Pos	inc/lpc18xx.h	7201;"	d
EMC_STATICWAITTURN1_WAITTURN_Msk	inc/lpc18xx.h	7242;"	d
EMC_STATICWAITTURN1_WAITTURN_Pos	inc/lpc18xx.h	7241;"	d
EMC_STATICWAITTURN2_WAITTURN_Msk	inc/lpc18xx.h	7282;"	d
EMC_STATICWAITTURN2_WAITTURN_Pos	inc/lpc18xx.h	7281;"	d
EMC_STATICWAITTURN3_WAITTURN_Msk	inc/lpc18xx.h	7322;"	d
EMC_STATICWAITTURN3_WAITTURN_Pos	inc/lpc18xx.h	7321;"	d
EMC_STATICWAITWEN0_WAITWEN_Msk	inc/lpc18xx.h	7182;"	d
EMC_STATICWAITWEN0_WAITWEN_Pos	inc/lpc18xx.h	7181;"	d
EMC_STATICWAITWEN1_WAITWEN_Msk	inc/lpc18xx.h	7222;"	d
EMC_STATICWAITWEN1_WAITWEN_Pos	inc/lpc18xx.h	7221;"	d
EMC_STATICWAITWEN2_WAITWEN_Msk	inc/lpc18xx.h	7262;"	d
EMC_STATICWAITWEN2_WAITWEN_Pos	inc/lpc18xx.h	7261;"	d
EMC_STATICWAITWEN3_WAITWEN_Msk	inc/lpc18xx.h	7302;"	d
EMC_STATICWAITWEN3_WAITWEN_Pos	inc/lpc18xx.h	7301;"	d
EMC_STATICWAITWR0_WAITWR_Msk	inc/lpc18xx.h	7198;"	d
EMC_STATICWAITWR0_WAITWR_Pos	inc/lpc18xx.h	7197;"	d
EMC_STATICWAITWR1_WAITWR_Msk	inc/lpc18xx.h	7238;"	d
EMC_STATICWAITWR1_WAITWR_Pos	inc/lpc18xx.h	7237;"	d
EMC_STATICWAITWR2_WAITWR_Msk	inc/lpc18xx.h	7278;"	d
EMC_STATICWAITWR2_WAITWR_Pos	inc/lpc18xx.h	7277;"	d
EMC_STATICWAITWR3_WAITWR_Msk	inc/lpc18xx.h	7318;"	d
EMC_STATICWAITWR3_WAITWR_Pos	inc/lpc18xx.h	7317;"	d
EMC_STATUS_B_Msk	inc/lpc18xx.h	7010;"	d
EMC_STATUS_B_Pos	inc/lpc18xx.h	7009;"	d
EMC_STATUS_SA_Msk	inc/lpc18xx.h	7014;"	d
EMC_STATUS_SA_Pos	inc/lpc18xx.h	7013;"	d
EMC_STATUS_S_Msk	inc/lpc18xx.h	7012;"	d
EMC_STATUS_S_Pos	inc/lpc18xx.h	7011;"	d
EMMC_INIT_H	inc/error.h	2;"	d
EMMC_MSC_OFF	inc/mscuser.h	25;"	d
EMR	inc/lpc18xx.h	/^  __IO uint32_t EMR;                        \/*!< (@ 0x400xx03C) External Match Register. The EMR controls the external match pins MATn.0-3 (MAT0.0-3 and MAT1.0-3 respectively). *\/$/;"	m	struct:__anon67
ENABLE	inc/lpc18xx.h	/^  __I  uint32_t ENABLE;                     \/*!< (@ 0x40040FE4) Enable register        *\/$/;"	m	struct:__anon47
ENABLE	inc/lpc18xx.h	/^  __I  uint32_t ENABLE;                     \/*!< (@ 0x40044FE4) Enable register        *\/$/;"	m	struct:__anon51
ENABLE	inc/lpc_types.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon113
ENAIO0	inc/lpc18xx.h	/^  __IO uint32_t ENAIO0;                     \/*!< (@ 0x40086C88) ADC0 function select register *\/$/;"	m	struct:__anon68
ENAIO1	inc/lpc18xx.h	/^  __IO uint32_t ENAIO1;                     \/*!< (@ 0x40086C8C) ADC1 function select register *\/$/;"	m	struct:__anon68
ENAIO2	inc/lpc18xx.h	/^  __IO uint32_t ENAIO2;                     \/*!< (@ 0x40086C90) Analog function select register *\/$/;"	m	struct:__anon68
ENBLDCHNS	inc/lpc18xx.h	/^  __I  uint32_t ENBLDCHNS;                  \/*!< (@ 0x4000201C) DMA Enabled Channel Register *\/$/;"	m	struct:__anon24
ENDPOINTLISTADDR	inc/lpc18xx.h	/^    __IO uint32_t ENDPOINTLISTADDR;         \/*!< (@ 0x40006158) Address of endpoint list in memory *\/$/;"	m	union:__anon27::__anon33
ENDPOINTLISTADDR	inc/lpc18xx.h	/^    __IO uint32_t ENDPOINTLISTADDR;         \/*!< (@ 0x40007158) Address of endpoint list in memory (device mode) *\/$/;"	m	union:__anon36::__anon42
ENDPTCOMPLETE	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCOMPLETE;              \/*!< (@ 0x400061BC) Endpoint complete      *\/$/;"	m	struct:__anon27
ENDPTCOMPLETE	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCOMPLETE;              \/*!< (@ 0x400071BC) Endpoint complete      *\/$/;"	m	struct:__anon36
ENDPTCTRL0	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL0;                 \/*!< (@ 0x400061C0) Endpoint control 0     *\/$/;"	m	struct:__anon27
ENDPTCTRL0	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL0;                 \/*!< (@ 0x400071C0) Endpoint control 0     *\/$/;"	m	struct:__anon36
ENDPTCTRL1	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL1;                 \/*!< (@ 0x400061C4) Endpoint control       *\/$/;"	m	struct:__anon27
ENDPTCTRL1	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL1;                 \/*!< (@ 0x400071C4) Endpoint control       *\/$/;"	m	struct:__anon36
ENDPTCTRL2	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL2;                 \/*!< (@ 0x400061C8) Endpoint control       *\/$/;"	m	struct:__anon27
ENDPTCTRL2	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL2;                 \/*!< (@ 0x400071C8) Endpoint control       *\/$/;"	m	struct:__anon36
ENDPTCTRL3	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL3;                 \/*!< (@ 0x400061CC) Endpoint control       *\/$/;"	m	struct:__anon27
ENDPTCTRL3	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL3;                 \/*!< (@ 0x400071CC) Endpoint control       *\/$/;"	m	struct:__anon36
ENDPTCTRL4	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL4;                 \/*!< (@ 0x400061D0) Endpoint control       *\/$/;"	m	struct:__anon27
ENDPTCTRL5	inc/lpc18xx.h	/^  __IO uint32_t ENDPTCTRL5;                 \/*!< (@ 0x400061D4) Endpoint control       *\/$/;"	m	struct:__anon27
ENDPTFLUSH	inc/lpc18xx.h	/^  __IO uint32_t ENDPTFLUSH;                 \/*!< (@ 0x400061B4) Endpoint de-initialization *\/$/;"	m	struct:__anon27
ENDPTFLUSH	inc/lpc18xx.h	/^  __IO uint32_t ENDPTFLUSH;                 \/*!< (@ 0x400071B4) Endpoint de-initialization *\/$/;"	m	struct:__anon36
ENDPTNAK	inc/lpc18xx.h	/^  __IO uint32_t ENDPTNAK;                   \/*!< (@ 0x40006178) Endpoint NAK (device mode) *\/$/;"	m	struct:__anon27
ENDPTNAK	inc/lpc18xx.h	/^  __IO uint32_t ENDPTNAK;                   \/*!< (@ 0x40007178) Endpoint NAK (device mode) *\/$/;"	m	struct:__anon36
ENDPTNAKEN	inc/lpc18xx.h	/^  __IO uint32_t ENDPTNAKEN;                 \/*!< (@ 0x4000617C) Endpoint NAK Enable (device mode) *\/$/;"	m	struct:__anon27
ENDPTNAKEN	inc/lpc18xx.h	/^  __IO uint32_t ENDPTNAKEN;                 \/*!< (@ 0x4000717C) Endpoint NAK Enable (device mode) *\/$/;"	m	struct:__anon36
ENDPTPRIME	inc/lpc18xx.h	/^  __IO uint32_t ENDPTPRIME;                 \/*!< (@ 0x400061B0) Endpoint initialization *\/$/;"	m	struct:__anon27
ENDPTPRIME	inc/lpc18xx.h	/^  __IO uint32_t ENDPTPRIME;                 \/*!< (@ 0x400071B0) Endpoint initialization *\/$/;"	m	struct:__anon36
ENDPTSETUPSTAT	inc/lpc18xx.h	/^  __IO uint32_t ENDPTSETUPSTAT;             \/*!< (@ 0x400061AC) Endpoint setup status  *\/$/;"	m	struct:__anon27
ENDPTSETUPSTAT	inc/lpc18xx.h	/^  __IO uint32_t ENDPTSETUPSTAT;             \/*!< (@ 0x400071AC) Endpoint setup status  *\/$/;"	m	struct:__anon36
ENDPTSTAT	inc/lpc18xx.h	/^  __I  uint32_t ENDPTSTAT;                  \/*!< (@ 0x400061B8) Endpoint status        *\/$/;"	m	struct:__anon27
ENDPTSTAT	inc/lpc18xx.h	/^  __I  uint32_t ENDPTSTAT;                  \/*!< (@ 0x400071B8) Endpoint status        *\/$/;"	m	struct:__anon36
EP0Buf	src/usbcore.c	/^uint8_t  EP0Buf[USB_MAX_PACKET0];$/;"	v
EP0Data	src/usbcore.c	/^USB_EP_DATA EP0Data;$/;"	v
EPAdr	src/usbhw.c	/^uint32_t EPAdr (uint32_t EPNum) {$/;"	f
EPCTRL_RXE	inc/usbhw.h	91;"	d
EPCTRL_RXI	inc/usbhw.h	89;"	d
EPCTRL_RXR	inc/usbhw.h	90;"	d
EPCTRL_RXS	inc/usbhw.h	84;"	d
EPCTRL_RX_BLK	inc/usbhw.h	88;"	d
EPCTRL_RX_CTL	inc/usbhw.h	86;"	d
EPCTRL_RX_ISO	inc/usbhw.h	87;"	d
EPCTRL_RX_TYPE	inc/usbhw.h	85;"	d
EPCTRL_TXE	inc/usbhw.h	100;"	d
EPCTRL_TXI	inc/usbhw.h	98;"	d
EPCTRL_TXR	inc/usbhw.h	99;"	d
EPCTRL_TXS	inc/usbhw.h	92;"	d
EPCTRL_TX_BLK	inc/usbhw.h	96;"	d
EPCTRL_TX_CTL	inc/usbhw.h	94;"	d
EPCTRL_TX_INT	inc/usbhw.h	97;"	d
EPCTRL_TX_ISO	inc/usbhw.h	95;"	d
EPCTRL_TX_TYPE	inc/usbhw.h	93;"	d
EP_NUM_MAX	inc/usbhw.h	115;"	d
ERIn_Type	inc/lpc18xx.h	/^}ERIn_Type;$/;"	t	typeref:enum:__anon2
ERROR	inc/lpc_types.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} Status;$/;"	e	enum:__anon114
ETBCFG	inc/lpc18xx.h	/^  __IO uint32_t ETBCFG;                     \/*!< (@ 0x40043128) ETB RAM configuration  *\/$/;"	m	struct:__anon50
ETHERNET_ADDEND_TSAR_Msk	inc/lpc18xx.h	14556;"	d
ETHERNET_ADDEND_TSAR_Pos	inc/lpc18xx.h	14555;"	d
ETHERNET_AUXNANOSECONDS_AUXNS_Msk	inc/lpc18xx.h	14588;"	d
ETHERNET_AUXNANOSECONDS_AUXNS_Pos	inc/lpc18xx.h	14587;"	d
ETHERNET_AUXSECONDS_AUXS_Msk	inc/lpc18xx.h	14592;"	d
ETHERNET_AUXSECONDS_AUXS_Pos	inc/lpc18xx.h	14591;"	d
ETHERNET_DMA_BUS_MODE_AAL_Msk	inc/lpc18xx.h	14616;"	d
ETHERNET_DMA_BUS_MODE_AAL_Pos	inc/lpc18xx.h	14615;"	d
ETHERNET_DMA_BUS_MODE_ATDS_Msk	inc/lpc18xx.h	14602;"	d
ETHERNET_DMA_BUS_MODE_ATDS_Pos	inc/lpc18xx.h	14601;"	d
ETHERNET_DMA_BUS_MODE_DA_Msk	inc/lpc18xx.h	14598;"	d
ETHERNET_DMA_BUS_MODE_DA_Pos	inc/lpc18xx.h	14597;"	d
ETHERNET_DMA_BUS_MODE_DSL_Msk	inc/lpc18xx.h	14600;"	d
ETHERNET_DMA_BUS_MODE_DSL_Pos	inc/lpc18xx.h	14599;"	d
ETHERNET_DMA_BUS_MODE_FB_Msk	inc/lpc18xx.h	14608;"	d
ETHERNET_DMA_BUS_MODE_FB_Pos	inc/lpc18xx.h	14607;"	d
ETHERNET_DMA_BUS_MODE_MB_Msk	inc/lpc18xx.h	14618;"	d
ETHERNET_DMA_BUS_MODE_MB_Pos	inc/lpc18xx.h	14617;"	d
ETHERNET_DMA_BUS_MODE_PBL8X_Msk	inc/lpc18xx.h	14614;"	d
ETHERNET_DMA_BUS_MODE_PBL8X_Pos	inc/lpc18xx.h	14613;"	d
ETHERNET_DMA_BUS_MODE_PBL_Msk	inc/lpc18xx.h	14604;"	d
ETHERNET_DMA_BUS_MODE_PBL_Pos	inc/lpc18xx.h	14603;"	d
ETHERNET_DMA_BUS_MODE_PR_Msk	inc/lpc18xx.h	14606;"	d
ETHERNET_DMA_BUS_MODE_PR_Pos	inc/lpc18xx.h	14605;"	d
ETHERNET_DMA_BUS_MODE_RPBL_Msk	inc/lpc18xx.h	14610;"	d
ETHERNET_DMA_BUS_MODE_RPBL_Pos	inc/lpc18xx.h	14609;"	d
ETHERNET_DMA_BUS_MODE_SWR_Msk	inc/lpc18xx.h	14596;"	d
ETHERNET_DMA_BUS_MODE_SWR_Pos	inc/lpc18xx.h	14595;"	d
ETHERNET_DMA_BUS_MODE_TXPR_Msk	inc/lpc18xx.h	14620;"	d
ETHERNET_DMA_BUS_MODE_TXPR_Pos	inc/lpc18xx.h	14619;"	d
ETHERNET_DMA_BUS_MODE_USP_Msk	inc/lpc18xx.h	14612;"	d
ETHERNET_DMA_BUS_MODE_USP_Pos	inc/lpc18xx.h	14611;"	d
ETHERNET_DMA_CURHOST_REC_BUF_HRB_Msk	inc/lpc18xx.h	14756;"	d
ETHERNET_DMA_CURHOST_REC_BUF_HRB_Pos	inc/lpc18xx.h	14755;"	d
ETHERNET_DMA_CURHOST_REC_DES_HRD_Msk	inc/lpc18xx.h	14748;"	d
ETHERNET_DMA_CURHOST_REC_DES_HRD_Pos	inc/lpc18xx.h	14747;"	d
ETHERNET_DMA_CURHOST_TRANS_BUF_HTB_Msk	inc/lpc18xx.h	14752;"	d
ETHERNET_DMA_CURHOST_TRANS_BUF_HTB_Pos	inc/lpc18xx.h	14751;"	d
ETHERNET_DMA_CURHOST_TRANS_DES_HTD_Msk	inc/lpc18xx.h	14744;"	d
ETHERNET_DMA_CURHOST_TRANS_DES_HTD_Pos	inc/lpc18xx.h	14743;"	d
ETHERNET_DMA_INT_EN_AIE_Msk	inc/lpc18xx.h	14724;"	d
ETHERNET_DMA_INT_EN_AIE_Pos	inc/lpc18xx.h	14723;"	d
ETHERNET_DMA_INT_EN_ERE_Msk	inc/lpc18xx.h	14722;"	d
ETHERNET_DMA_INT_EN_ERE_Pos	inc/lpc18xx.h	14721;"	d
ETHERNET_DMA_INT_EN_ETE_Msk	inc/lpc18xx.h	14718;"	d
ETHERNET_DMA_INT_EN_ETE_Pos	inc/lpc18xx.h	14717;"	d
ETHERNET_DMA_INT_EN_FBE_Msk	inc/lpc18xx.h	14720;"	d
ETHERNET_DMA_INT_EN_FBE_Pos	inc/lpc18xx.h	14719;"	d
ETHERNET_DMA_INT_EN_NIE_Msk	inc/lpc18xx.h	14726;"	d
ETHERNET_DMA_INT_EN_NIE_Pos	inc/lpc18xx.h	14725;"	d
ETHERNET_DMA_INT_EN_OVE_Msk	inc/lpc18xx.h	14706;"	d
ETHERNET_DMA_INT_EN_OVE_Pos	inc/lpc18xx.h	14705;"	d
ETHERNET_DMA_INT_EN_RIE_Msk	inc/lpc18xx.h	14710;"	d
ETHERNET_DMA_INT_EN_RIE_Pos	inc/lpc18xx.h	14709;"	d
ETHERNET_DMA_INT_EN_RSE_Msk	inc/lpc18xx.h	14714;"	d
ETHERNET_DMA_INT_EN_RSE_Pos	inc/lpc18xx.h	14713;"	d
ETHERNET_DMA_INT_EN_RUE_Msk	inc/lpc18xx.h	14712;"	d
ETHERNET_DMA_INT_EN_RUE_Pos	inc/lpc18xx.h	14711;"	d
ETHERNET_DMA_INT_EN_RWE_Msk	inc/lpc18xx.h	14716;"	d
ETHERNET_DMA_INT_EN_RWE_Pos	inc/lpc18xx.h	14715;"	d
ETHERNET_DMA_INT_EN_TIE_Msk	inc/lpc18xx.h	14698;"	d
ETHERNET_DMA_INT_EN_TIE_Pos	inc/lpc18xx.h	14697;"	d
ETHERNET_DMA_INT_EN_TJE_Msk	inc/lpc18xx.h	14704;"	d
ETHERNET_DMA_INT_EN_TJE_Pos	inc/lpc18xx.h	14703;"	d
ETHERNET_DMA_INT_EN_TSE_Msk	inc/lpc18xx.h	14700;"	d
ETHERNET_DMA_INT_EN_TSE_Pos	inc/lpc18xx.h	14699;"	d
ETHERNET_DMA_INT_EN_TUE_Msk	inc/lpc18xx.h	14702;"	d
ETHERNET_DMA_INT_EN_TUE_Pos	inc/lpc18xx.h	14701;"	d
ETHERNET_DMA_INT_EN_UNE_Msk	inc/lpc18xx.h	14708;"	d
ETHERNET_DMA_INT_EN_UNE_Pos	inc/lpc18xx.h	14707;"	d
ETHERNET_DMA_MFRM_BUFOF_FMA_Msk	inc/lpc18xx.h	14734;"	d
ETHERNET_DMA_MFRM_BUFOF_FMA_Pos	inc/lpc18xx.h	14733;"	d
ETHERNET_DMA_MFRM_BUFOF_FMC_Msk	inc/lpc18xx.h	14730;"	d
ETHERNET_DMA_MFRM_BUFOF_FMC_Pos	inc/lpc18xx.h	14729;"	d
ETHERNET_DMA_MFRM_BUFOF_OC_Msk	inc/lpc18xx.h	14732;"	d
ETHERNET_DMA_MFRM_BUFOF_OC_Pos	inc/lpc18xx.h	14731;"	d
ETHERNET_DMA_MFRM_BUFOF_OF_Msk	inc/lpc18xx.h	14736;"	d
ETHERNET_DMA_MFRM_BUFOF_OF_Pos	inc/lpc18xx.h	14735;"	d
ETHERNET_DMA_OP_MODE_DFF_Msk	inc/lpc18xx.h	14690;"	d
ETHERNET_DMA_OP_MODE_DFF_Pos	inc/lpc18xx.h	14689;"	d
ETHERNET_DMA_OP_MODE_DT_Msk	inc/lpc18xx.h	14694;"	d
ETHERNET_DMA_OP_MODE_DT_Pos	inc/lpc18xx.h	14693;"	d
ETHERNET_DMA_OP_MODE_FEF_Msk	inc/lpc18xx.h	14680;"	d
ETHERNET_DMA_OP_MODE_FEF_Pos	inc/lpc18xx.h	14679;"	d
ETHERNET_DMA_OP_MODE_FTF_Msk	inc/lpc18xx.h	14686;"	d
ETHERNET_DMA_OP_MODE_FTF_Pos	inc/lpc18xx.h	14685;"	d
ETHERNET_DMA_OP_MODE_FUF_Msk	inc/lpc18xx.h	14678;"	d
ETHERNET_DMA_OP_MODE_FUF_Pos	inc/lpc18xx.h	14677;"	d
ETHERNET_DMA_OP_MODE_OSF_Msk	inc/lpc18xx.h	14674;"	d
ETHERNET_DMA_OP_MODE_OSF_Pos	inc/lpc18xx.h	14673;"	d
ETHERNET_DMA_OP_MODE_RSF_Msk	inc/lpc18xx.h	14692;"	d
ETHERNET_DMA_OP_MODE_RSF_Pos	inc/lpc18xx.h	14691;"	d
ETHERNET_DMA_OP_MODE_RTC_Msk	inc/lpc18xx.h	14676;"	d
ETHERNET_DMA_OP_MODE_RTC_Pos	inc/lpc18xx.h	14675;"	d
ETHERNET_DMA_OP_MODE_SR_Msk	inc/lpc18xx.h	14672;"	d
ETHERNET_DMA_OP_MODE_SR_Pos	inc/lpc18xx.h	14671;"	d
ETHERNET_DMA_OP_MODE_ST_Msk	inc/lpc18xx.h	14682;"	d
ETHERNET_DMA_OP_MODE_ST_Pos	inc/lpc18xx.h	14681;"	d
ETHERNET_DMA_OP_MODE_TSF_Msk	inc/lpc18xx.h	14688;"	d
ETHERNET_DMA_OP_MODE_TSF_Pos	inc/lpc18xx.h	14687;"	d
ETHERNET_DMA_OP_MODE_TTC_Msk	inc/lpc18xx.h	14684;"	d
ETHERNET_DMA_OP_MODE_TTC_Pos	inc/lpc18xx.h	14683;"	d
ETHERNET_DMA_REC_DES_ADDR_SRL_Msk	inc/lpc18xx.h	14632;"	d
ETHERNET_DMA_REC_DES_ADDR_SRL_Pos	inc/lpc18xx.h	14631;"	d
ETHERNET_DMA_REC_INT_WDT_RIWT_Msk	inc/lpc18xx.h	14740;"	d
ETHERNET_DMA_REC_INT_WDT_RIWT_Pos	inc/lpc18xx.h	14739;"	d
ETHERNET_DMA_REC_POLL_DEMAND_RPD_Msk	inc/lpc18xx.h	14628;"	d
ETHERNET_DMA_REC_POLL_DEMAND_RPD_Pos	inc/lpc18xx.h	14627;"	d
ETHERNET_DMA_STAT_AIE_Msk	inc/lpc18xx.h	14666;"	d
ETHERNET_DMA_STAT_AIE_Pos	inc/lpc18xx.h	14665;"	d
ETHERNET_DMA_STAT_ERI_Msk	inc/lpc18xx.h	14664;"	d
ETHERNET_DMA_STAT_ERI_Pos	inc/lpc18xx.h	14663;"	d
ETHERNET_DMA_STAT_ETI_Msk	inc/lpc18xx.h	14660;"	d
ETHERNET_DMA_STAT_ETI_Pos	inc/lpc18xx.h	14659;"	d
ETHERNET_DMA_STAT_FBI_Msk	inc/lpc18xx.h	14662;"	d
ETHERNET_DMA_STAT_FBI_Pos	inc/lpc18xx.h	14661;"	d
ETHERNET_DMA_STAT_NIS_Msk	inc/lpc18xx.h	14668;"	d
ETHERNET_DMA_STAT_NIS_Pos	inc/lpc18xx.h	14667;"	d
ETHERNET_DMA_STAT_OVF_Msk	inc/lpc18xx.h	14648;"	d
ETHERNET_DMA_STAT_OVF_Pos	inc/lpc18xx.h	14647;"	d
ETHERNET_DMA_STAT_RI_Msk	inc/lpc18xx.h	14652;"	d
ETHERNET_DMA_STAT_RI_Pos	inc/lpc18xx.h	14651;"	d
ETHERNET_DMA_STAT_RPS_Msk	inc/lpc18xx.h	14656;"	d
ETHERNET_DMA_STAT_RPS_Pos	inc/lpc18xx.h	14655;"	d
ETHERNET_DMA_STAT_RU_Msk	inc/lpc18xx.h	14654;"	d
ETHERNET_DMA_STAT_RU_Pos	inc/lpc18xx.h	14653;"	d
ETHERNET_DMA_STAT_RWT_Msk	inc/lpc18xx.h	14658;"	d
ETHERNET_DMA_STAT_RWT_Pos	inc/lpc18xx.h	14657;"	d
ETHERNET_DMA_STAT_TI_Msk	inc/lpc18xx.h	14640;"	d
ETHERNET_DMA_STAT_TI_Pos	inc/lpc18xx.h	14639;"	d
ETHERNET_DMA_STAT_TJT_Msk	inc/lpc18xx.h	14646;"	d
ETHERNET_DMA_STAT_TJT_Pos	inc/lpc18xx.h	14645;"	d
ETHERNET_DMA_STAT_TPS_Msk	inc/lpc18xx.h	14642;"	d
ETHERNET_DMA_STAT_TPS_Pos	inc/lpc18xx.h	14641;"	d
ETHERNET_DMA_STAT_TU_Msk	inc/lpc18xx.h	14644;"	d
ETHERNET_DMA_STAT_TU_Pos	inc/lpc18xx.h	14643;"	d
ETHERNET_DMA_STAT_UNF_Msk	inc/lpc18xx.h	14650;"	d
ETHERNET_DMA_STAT_UNF_Pos	inc/lpc18xx.h	14649;"	d
ETHERNET_DMA_TRANS_DES_ADDR_SRL_Msk	inc/lpc18xx.h	14636;"	d
ETHERNET_DMA_TRANS_DES_ADDR_SRL_Pos	inc/lpc18xx.h	14635;"	d
ETHERNET_DMA_TRANS_POLL_DEMAND_TPD_Msk	inc/lpc18xx.h	14624;"	d
ETHERNET_DMA_TRANS_POLL_DEMAND_TPD_Pos	inc/lpc18xx.h	14623;"	d
ETHERNET_HIGHWORD_TSHWR_Msk	inc/lpc18xx.h	14568;"	d
ETHERNET_HIGHWORD_TSHWR_Pos	inc/lpc18xx.h	14567;"	d
ETHERNET_IRQn	inc/lpc18xx.h	/^  ETHERNET_IRQn                          = 5,    \/*!<   5  ETHERNET                         *\/$/;"	e	enum:__anon1
ETHERNET_MAC_ADDR0_HIGH_A47_32_Msk	inc/lpc18xx.h	14488;"	d
ETHERNET_MAC_ADDR0_HIGH_A47_32_Pos	inc/lpc18xx.h	14487;"	d
ETHERNET_MAC_ADDR0_HIGH_MO_Msk	inc/lpc18xx.h	14490;"	d
ETHERNET_MAC_ADDR0_HIGH_MO_Pos	inc/lpc18xx.h	14489;"	d
ETHERNET_MAC_ADDR0_LOW_A31_0_Msk	inc/lpc18xx.h	14494;"	d
ETHERNET_MAC_ADDR0_LOW_A31_0_Pos	inc/lpc18xx.h	14493;"	d
ETHERNET_MAC_CONFIG_ACS_Msk	inc/lpc18xx.h	14346;"	d
ETHERNET_MAC_CONFIG_ACS_Pos	inc/lpc18xx.h	14345;"	d
ETHERNET_MAC_CONFIG_BL_Msk	inc/lpc18xx.h	14344;"	d
ETHERNET_MAC_CONFIG_BL_Pos	inc/lpc18xx.h	14343;"	d
ETHERNET_MAC_CONFIG_DCRS_Msk	inc/lpc18xx.h	14362;"	d
ETHERNET_MAC_CONFIG_DCRS_Pos	inc/lpc18xx.h	14361;"	d
ETHERNET_MAC_CONFIG_DF_Msk	inc/lpc18xx.h	14342;"	d
ETHERNET_MAC_CONFIG_DF_Pos	inc/lpc18xx.h	14341;"	d
ETHERNET_MAC_CONFIG_DM_Msk	inc/lpc18xx.h	14352;"	d
ETHERNET_MAC_CONFIG_DM_Pos	inc/lpc18xx.h	14351;"	d
ETHERNET_MAC_CONFIG_DO_Msk	inc/lpc18xx.h	14356;"	d
ETHERNET_MAC_CONFIG_DO_Pos	inc/lpc18xx.h	14355;"	d
ETHERNET_MAC_CONFIG_DR_Msk	inc/lpc18xx.h	14348;"	d
ETHERNET_MAC_CONFIG_DR_Pos	inc/lpc18xx.h	14347;"	d
ETHERNET_MAC_CONFIG_FES_Msk	inc/lpc18xx.h	14358;"	d
ETHERNET_MAC_CONFIG_FES_Pos	inc/lpc18xx.h	14357;"	d
ETHERNET_MAC_CONFIG_IFG_Msk	inc/lpc18xx.h	14364;"	d
ETHERNET_MAC_CONFIG_IFG_Pos	inc/lpc18xx.h	14363;"	d
ETHERNET_MAC_CONFIG_IPC_Msk	inc/lpc18xx.h	14350;"	d
ETHERNET_MAC_CONFIG_IPC_Pos	inc/lpc18xx.h	14349;"	d
ETHERNET_MAC_CONFIG_JD_Msk	inc/lpc18xx.h	14368;"	d
ETHERNET_MAC_CONFIG_JD_Pos	inc/lpc18xx.h	14367;"	d
ETHERNET_MAC_CONFIG_JE_Msk	inc/lpc18xx.h	14366;"	d
ETHERNET_MAC_CONFIG_JE_Pos	inc/lpc18xx.h	14365;"	d
ETHERNET_MAC_CONFIG_LM_Msk	inc/lpc18xx.h	14354;"	d
ETHERNET_MAC_CONFIG_LM_Pos	inc/lpc18xx.h	14353;"	d
ETHERNET_MAC_CONFIG_PS_Msk	inc/lpc18xx.h	14360;"	d
ETHERNET_MAC_CONFIG_PS_Pos	inc/lpc18xx.h	14359;"	d
ETHERNET_MAC_CONFIG_RE_Msk	inc/lpc18xx.h	14338;"	d
ETHERNET_MAC_CONFIG_RE_Pos	inc/lpc18xx.h	14337;"	d
ETHERNET_MAC_CONFIG_TE_Msk	inc/lpc18xx.h	14340;"	d
ETHERNET_MAC_CONFIG_TE_Pos	inc/lpc18xx.h	14339;"	d
ETHERNET_MAC_CONFIG_WD_Msk	inc/lpc18xx.h	14370;"	d
ETHERNET_MAC_CONFIG_WD_Pos	inc/lpc18xx.h	14369;"	d
ETHERNET_MAC_DEBUG_FIFOSTAT0_Msk	inc/lpc18xx.h	14440;"	d
ETHERNET_MAC_DEBUG_FIFOSTAT0_Pos	inc/lpc18xx.h	14439;"	d
ETHERNET_MAC_DEBUG_PAUSE_Msk	inc/lpc18xx.h	14452;"	d
ETHERNET_MAC_DEBUG_PAUSE_Pos	inc/lpc18xx.h	14451;"	d
ETHERNET_MAC_DEBUG_RXFIFOLVL_Msk	inc/lpc18xx.h	14446;"	d
ETHERNET_MAC_DEBUG_RXFIFOLVL_Pos	inc/lpc18xx.h	14445;"	d
ETHERNET_MAC_DEBUG_RXFIFOSTAT1_Msk	inc/lpc18xx.h	14442;"	d
ETHERNET_MAC_DEBUG_RXFIFOSTAT1_Pos	inc/lpc18xx.h	14441;"	d
ETHERNET_MAC_DEBUG_RXFIFOSTAT_Msk	inc/lpc18xx.h	14444;"	d
ETHERNET_MAC_DEBUG_RXFIFOSTAT_Pos	inc/lpc18xx.h	14443;"	d
ETHERNET_MAC_DEBUG_RXIDLESTAT_Msk	inc/lpc18xx.h	14438;"	d
ETHERNET_MAC_DEBUG_RXIDLESTAT_Pos	inc/lpc18xx.h	14437;"	d
ETHERNET_MAC_DEBUG_TXFIFOFULL_Msk	inc/lpc18xx.h	14460;"	d
ETHERNET_MAC_DEBUG_TXFIFOFULL_Pos	inc/lpc18xx.h	14459;"	d
ETHERNET_MAC_DEBUG_TXFIFOLVL_Msk	inc/lpc18xx.h	14458;"	d
ETHERNET_MAC_DEBUG_TXFIFOLVL_Pos	inc/lpc18xx.h	14457;"	d
ETHERNET_MAC_DEBUG_TXFIFOSTAT1_Msk	inc/lpc18xx.h	14456;"	d
ETHERNET_MAC_DEBUG_TXFIFOSTAT1_Pos	inc/lpc18xx.h	14455;"	d
ETHERNET_MAC_DEBUG_TXFIFOSTAT_Msk	inc/lpc18xx.h	14454;"	d
ETHERNET_MAC_DEBUG_TXFIFOSTAT_Pos	inc/lpc18xx.h	14453;"	d
ETHERNET_MAC_DEBUG_TXIDLESTAT_Msk	inc/lpc18xx.h	14448;"	d
ETHERNET_MAC_DEBUG_TXIDLESTAT_Pos	inc/lpc18xx.h	14447;"	d
ETHERNET_MAC_DEBUG_TXSTAT_Msk	inc/lpc18xx.h	14450;"	d
ETHERNET_MAC_DEBUG_TXSTAT_Pos	inc/lpc18xx.h	14449;"	d
ETHERNET_MAC_FLOW_CTRL_DZPQ_Msk	inc/lpc18xx.h	14426;"	d
ETHERNET_MAC_FLOW_CTRL_DZPQ_Pos	inc/lpc18xx.h	14425;"	d
ETHERNET_MAC_FLOW_CTRL_FCB_Msk	inc/lpc18xx.h	14416;"	d
ETHERNET_MAC_FLOW_CTRL_FCB_Pos	inc/lpc18xx.h	14415;"	d
ETHERNET_MAC_FLOW_CTRL_PLT_Msk	inc/lpc18xx.h	14424;"	d
ETHERNET_MAC_FLOW_CTRL_PLT_Pos	inc/lpc18xx.h	14423;"	d
ETHERNET_MAC_FLOW_CTRL_PT_Msk	inc/lpc18xx.h	14428;"	d
ETHERNET_MAC_FLOW_CTRL_PT_Pos	inc/lpc18xx.h	14427;"	d
ETHERNET_MAC_FLOW_CTRL_RFE_Msk	inc/lpc18xx.h	14420;"	d
ETHERNET_MAC_FLOW_CTRL_RFE_Pos	inc/lpc18xx.h	14419;"	d
ETHERNET_MAC_FLOW_CTRL_TFE_Msk	inc/lpc18xx.h	14418;"	d
ETHERNET_MAC_FLOW_CTRL_TFE_Pos	inc/lpc18xx.h	14417;"	d
ETHERNET_MAC_FLOW_CTRL_UP_Msk	inc/lpc18xx.h	14422;"	d
ETHERNET_MAC_FLOW_CTRL_UP_Pos	inc/lpc18xx.h	14421;"	d
ETHERNET_MAC_FRAME_FILTER_DAIF_Msk	inc/lpc18xx.h	14376;"	d
ETHERNET_MAC_FRAME_FILTER_DAIF_Pos	inc/lpc18xx.h	14375;"	d
ETHERNET_MAC_FRAME_FILTER_DBF_Msk	inc/lpc18xx.h	14380;"	d
ETHERNET_MAC_FRAME_FILTER_DBF_Pos	inc/lpc18xx.h	14379;"	d
ETHERNET_MAC_FRAME_FILTER_PCF_Msk	inc/lpc18xx.h	14382;"	d
ETHERNET_MAC_FRAME_FILTER_PCF_Pos	inc/lpc18xx.h	14381;"	d
ETHERNET_MAC_FRAME_FILTER_PM_Msk	inc/lpc18xx.h	14378;"	d
ETHERNET_MAC_FRAME_FILTER_PM_Pos	inc/lpc18xx.h	14377;"	d
ETHERNET_MAC_FRAME_FILTER_PR_Msk	inc/lpc18xx.h	14374;"	d
ETHERNET_MAC_FRAME_FILTER_PR_Pos	inc/lpc18xx.h	14373;"	d
ETHERNET_MAC_FRAME_FILTER_RA_Msk	inc/lpc18xx.h	14388;"	d
ETHERNET_MAC_FRAME_FILTER_RA_Pos	inc/lpc18xx.h	14387;"	d
ETHERNET_MAC_FRAME_FILTER_SAF_Msk	inc/lpc18xx.h	14386;"	d
ETHERNET_MAC_FRAME_FILTER_SAF_Pos	inc/lpc18xx.h	14385;"	d
ETHERNET_MAC_FRAME_FILTER_SAIF_Msk	inc/lpc18xx.h	14384;"	d
ETHERNET_MAC_FRAME_FILTER_SAIF_Pos	inc/lpc18xx.h	14383;"	d
ETHERNET_MAC_HASHTABLE_HIGH_HTH_Msk	inc/lpc18xx.h	14392;"	d
ETHERNET_MAC_HASHTABLE_HIGH_HTH_Pos	inc/lpc18xx.h	14391;"	d
ETHERNET_MAC_HASHTABLE_LOW_HTL_Msk	inc/lpc18xx.h	14396;"	d
ETHERNET_MAC_HASHTABLE_LOW_HTL_Pos	inc/lpc18xx.h	14395;"	d
ETHERNET_MAC_INTR_MASK_PMTMSK_Msk	inc/lpc18xx.h	14484;"	d
ETHERNET_MAC_INTR_MASK_PMTMSK_Pos	inc/lpc18xx.h	14483;"	d
ETHERNET_MAC_MII_ADDR_CR_Msk	inc/lpc18xx.h	14404;"	d
ETHERNET_MAC_MII_ADDR_CR_Pos	inc/lpc18xx.h	14403;"	d
ETHERNET_MAC_MII_ADDR_GB_Msk	inc/lpc18xx.h	14400;"	d
ETHERNET_MAC_MII_ADDR_GB_Pos	inc/lpc18xx.h	14399;"	d
ETHERNET_MAC_MII_ADDR_GR_Msk	inc/lpc18xx.h	14406;"	d
ETHERNET_MAC_MII_ADDR_GR_Pos	inc/lpc18xx.h	14405;"	d
ETHERNET_MAC_MII_ADDR_PA_Msk	inc/lpc18xx.h	14408;"	d
ETHERNET_MAC_MII_ADDR_PA_Pos	inc/lpc18xx.h	14407;"	d
ETHERNET_MAC_MII_ADDR_W_Msk	inc/lpc18xx.h	14402;"	d
ETHERNET_MAC_MII_ADDR_W_Pos	inc/lpc18xx.h	14401;"	d
ETHERNET_MAC_MII_DATA_GD_Msk	inc/lpc18xx.h	14412;"	d
ETHERNET_MAC_MII_DATA_GD_Pos	inc/lpc18xx.h	14411;"	d
ETHERNET_MAC_PMT_CTRL_STAT_GU_Msk	inc/lpc18xx.h	14478;"	d
ETHERNET_MAC_PMT_CTRL_STAT_GU_Pos	inc/lpc18xx.h	14477;"	d
ETHERNET_MAC_PMT_CTRL_STAT_MPE_Msk	inc/lpc18xx.h	14470;"	d
ETHERNET_MAC_PMT_CTRL_STAT_MPE_Pos	inc/lpc18xx.h	14469;"	d
ETHERNET_MAC_PMT_CTRL_STAT_MPR_Msk	inc/lpc18xx.h	14474;"	d
ETHERNET_MAC_PMT_CTRL_STAT_MPR_Pos	inc/lpc18xx.h	14473;"	d
ETHERNET_MAC_PMT_CTRL_STAT_PD_Msk	inc/lpc18xx.h	14468;"	d
ETHERNET_MAC_PMT_CTRL_STAT_PD_Pos	inc/lpc18xx.h	14467;"	d
ETHERNET_MAC_PMT_CTRL_STAT_WFE_Msk	inc/lpc18xx.h	14472;"	d
ETHERNET_MAC_PMT_CTRL_STAT_WFE_Pos	inc/lpc18xx.h	14471;"	d
ETHERNET_MAC_PMT_CTRL_STAT_WFFRPR_Msk	inc/lpc18xx.h	14480;"	d
ETHERNET_MAC_PMT_CTRL_STAT_WFFRPR_Pos	inc/lpc18xx.h	14479;"	d
ETHERNET_MAC_PMT_CTRL_STAT_WFR_Msk	inc/lpc18xx.h	14476;"	d
ETHERNET_MAC_PMT_CTRL_STAT_WFR_Pos	inc/lpc18xx.h	14475;"	d
ETHERNET_MAC_RWAKE_FRFLT_ADDR_Msk	inc/lpc18xx.h	14464;"	d
ETHERNET_MAC_RWAKE_FRFLT_ADDR_Pos	inc/lpc18xx.h	14463;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSADDREG_Msk	inc/lpc18xx.h	14508;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSADDREG_Pos	inc/lpc18xx.h	14507;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSCFUPDT_Msk	inc/lpc18xx.h	14500;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSCFUPDT_Pos	inc/lpc18xx.h	14499;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSCLKTYPE_Msk	inc/lpc18xx.h	14526;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSCLKTYPE_Pos	inc/lpc18xx.h	14525;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSCTRLSSR_Msk	inc/lpc18xx.h	14512;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSCTRLSSR_Pos	inc/lpc18xx.h	14511;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSENALL_Msk	inc/lpc18xx.h	14510;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSENALL_Pos	inc/lpc18xx.h	14509;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSENA_Msk	inc/lpc18xx.h	14498;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSENA_Pos	inc/lpc18xx.h	14497;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSENMACADDR_Msk	inc/lpc18xx.h	14528;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSENMACADDR_Pos	inc/lpc18xx.h	14527;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSEVNTENA_Msk	inc/lpc18xx.h	14522;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSEVNTENA_Pos	inc/lpc18xx.h	14521;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSINIT_Msk	inc/lpc18xx.h	14502;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSINIT_Pos	inc/lpc18xx.h	14501;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSIPENA_Msk	inc/lpc18xx.h	14516;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSIPENA_Pos	inc/lpc18xx.h	14515;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSIPV4ENA_Msk	inc/lpc18xx.h	14520;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSIPV4ENA_Pos	inc/lpc18xx.h	14519;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSIPV6ENA_Msk	inc/lpc18xx.h	14518;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSIPV6ENA_Pos	inc/lpc18xx.h	14517;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSMSTRENA_Msk	inc/lpc18xx.h	14524;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSMSTRENA_Pos	inc/lpc18xx.h	14523;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSTRIG_Msk	inc/lpc18xx.h	14506;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSTRIG_Pos	inc/lpc18xx.h	14505;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSUPDT_Msk	inc/lpc18xx.h	14504;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSUPDT_Pos	inc/lpc18xx.h	14503;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSVER2ENA_Msk	inc/lpc18xx.h	14514;"	d
ETHERNET_MAC_TIMESTP_CTRL_TSVER2ENA_Pos	inc/lpc18xx.h	14513;"	d
ETHERNET_MAC_VLAN_TAG_ETV_Msk	inc/lpc18xx.h	14434;"	d
ETHERNET_MAC_VLAN_TAG_ETV_Pos	inc/lpc18xx.h	14433;"	d
ETHERNET_MAC_VLAN_TAG_VL_Msk	inc/lpc18xx.h	14432;"	d
ETHERNET_MAC_VLAN_TAG_VL_Pos	inc/lpc18xx.h	14431;"	d
ETHERNET_NANOSECONDSUPDATE_ADDSUB_Msk	inc/lpc18xx.h	14552;"	d
ETHERNET_NANOSECONDSUPDATE_ADDSUB_Pos	inc/lpc18xx.h	14551;"	d
ETHERNET_NANOSECONDSUPDATE_TSSS_Msk	inc/lpc18xx.h	14550;"	d
ETHERNET_NANOSECONDSUPDATE_TSSS_Pos	inc/lpc18xx.h	14549;"	d
ETHERNET_NANOSECONDS_PSNT_Msk	inc/lpc18xx.h	14542;"	d
ETHERNET_NANOSECONDS_PSNT_Pos	inc/lpc18xx.h	14541;"	d
ETHERNET_NANOSECONDS_TSSS_Msk	inc/lpc18xx.h	14540;"	d
ETHERNET_NANOSECONDS_TSSS_Pos	inc/lpc18xx.h	14539;"	d
ETHERNET_PPSCTRL_PPSCTRL_Msk	inc/lpc18xx.h	14584;"	d
ETHERNET_PPSCTRL_PPSCTRL_Pos	inc/lpc18xx.h	14583;"	d
ETHERNET_SECONDSUPDATE_TSS_Msk	inc/lpc18xx.h	14546;"	d
ETHERNET_SECONDSUPDATE_TSS_Pos	inc/lpc18xx.h	14545;"	d
ETHERNET_SECONDS_TSS_Msk	inc/lpc18xx.h	14536;"	d
ETHERNET_SECONDS_TSS_Pos	inc/lpc18xx.h	14535;"	d
ETHERNET_SUBSECOND_INCR_SSINC_Msk	inc/lpc18xx.h	14532;"	d
ETHERNET_SUBSECOND_INCR_SSINC_Pos	inc/lpc18xx.h	14531;"	d
ETHERNET_TARGETNANOSECONDS_TSTR_Msk	inc/lpc18xx.h	14564;"	d
ETHERNET_TARGETNANOSECONDS_TSTR_Pos	inc/lpc18xx.h	14563;"	d
ETHERNET_TARGETSECONDS_TSTR_Msk	inc/lpc18xx.h	14560;"	d
ETHERNET_TARGETSECONDS_TSTR_Pos	inc/lpc18xx.h	14559;"	d
ETHERNET_TIMESTAMPSTAT_ATSNS_Msk	inc/lpc18xx.h	14580;"	d
ETHERNET_TIMESTAMPSTAT_ATSNS_Pos	inc/lpc18xx.h	14579;"	d
ETHERNET_TIMESTAMPSTAT_ATSSTM_Msk	inc/lpc18xx.h	14578;"	d
ETHERNET_TIMESTAMPSTAT_ATSSTM_Pos	inc/lpc18xx.h	14577;"	d
ETHERNET_TIMESTAMPSTAT_AUXSS_Msk	inc/lpc18xx.h	14576;"	d
ETHERNET_TIMESTAMPSTAT_AUXSS_Pos	inc/lpc18xx.h	14575;"	d
ETHERNET_TIMESTAMPSTAT_TSSOVF_Msk	inc/lpc18xx.h	14572;"	d
ETHERNET_TIMESTAMPSTAT_TSSOVF_Pos	inc/lpc18xx.h	14571;"	d
ETHERNET_TIMESTAMPSTAT_TSTARGT_Msk	inc/lpc18xx.h	14574;"	d
ETHERNET_TIMESTAMPSTAT_TSTARGT_Pos	inc/lpc18xx.h	14573;"	d
ETH_ERIn	inc/lpc18xx.h	/^  ETH_ERIn                          = 8,$/;"	e	enum:__anon2
EVEN	inc/lpc18xx.h	/^    __IO uint32_t EVEN;                 \/* 0x0F0 event enable register *\/$/;"	m	struct:__anon3
EVENT	inc/lpc18xx.h	/^    } EVENT[CONFIG_SCT_nEV];$/;"	m	struct:__anon3	typeref:struct:__anon3::__anon22
EVENTROUTER_13_IN	inc/lpc18xx.h	/^  __IO uint32_t  EVENTROUTER_13_IN;         \/*!< (@ 0x400C7064) Event router input 13 multiplexer *\/$/;"	m	struct:__anon79
EVENTROUTER_14_IN	inc/lpc18xx.h	/^  __IO uint32_t  EVENTROUTER_14_IN;         \/*!< (@ 0x400C7068) Event router input 14 multiplexer *\/$/;"	m	struct:__anon79
EVENTROUTER_16_IN	inc/lpc18xx.h	/^  __IO uint32_t  EVENTROUTER_16_IN;         \/*!< (@ 0x400C706C) Event router input 16 multiplexer *\/$/;"	m	struct:__anon79
EVENTROUTER_CLR_EN_ATIMER_CLREN_Msk	inc/lpc18xx.h	15262;"	d
EVENTROUTER_CLR_EN_ATIMER_CLREN_Pos	inc/lpc18xx.h	15261;"	d
EVENTROUTER_CLR_EN_BOD_CLREN_Msk	inc/lpc18xx.h	15266;"	d
EVENTROUTER_CLR_EN_BOD_CLREN_Pos	inc/lpc18xx.h	15265;"	d
EVENTROUTER_CLR_EN_CAN_CLREN_Msk	inc/lpc18xx.h	15278;"	d
EVENTROUTER_CLR_EN_CAN_CLREN_Pos	inc/lpc18xx.h	15277;"	d
EVENTROUTER_CLR_EN_ETH_CLREN_Msk	inc/lpc18xx.h	15270;"	d
EVENTROUTER_CLR_EN_ETH_CLREN_Pos	inc/lpc18xx.h	15269;"	d
EVENTROUTER_CLR_EN_QEI_CLREN_Msk	inc/lpc18xx.h	15284;"	d
EVENTROUTER_CLR_EN_QEI_CLREN_Pos	inc/lpc18xx.h	15283;"	d
EVENTROUTER_CLR_EN_RESET_CLREN_Msk	inc/lpc18xx.h	15288;"	d
EVENTROUTER_CLR_EN_RESET_CLREN_Pos	inc/lpc18xx.h	15287;"	d
EVENTROUTER_CLR_EN_RTC_CLREN_Msk	inc/lpc18xx.h	15264;"	d
EVENTROUTER_CLR_EN_RTC_CLREN_Pos	inc/lpc18xx.h	15263;"	d
EVENTROUTER_CLR_EN_SDMMC_CLREN_Msk	inc/lpc18xx.h	15276;"	d
EVENTROUTER_CLR_EN_SDMMC_CLREN_Pos	inc/lpc18xx.h	15275;"	d
EVENTROUTER_CLR_EN_TIM14_CLREN_Msk	inc/lpc18xx.h	15286;"	d
EVENTROUTER_CLR_EN_TIM14_CLREN_Pos	inc/lpc18xx.h	15285;"	d
EVENTROUTER_CLR_EN_TIM2_CLREN_Msk	inc/lpc18xx.h	15280;"	d
EVENTROUTER_CLR_EN_TIM2_CLREN_Pos	inc/lpc18xx.h	15279;"	d
EVENTROUTER_CLR_EN_TIM6_CLREN_Msk	inc/lpc18xx.h	15282;"	d
EVENTROUTER_CLR_EN_TIM6_CLREN_Pos	inc/lpc18xx.h	15281;"	d
EVENTROUTER_CLR_EN_USB0_CLREN_Msk	inc/lpc18xx.h	15272;"	d
EVENTROUTER_CLR_EN_USB0_CLREN_Pos	inc/lpc18xx.h	15271;"	d
EVENTROUTER_CLR_EN_USB1_CLREN_Msk	inc/lpc18xx.h	15274;"	d
EVENTROUTER_CLR_EN_USB1_CLREN_Pos	inc/lpc18xx.h	15273;"	d
EVENTROUTER_CLR_EN_WAKEUP0_CLREN_Msk	inc/lpc18xx.h	15254;"	d
EVENTROUTER_CLR_EN_WAKEUP0_CLREN_Pos	inc/lpc18xx.h	15253;"	d
EVENTROUTER_CLR_EN_WAKEUP1_CLREN_Msk	inc/lpc18xx.h	15256;"	d
EVENTROUTER_CLR_EN_WAKEUP1_CLREN_Pos	inc/lpc18xx.h	15255;"	d
EVENTROUTER_CLR_EN_WAKEUP2_CLREN_Msk	inc/lpc18xx.h	15258;"	d
EVENTROUTER_CLR_EN_WAKEUP2_CLREN_Pos	inc/lpc18xx.h	15257;"	d
EVENTROUTER_CLR_EN_WAKEUP3_CLREN_Msk	inc/lpc18xx.h	15260;"	d
EVENTROUTER_CLR_EN_WAKEUP3_CLREN_Pos	inc/lpc18xx.h	15259;"	d
EVENTROUTER_CLR_EN_WWDT_CLREN_Msk	inc/lpc18xx.h	15268;"	d
EVENTROUTER_CLR_EN_WWDT_CLREN_Pos	inc/lpc18xx.h	15267;"	d
EVENTROUTER_CLR_STAT_ATIMER_CLRST_Msk	inc/lpc18xx.h	15414;"	d
EVENTROUTER_CLR_STAT_ATIMER_CLRST_Pos	inc/lpc18xx.h	15413;"	d
EVENTROUTER_CLR_STAT_BOD_CLRST_Msk	inc/lpc18xx.h	15418;"	d
EVENTROUTER_CLR_STAT_BOD_CLRST_Pos	inc/lpc18xx.h	15417;"	d
EVENTROUTER_CLR_STAT_CAN_CLRST_Msk	inc/lpc18xx.h	15430;"	d
EVENTROUTER_CLR_STAT_CAN_CLRST_Pos	inc/lpc18xx.h	15429;"	d
EVENTROUTER_CLR_STAT_ETH_CLRST_Msk	inc/lpc18xx.h	15422;"	d
EVENTROUTER_CLR_STAT_ETH_CLRST_Pos	inc/lpc18xx.h	15421;"	d
EVENTROUTER_CLR_STAT_QEI_CLRST_Msk	inc/lpc18xx.h	15436;"	d
EVENTROUTER_CLR_STAT_QEI_CLRST_Pos	inc/lpc18xx.h	15435;"	d
EVENTROUTER_CLR_STAT_RESET_CLRST_Msk	inc/lpc18xx.h	15440;"	d
EVENTROUTER_CLR_STAT_RESET_CLRST_Pos	inc/lpc18xx.h	15439;"	d
EVENTROUTER_CLR_STAT_RTC_CLRST_Msk	inc/lpc18xx.h	15416;"	d
EVENTROUTER_CLR_STAT_RTC_CLRST_Pos	inc/lpc18xx.h	15415;"	d
EVENTROUTER_CLR_STAT_SDMMC_CLRST_Msk	inc/lpc18xx.h	15428;"	d
EVENTROUTER_CLR_STAT_SDMMC_CLRST_Pos	inc/lpc18xx.h	15427;"	d
EVENTROUTER_CLR_STAT_TIM14_CLRST_Msk	inc/lpc18xx.h	15438;"	d
EVENTROUTER_CLR_STAT_TIM14_CLRST_Pos	inc/lpc18xx.h	15437;"	d
EVENTROUTER_CLR_STAT_TIM2_CLRST_Msk	inc/lpc18xx.h	15432;"	d
EVENTROUTER_CLR_STAT_TIM2_CLRST_Pos	inc/lpc18xx.h	15431;"	d
EVENTROUTER_CLR_STAT_TIM6_CLRST_Msk	inc/lpc18xx.h	15434;"	d
EVENTROUTER_CLR_STAT_TIM6_CLRST_Pos	inc/lpc18xx.h	15433;"	d
EVENTROUTER_CLR_STAT_USB0_CLRST_Msk	inc/lpc18xx.h	15424;"	d
EVENTROUTER_CLR_STAT_USB0_CLRST_Pos	inc/lpc18xx.h	15423;"	d
EVENTROUTER_CLR_STAT_USB1_CLRST_Msk	inc/lpc18xx.h	15426;"	d
EVENTROUTER_CLR_STAT_USB1_CLRST_Pos	inc/lpc18xx.h	15425;"	d
EVENTROUTER_CLR_STAT_WAKEUP0_CLRST_Msk	inc/lpc18xx.h	15406;"	d
EVENTROUTER_CLR_STAT_WAKEUP0_CLRST_Pos	inc/lpc18xx.h	15405;"	d
EVENTROUTER_CLR_STAT_WAKEUP1_CLRST_Msk	inc/lpc18xx.h	15408;"	d
EVENTROUTER_CLR_STAT_WAKEUP1_CLRST_Pos	inc/lpc18xx.h	15407;"	d
EVENTROUTER_CLR_STAT_WAKEUP2_CLRST_Msk	inc/lpc18xx.h	15410;"	d
EVENTROUTER_CLR_STAT_WAKEUP2_CLRST_Pos	inc/lpc18xx.h	15409;"	d
EVENTROUTER_CLR_STAT_WAKEUP3_CLRST_Msk	inc/lpc18xx.h	15412;"	d
EVENTROUTER_CLR_STAT_WAKEUP3_CLRST_Pos	inc/lpc18xx.h	15411;"	d
EVENTROUTER_CLR_STAT_WWDT_CLRST_Msk	inc/lpc18xx.h	15420;"	d
EVENTROUTER_CLR_STAT_WWDT_CLRST_Pos	inc/lpc18xx.h	15419;"	d
EVENTROUTER_EDGE_ATIMER_E_Msk	inc/lpc18xx.h	15224;"	d
EVENTROUTER_EDGE_ATIMER_E_Pos	inc/lpc18xx.h	15223;"	d
EVENTROUTER_EDGE_BOD_E_Msk	inc/lpc18xx.h	15228;"	d
EVENTROUTER_EDGE_BOD_E_Pos	inc/lpc18xx.h	15227;"	d
EVENTROUTER_EDGE_CAN_E_Msk	inc/lpc18xx.h	15240;"	d
EVENTROUTER_EDGE_CAN_E_Pos	inc/lpc18xx.h	15239;"	d
EVENTROUTER_EDGE_ETH_E_Msk	inc/lpc18xx.h	15232;"	d
EVENTROUTER_EDGE_ETH_E_Pos	inc/lpc18xx.h	15231;"	d
EVENTROUTER_EDGE_QEI_E_Msk	inc/lpc18xx.h	15246;"	d
EVENTROUTER_EDGE_QEI_E_Pos	inc/lpc18xx.h	15245;"	d
EVENTROUTER_EDGE_RESET_E_Msk	inc/lpc18xx.h	15250;"	d
EVENTROUTER_EDGE_RESET_E_Pos	inc/lpc18xx.h	15249;"	d
EVENTROUTER_EDGE_RTC_E_Msk	inc/lpc18xx.h	15226;"	d
EVENTROUTER_EDGE_RTC_E_Pos	inc/lpc18xx.h	15225;"	d
EVENTROUTER_EDGE_SDMMC_E_Msk	inc/lpc18xx.h	15238;"	d
EVENTROUTER_EDGE_SDMMC_E_Pos	inc/lpc18xx.h	15237;"	d
EVENTROUTER_EDGE_TIM14_E_Msk	inc/lpc18xx.h	15248;"	d
EVENTROUTER_EDGE_TIM14_E_Pos	inc/lpc18xx.h	15247;"	d
EVENTROUTER_EDGE_TIM2_E_Msk	inc/lpc18xx.h	15242;"	d
EVENTROUTER_EDGE_TIM2_E_Pos	inc/lpc18xx.h	15241;"	d
EVENTROUTER_EDGE_TIM6_E_Msk	inc/lpc18xx.h	15244;"	d
EVENTROUTER_EDGE_TIM6_E_Pos	inc/lpc18xx.h	15243;"	d
EVENTROUTER_EDGE_USB0_E_Msk	inc/lpc18xx.h	15234;"	d
EVENTROUTER_EDGE_USB0_E_Pos	inc/lpc18xx.h	15233;"	d
EVENTROUTER_EDGE_USB1_E_Msk	inc/lpc18xx.h	15236;"	d
EVENTROUTER_EDGE_USB1_E_Pos	inc/lpc18xx.h	15235;"	d
EVENTROUTER_EDGE_WAKEUP0_E_Msk	inc/lpc18xx.h	15216;"	d
EVENTROUTER_EDGE_WAKEUP0_E_Pos	inc/lpc18xx.h	15215;"	d
EVENTROUTER_EDGE_WAKEUP1_E_Msk	inc/lpc18xx.h	15218;"	d
EVENTROUTER_EDGE_WAKEUP1_E_Pos	inc/lpc18xx.h	15217;"	d
EVENTROUTER_EDGE_WAKEUP2_E_Msk	inc/lpc18xx.h	15220;"	d
EVENTROUTER_EDGE_WAKEUP2_E_Pos	inc/lpc18xx.h	15219;"	d
EVENTROUTER_EDGE_WAKEUP3_E_Msk	inc/lpc18xx.h	15222;"	d
EVENTROUTER_EDGE_WAKEUP3_E_Pos	inc/lpc18xx.h	15221;"	d
EVENTROUTER_EDGE_WWDT_E_Msk	inc/lpc18xx.h	15230;"	d
EVENTROUTER_EDGE_WWDT_E_Pos	inc/lpc18xx.h	15229;"	d
EVENTROUTER_ENABLE_ATIMER_EN_Msk	inc/lpc18xx.h	15376;"	d
EVENTROUTER_ENABLE_ATIMER_EN_Pos	inc/lpc18xx.h	15375;"	d
EVENTROUTER_ENABLE_BOD_EN_Msk	inc/lpc18xx.h	15380;"	d
EVENTROUTER_ENABLE_BOD_EN_Pos	inc/lpc18xx.h	15379;"	d
EVENTROUTER_ENABLE_CAN_EN_Msk	inc/lpc18xx.h	15392;"	d
EVENTROUTER_ENABLE_CAN_EN_Pos	inc/lpc18xx.h	15391;"	d
EVENTROUTER_ENABLE_ETH_EN_Msk	inc/lpc18xx.h	15384;"	d
EVENTROUTER_ENABLE_ETH_EN_Pos	inc/lpc18xx.h	15383;"	d
EVENTROUTER_ENABLE_QEI_EN_Msk	inc/lpc18xx.h	15398;"	d
EVENTROUTER_ENABLE_QEI_EN_Pos	inc/lpc18xx.h	15397;"	d
EVENTROUTER_ENABLE_RESET_EN_Msk	inc/lpc18xx.h	15402;"	d
EVENTROUTER_ENABLE_RESET_EN_Pos	inc/lpc18xx.h	15401;"	d
EVENTROUTER_ENABLE_RTC_EN_Msk	inc/lpc18xx.h	15378;"	d
EVENTROUTER_ENABLE_RTC_EN_Pos	inc/lpc18xx.h	15377;"	d
EVENTROUTER_ENABLE_SDMMC_EN_Msk	inc/lpc18xx.h	15390;"	d
EVENTROUTER_ENABLE_SDMMC_EN_Pos	inc/lpc18xx.h	15389;"	d
EVENTROUTER_ENABLE_TIM14_EN_Msk	inc/lpc18xx.h	15400;"	d
EVENTROUTER_ENABLE_TIM14_EN_Pos	inc/lpc18xx.h	15399;"	d
EVENTROUTER_ENABLE_TIM2_EN_Msk	inc/lpc18xx.h	15394;"	d
EVENTROUTER_ENABLE_TIM2_EN_Pos	inc/lpc18xx.h	15393;"	d
EVENTROUTER_ENABLE_TIM6_EN_Msk	inc/lpc18xx.h	15396;"	d
EVENTROUTER_ENABLE_TIM6_EN_Pos	inc/lpc18xx.h	15395;"	d
EVENTROUTER_ENABLE_USB0_EN_Msk	inc/lpc18xx.h	15386;"	d
EVENTROUTER_ENABLE_USB0_EN_Pos	inc/lpc18xx.h	15385;"	d
EVENTROUTER_ENABLE_USB1_EN_Msk	inc/lpc18xx.h	15388;"	d
EVENTROUTER_ENABLE_USB1_EN_Pos	inc/lpc18xx.h	15387;"	d
EVENTROUTER_ENABLE_WAKEUP0_EN_Msk	inc/lpc18xx.h	15368;"	d
EVENTROUTER_ENABLE_WAKEUP0_EN_Pos	inc/lpc18xx.h	15367;"	d
EVENTROUTER_ENABLE_WAKEUP1_EN_Msk	inc/lpc18xx.h	15370;"	d
EVENTROUTER_ENABLE_WAKEUP1_EN_Pos	inc/lpc18xx.h	15369;"	d
EVENTROUTER_ENABLE_WAKEUP2_EN_Msk	inc/lpc18xx.h	15372;"	d
EVENTROUTER_ENABLE_WAKEUP2_EN_Pos	inc/lpc18xx.h	15371;"	d
EVENTROUTER_ENABLE_WAKEUP3_EN_Msk	inc/lpc18xx.h	15374;"	d
EVENTROUTER_ENABLE_WAKEUP3_EN_Pos	inc/lpc18xx.h	15373;"	d
EVENTROUTER_ENABLE_WWDT_EN_Msk	inc/lpc18xx.h	15382;"	d
EVENTROUTER_ENABLE_WWDT_EN_Pos	inc/lpc18xx.h	15381;"	d
EVENTROUTER_HILO_ATIMER_L_Msk	inc/lpc18xx.h	15186;"	d
EVENTROUTER_HILO_ATIMER_L_Pos	inc/lpc18xx.h	15185;"	d
EVENTROUTER_HILO_BOD_L_Msk	inc/lpc18xx.h	15190;"	d
EVENTROUTER_HILO_BOD_L_Pos	inc/lpc18xx.h	15189;"	d
EVENTROUTER_HILO_CAN_L_Msk	inc/lpc18xx.h	15202;"	d
EVENTROUTER_HILO_CAN_L_Pos	inc/lpc18xx.h	15201;"	d
EVENTROUTER_HILO_ETH_L_Msk	inc/lpc18xx.h	15194;"	d
EVENTROUTER_HILO_ETH_L_Pos	inc/lpc18xx.h	15193;"	d
EVENTROUTER_HILO_QEI_L_Msk	inc/lpc18xx.h	15208;"	d
EVENTROUTER_HILO_QEI_L_Pos	inc/lpc18xx.h	15207;"	d
EVENTROUTER_HILO_RESET_L_Msk	inc/lpc18xx.h	15212;"	d
EVENTROUTER_HILO_RESET_L_Pos	inc/lpc18xx.h	15211;"	d
EVENTROUTER_HILO_RTC_L_Msk	inc/lpc18xx.h	15188;"	d
EVENTROUTER_HILO_RTC_L_Pos	inc/lpc18xx.h	15187;"	d
EVENTROUTER_HILO_SDMMC_L_Msk	inc/lpc18xx.h	15200;"	d
EVENTROUTER_HILO_SDMMC_L_Pos	inc/lpc18xx.h	15199;"	d
EVENTROUTER_HILO_TIM14_L_Msk	inc/lpc18xx.h	15210;"	d
EVENTROUTER_HILO_TIM14_L_Pos	inc/lpc18xx.h	15209;"	d
EVENTROUTER_HILO_TIM2_L_Msk	inc/lpc18xx.h	15204;"	d
EVENTROUTER_HILO_TIM2_L_Pos	inc/lpc18xx.h	15203;"	d
EVENTROUTER_HILO_TIM6_L_Msk	inc/lpc18xx.h	15206;"	d
EVENTROUTER_HILO_TIM6_L_Pos	inc/lpc18xx.h	15205;"	d
EVENTROUTER_HILO_USB0_L_Msk	inc/lpc18xx.h	15196;"	d
EVENTROUTER_HILO_USB0_L_Pos	inc/lpc18xx.h	15195;"	d
EVENTROUTER_HILO_USB1_L_Msk	inc/lpc18xx.h	15198;"	d
EVENTROUTER_HILO_USB1_L_Pos	inc/lpc18xx.h	15197;"	d
EVENTROUTER_HILO_WAKEUP0_L_Msk	inc/lpc18xx.h	15178;"	d
EVENTROUTER_HILO_WAKEUP0_L_Pos	inc/lpc18xx.h	15177;"	d
EVENTROUTER_HILO_WAKEUP1_L_Msk	inc/lpc18xx.h	15180;"	d
EVENTROUTER_HILO_WAKEUP1_L_Pos	inc/lpc18xx.h	15179;"	d
EVENTROUTER_HILO_WAKEUP2_L_Msk	inc/lpc18xx.h	15182;"	d
EVENTROUTER_HILO_WAKEUP2_L_Pos	inc/lpc18xx.h	15181;"	d
EVENTROUTER_HILO_WAKEUP3_L_Msk	inc/lpc18xx.h	15184;"	d
EVENTROUTER_HILO_WAKEUP3_L_Pos	inc/lpc18xx.h	15183;"	d
EVENTROUTER_HILO_WWDT_L_Msk	inc/lpc18xx.h	15192;"	d
EVENTROUTER_HILO_WWDT_L_Pos	inc/lpc18xx.h	15191;"	d
EVENTROUTER_IRQn	inc/lpc18xx.h	/^  EVENTROUTER_IRQn                  = 42,   \/*!<  42  EVENTROUTER                      *\/$/;"	e	enum:__anon1
EVENTROUTER_SET_EN_ATIMER_SETEN_Msk	inc/lpc18xx.h	15300;"	d
EVENTROUTER_SET_EN_ATIMER_SETEN_Pos	inc/lpc18xx.h	15299;"	d
EVENTROUTER_SET_EN_BOD_SETEN_Msk	inc/lpc18xx.h	15304;"	d
EVENTROUTER_SET_EN_BOD_SETEN_Pos	inc/lpc18xx.h	15303;"	d
EVENTROUTER_SET_EN_CAN_SETEN_Msk	inc/lpc18xx.h	15316;"	d
EVENTROUTER_SET_EN_CAN_SETEN_Pos	inc/lpc18xx.h	15315;"	d
EVENTROUTER_SET_EN_ETH_SETEN_Msk	inc/lpc18xx.h	15308;"	d
EVENTROUTER_SET_EN_ETH_SETEN_Pos	inc/lpc18xx.h	15307;"	d
EVENTROUTER_SET_EN_QEI_SETEN_Msk	inc/lpc18xx.h	15322;"	d
EVENTROUTER_SET_EN_QEI_SETEN_Pos	inc/lpc18xx.h	15321;"	d
EVENTROUTER_SET_EN_RESET_SETEN_Msk	inc/lpc18xx.h	15326;"	d
EVENTROUTER_SET_EN_RESET_SETEN_Pos	inc/lpc18xx.h	15325;"	d
EVENTROUTER_SET_EN_RTC_SETEN_Msk	inc/lpc18xx.h	15302;"	d
EVENTROUTER_SET_EN_RTC_SETEN_Pos	inc/lpc18xx.h	15301;"	d
EVENTROUTER_SET_EN_SDMMC_SETEN_Msk	inc/lpc18xx.h	15314;"	d
EVENTROUTER_SET_EN_SDMMC_SETEN_Pos	inc/lpc18xx.h	15313;"	d
EVENTROUTER_SET_EN_TIM14_SETEN_Msk	inc/lpc18xx.h	15324;"	d
EVENTROUTER_SET_EN_TIM14_SETEN_Pos	inc/lpc18xx.h	15323;"	d
EVENTROUTER_SET_EN_TIM2_SETEN_Msk	inc/lpc18xx.h	15318;"	d
EVENTROUTER_SET_EN_TIM2_SETEN_Pos	inc/lpc18xx.h	15317;"	d
EVENTROUTER_SET_EN_TIM6_SETEN_Msk	inc/lpc18xx.h	15320;"	d
EVENTROUTER_SET_EN_TIM6_SETEN_Pos	inc/lpc18xx.h	15319;"	d
EVENTROUTER_SET_EN_USB0_SETEN_Msk	inc/lpc18xx.h	15310;"	d
EVENTROUTER_SET_EN_USB0_SETEN_Pos	inc/lpc18xx.h	15309;"	d
EVENTROUTER_SET_EN_USB1_SETEN_Msk	inc/lpc18xx.h	15312;"	d
EVENTROUTER_SET_EN_USB1_SETEN_Pos	inc/lpc18xx.h	15311;"	d
EVENTROUTER_SET_EN_WAKEUP0_SETEN_Msk	inc/lpc18xx.h	15292;"	d
EVENTROUTER_SET_EN_WAKEUP0_SETEN_Pos	inc/lpc18xx.h	15291;"	d
EVENTROUTER_SET_EN_WAKEUP1_SETEN_Msk	inc/lpc18xx.h	15294;"	d
EVENTROUTER_SET_EN_WAKEUP1_SETEN_Pos	inc/lpc18xx.h	15293;"	d
EVENTROUTER_SET_EN_WAKEUP2_SETEN_Msk	inc/lpc18xx.h	15296;"	d
EVENTROUTER_SET_EN_WAKEUP2_SETEN_Pos	inc/lpc18xx.h	15295;"	d
EVENTROUTER_SET_EN_WAKEUP3_SETEN_Msk	inc/lpc18xx.h	15298;"	d
EVENTROUTER_SET_EN_WAKEUP3_SETEN_Pos	inc/lpc18xx.h	15297;"	d
EVENTROUTER_SET_EN_WWDT_SETEN_Msk	inc/lpc18xx.h	15306;"	d
EVENTROUTER_SET_EN_WWDT_SETEN_Pos	inc/lpc18xx.h	15305;"	d
EVENTROUTER_SET_STAT_ATIMER_SETST_Msk	inc/lpc18xx.h	15452;"	d
EVENTROUTER_SET_STAT_ATIMER_SETST_Pos	inc/lpc18xx.h	15451;"	d
EVENTROUTER_SET_STAT_BOD_SETST_Msk	inc/lpc18xx.h	15456;"	d
EVENTROUTER_SET_STAT_BOD_SETST_Pos	inc/lpc18xx.h	15455;"	d
EVENTROUTER_SET_STAT_CAN_SETST_Msk	inc/lpc18xx.h	15468;"	d
EVENTROUTER_SET_STAT_CAN_SETST_Pos	inc/lpc18xx.h	15467;"	d
EVENTROUTER_SET_STAT_ETH_SETST_Msk	inc/lpc18xx.h	15460;"	d
EVENTROUTER_SET_STAT_ETH_SETST_Pos	inc/lpc18xx.h	15459;"	d
EVENTROUTER_SET_STAT_QEI_SETST_Msk	inc/lpc18xx.h	15474;"	d
EVENTROUTER_SET_STAT_QEI_SETST_Pos	inc/lpc18xx.h	15473;"	d
EVENTROUTER_SET_STAT_RESET_SETST_Msk	inc/lpc18xx.h	15478;"	d
EVENTROUTER_SET_STAT_RESET_SETST_Pos	inc/lpc18xx.h	15477;"	d
EVENTROUTER_SET_STAT_RTC_SETST_Msk	inc/lpc18xx.h	15454;"	d
EVENTROUTER_SET_STAT_RTC_SETST_Pos	inc/lpc18xx.h	15453;"	d
EVENTROUTER_SET_STAT_SDMMC_SETST_Msk	inc/lpc18xx.h	15466;"	d
EVENTROUTER_SET_STAT_SDMMC_SETST_Pos	inc/lpc18xx.h	15465;"	d
EVENTROUTER_SET_STAT_TIM14_SETST_Msk	inc/lpc18xx.h	15476;"	d
EVENTROUTER_SET_STAT_TIM14_SETST_Pos	inc/lpc18xx.h	15475;"	d
EVENTROUTER_SET_STAT_TIM2_SETST_Msk	inc/lpc18xx.h	15470;"	d
EVENTROUTER_SET_STAT_TIM2_SETST_Pos	inc/lpc18xx.h	15469;"	d
EVENTROUTER_SET_STAT_TIM6_SETST_Msk	inc/lpc18xx.h	15472;"	d
EVENTROUTER_SET_STAT_TIM6_SETST_Pos	inc/lpc18xx.h	15471;"	d
EVENTROUTER_SET_STAT_USB0_SETST_Msk	inc/lpc18xx.h	15462;"	d
EVENTROUTER_SET_STAT_USB0_SETST_Pos	inc/lpc18xx.h	15461;"	d
EVENTROUTER_SET_STAT_USB1_SETST_Msk	inc/lpc18xx.h	15464;"	d
EVENTROUTER_SET_STAT_USB1_SETST_Pos	inc/lpc18xx.h	15463;"	d
EVENTROUTER_SET_STAT_WAKEUP0_SETST_Msk	inc/lpc18xx.h	15444;"	d
EVENTROUTER_SET_STAT_WAKEUP0_SETST_Pos	inc/lpc18xx.h	15443;"	d
EVENTROUTER_SET_STAT_WAKEUP1_SETST_Msk	inc/lpc18xx.h	15446;"	d
EVENTROUTER_SET_STAT_WAKEUP1_SETST_Pos	inc/lpc18xx.h	15445;"	d
EVENTROUTER_SET_STAT_WAKEUP2_SETST_Msk	inc/lpc18xx.h	15448;"	d
EVENTROUTER_SET_STAT_WAKEUP2_SETST_Pos	inc/lpc18xx.h	15447;"	d
EVENTROUTER_SET_STAT_WAKEUP3_SETST_Msk	inc/lpc18xx.h	15450;"	d
EVENTROUTER_SET_STAT_WAKEUP3_SETST_Pos	inc/lpc18xx.h	15449;"	d
EVENTROUTER_SET_STAT_WWDT_SETST_Msk	inc/lpc18xx.h	15458;"	d
EVENTROUTER_SET_STAT_WWDT_SETST_Pos	inc/lpc18xx.h	15457;"	d
EVENTROUTER_STATUS_ATIMER_ST_Msk	inc/lpc18xx.h	15338;"	d
EVENTROUTER_STATUS_ATIMER_ST_Pos	inc/lpc18xx.h	15337;"	d
EVENTROUTER_STATUS_BOD_ST_Msk	inc/lpc18xx.h	15342;"	d
EVENTROUTER_STATUS_BOD_ST_Pos	inc/lpc18xx.h	15341;"	d
EVENTROUTER_STATUS_CAN_ST_Msk	inc/lpc18xx.h	15354;"	d
EVENTROUTER_STATUS_CAN_ST_Pos	inc/lpc18xx.h	15353;"	d
EVENTROUTER_STATUS_ETH_ST_Msk	inc/lpc18xx.h	15346;"	d
EVENTROUTER_STATUS_ETH_ST_Pos	inc/lpc18xx.h	15345;"	d
EVENTROUTER_STATUS_QEI_ST_Msk	inc/lpc18xx.h	15360;"	d
EVENTROUTER_STATUS_QEI_ST_Pos	inc/lpc18xx.h	15359;"	d
EVENTROUTER_STATUS_RESET_ST_Msk	inc/lpc18xx.h	15364;"	d
EVENTROUTER_STATUS_RESET_ST_Pos	inc/lpc18xx.h	15363;"	d
EVENTROUTER_STATUS_RTC_ST_Msk	inc/lpc18xx.h	15340;"	d
EVENTROUTER_STATUS_RTC_ST_Pos	inc/lpc18xx.h	15339;"	d
EVENTROUTER_STATUS_SDMMC_ST_Msk	inc/lpc18xx.h	15352;"	d
EVENTROUTER_STATUS_SDMMC_ST_Pos	inc/lpc18xx.h	15351;"	d
EVENTROUTER_STATUS_TIM14_ST_Msk	inc/lpc18xx.h	15362;"	d
EVENTROUTER_STATUS_TIM14_ST_Pos	inc/lpc18xx.h	15361;"	d
EVENTROUTER_STATUS_TIM2_ST_Msk	inc/lpc18xx.h	15356;"	d
EVENTROUTER_STATUS_TIM2_ST_Pos	inc/lpc18xx.h	15355;"	d
EVENTROUTER_STATUS_TIM6_ST_Msk	inc/lpc18xx.h	15358;"	d
EVENTROUTER_STATUS_TIM6_ST_Pos	inc/lpc18xx.h	15357;"	d
EVENTROUTER_STATUS_USB0_ST_Msk	inc/lpc18xx.h	15348;"	d
EVENTROUTER_STATUS_USB0_ST_Pos	inc/lpc18xx.h	15347;"	d
EVENTROUTER_STATUS_USB1_ST_Msk	inc/lpc18xx.h	15350;"	d
EVENTROUTER_STATUS_USB1_ST_Pos	inc/lpc18xx.h	15349;"	d
EVENTROUTER_STATUS_WAKEUP0_ST_Msk	inc/lpc18xx.h	15330;"	d
EVENTROUTER_STATUS_WAKEUP0_ST_Pos	inc/lpc18xx.h	15329;"	d
EVENTROUTER_STATUS_WAKEUP1_ST_Msk	inc/lpc18xx.h	15332;"	d
EVENTROUTER_STATUS_WAKEUP1_ST_Pos	inc/lpc18xx.h	15331;"	d
EVENTROUTER_STATUS_WAKEUP2_ST_Msk	inc/lpc18xx.h	15334;"	d
EVENTROUTER_STATUS_WAKEUP2_ST_Pos	inc/lpc18xx.h	15333;"	d
EVENTROUTER_STATUS_WAKEUP3_ST_Msk	inc/lpc18xx.h	15336;"	d
EVENTROUTER_STATUS_WAKEUP3_ST_Pos	inc/lpc18xx.h	15335;"	d
EVENTROUTER_STATUS_WWDT_ST_Msk	inc/lpc18xx.h	15344;"	d
EVENTROUTER_STATUS_WWDT_ST_Pos	inc/lpc18xx.h	15343;"	d
EVFLAG	inc/lpc18xx.h	/^    __IO uint32_t EVFLAG;               \/* 0x0F4 event flag register *\/$/;"	m	struct:__anon3
EXTERN	inc/lpc_types.h	147;"	d
ExtMatchOutputType	inc/lpc18xx_timer.h	/^	uint8_t ExtMatchOutputType;	\/**< External Match Output type, should be:$/;"	m	struct:__anon107
FALL	inc/lpc18xx.h	/^  __IO uint32_t  FALL;                      \/*!< (@ 0x40087020) Pin Interrupt Falling Edge register *\/$/;"	m	struct:__anon69
FALSE	inc/lpc_types.h	/^typedef enum {FALSE = 0, TRUE = !FALSE} Bool;$/;"	e	enum:__anon111
FAT_SIZE	inc/mscuser.h	23;"	d
FCR	inc/lpc18xx.h	/^    __O  uint32_t FCR;                      \/*!< (@ 0x40082008) FIFO Control Register. Controls UART1 FIFO usage and modes. *\/$/;"	m	union:__anon62::__anon65
FCR	inc/lpc18xx.h	/^    __O  uint32_t FCR;                      \/*!< (@ 0x400xx008) FIFO Control Register. Controls UART FIFO usage and modes. *\/$/;"	m	union:__anon58::__anon61
FDR	inc/lpc18xx.h	/^  __IO uint32_t FDR;                        \/*!< (@ 0x40082028) Fractional Divider Register. Generates a clock input for the baud rate divider. *\/$/;"	m	struct:__anon62
FDR	inc/lpc18xx.h	/^  __IO uint32_t FDR;                        \/*!< (@ 0x400xx028) Fractional Divider Register. Generates a clock input for the baud rate divider. *\/$/;"	m	struct:__anon58
FEED	inc/lpc18xx.h	/^  __O  uint32_t FEED;                       \/*!< (@ 0x40080008) Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in WDTC. *\/$/;"	m	struct:__anon57
FIFOLVL	inc/lpc18xx.h	/^  __I  uint32_t FIFOLVL;                    \/*!< (@ 0x40082058) FIFO Level register. Provides the current fill levels of the transmit and receive FIFOs.  *\/$/;"	m	struct:__anon62
FIFOTH	inc/lpc18xx.h	/^  __IO uint32_t FIFOTH;                     \/*!< (@ 0x4000404C) FIFO Threshold Watermark Register *\/$/;"	m	struct:__anon25
FILTERINX	inc/lpc18xx.h	/^  __IO uint32_t FILTERINX;                  \/*!< (@ 0x400C6044) Digital filter register on input index (QEI_IDX) *\/$/;"	m	struct:__anon78
FILTERPHA	inc/lpc18xx.h	/^  __IO uint32_t FILTERPHA;                  \/*!< (@ 0x400C603C) Digital filter register on input phase A (QEI_A) *\/$/;"	m	struct:__anon78
FILTERPHB	inc/lpc18xx.h	/^  __IO uint32_t FILTERPHB;                  \/*!< (@ 0x400C6040) Digital filter register on input phase B (QEI_B) *\/$/;"	m	struct:__anon78
FIO_ClearInt	src/lpc18xx_gpio.c	/^void FIO_ClearInt(uint8_t portNum, uint32_t bitValue)$/;"	f
FIO_ClearValue	src/lpc18xx_gpio.c	/^void FIO_ClearValue(uint8_t portNum, uint32_t bitValue)$/;"	f
FIO_GetIntStatus	src/lpc18xx_gpio.c	/^FunctionalState FIO_GetIntStatus(uint8_t portNum, uint32_t pinNum, uint8_t edgeState)$/;"	f
FIO_IntCmd	src/lpc18xx_gpio.c	/^void FIO_IntCmd(uint8_t portNum, uint32_t bitValue, uint8_t edgeState)$/;"	f
FIO_ReadValue	src/lpc18xx_gpio.c	/^uint32_t FIO_ReadValue(uint8_t portNum)$/;"	f
FIO_SetDir	src/lpc18xx_gpio.c	/^void FIO_SetDir(uint8_t portNum, uint32_t bitValue, uint8_t dir)$/;"	f
FIO_SetMask	src/lpc18xx_gpio.c	/^void FIO_SetMask(uint8_t portNum, uint32_t bitValue, uint8_t maskValue)$/;"	f
FIO_SetValue	src/lpc18xx_gpio.c	/^void FIO_SetValue(uint8_t portNum, uint32_t bitValue)$/;"	f
FPCA	inc/core_cm3.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon89::__anon90
FREQ_MON	inc/lpc18xx.h	/^  __IO uint32_t FREQ_MON;                   \/*!< (@ 0x40050014) Frequency monitor register *\/$/;"	m	struct:__anon53
FRINDEX_D	inc/lpc18xx.h	/^    __I  uint32_t FRINDEX_D;                \/*!< (@ 0x4000714C) USB frame index (device mode) *\/$/;"	m	union:__anon36::__anon40
FRINDEX_D	inc/lpc18xx.h	/^    __IO uint32_t FRINDEX_D;                \/*!< (@ 0x4000614C) USB frame index (device mode) *\/$/;"	m	union:__anon27::__anon31
FRINDEX_H	inc/lpc18xx.h	/^    __IO uint32_t FRINDEX_H;                \/*!< (@ 0x4000614C) USB frame index (host mode) *\/$/;"	m	union:__anon27::__anon31
FRINDEX_H	inc/lpc18xx.h	/^    __IO uint32_t FRINDEX_H;                \/*!< (@ 0x4000714C) USB frame index (host mode) *\/$/;"	m	union:__anon36::__anon40
FUNC0	inc/lpc18xx_scu.h	65;"	d
FUNC1	inc/lpc18xx_scu.h	66;"	d
FUNC2	inc/lpc18xx_scu.h	67;"	d
FUNC3	inc/lpc18xx_scu.h	68;"	d
FUNC4	inc/lpc18xx_scu.h	69;"	d
FUNC5	inc/lpc18xx_scu.h	70;"	d
FUNC6	inc/lpc18xx_scu.h	71;"	d
FUNC7	inc/lpc18xx_scu.h	72;"	d
FallingEdge	inc/lpc18xx_timer.h	/^	uint8_t FallingEdge;	\/**< caption falling edge, should be:$/;"	m	struct:__anon108
FlagStatus	inc/lpc_types.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, IntStatus, SetState;$/;"	t	typeref:enum:__anon112
FunctionalState	inc/lpc_types.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	t	typeref:enum:__anon113
GDR	inc/lpc18xx.h	/^  __I  uint32_t GDR;                        \/*!< (@ 0x400Ex004) A\/D Global Data Register. Contains the result of the most recent A\/D conversion. *\/$/;"	m	struct:__anon81
GE	inc/core_cm3.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon87::__anon88
GIMA_ADCSTART0_IN_EDGE_Msk	inc/lpc18xx.h	25863;"	d
GIMA_ADCSTART0_IN_EDGE_Pos	inc/lpc18xx.h	25862;"	d
GIMA_ADCSTART0_IN_INV_Msk	inc/lpc18xx.h	25861;"	d
GIMA_ADCSTART0_IN_INV_Pos	inc/lpc18xx.h	25860;"	d
GIMA_ADCSTART0_IN_PULSE_Msk	inc/lpc18xx.h	25867;"	d
GIMA_ADCSTART0_IN_PULSE_Pos	inc/lpc18xx.h	25866;"	d
GIMA_ADCSTART0_IN_SELECT_Msk	inc/lpc18xx.h	25869;"	d
GIMA_ADCSTART0_IN_SELECT_Pos	inc/lpc18xx.h	25868;"	d
GIMA_ADCSTART0_IN_SYNCH_Msk	inc/lpc18xx.h	25865;"	d
GIMA_ADCSTART0_IN_SYNCH_Pos	inc/lpc18xx.h	25864;"	d
GIMA_ADCSTART1_IN_EDGE_Msk	inc/lpc18xx.h	25875;"	d
GIMA_ADCSTART1_IN_EDGE_Pos	inc/lpc18xx.h	25874;"	d
GIMA_ADCSTART1_IN_INV_Msk	inc/lpc18xx.h	25873;"	d
GIMA_ADCSTART1_IN_INV_Pos	inc/lpc18xx.h	25872;"	d
GIMA_ADCSTART1_IN_PULSE_Msk	inc/lpc18xx.h	25879;"	d
GIMA_ADCSTART1_IN_PULSE_Pos	inc/lpc18xx.h	25878;"	d
GIMA_ADCSTART1_IN_SELECT_Msk	inc/lpc18xx.h	25881;"	d
GIMA_ADCSTART1_IN_SELECT_Pos	inc/lpc18xx.h	25880;"	d
GIMA_ADCSTART1_IN_SYNCH_Msk	inc/lpc18xx.h	25877;"	d
GIMA_ADCSTART1_IN_SYNCH_Pos	inc/lpc18xx.h	25876;"	d
GIMA_CAP0_0_IN_EDGE_Msk	inc/lpc18xx.h	25527;"	d
GIMA_CAP0_0_IN_EDGE_Pos	inc/lpc18xx.h	25526;"	d
GIMA_CAP0_0_IN_INV_Msk	inc/lpc18xx.h	25525;"	d
GIMA_CAP0_0_IN_INV_Pos	inc/lpc18xx.h	25524;"	d
GIMA_CAP0_0_IN_PULSE_Msk	inc/lpc18xx.h	25531;"	d
GIMA_CAP0_0_IN_PULSE_Pos	inc/lpc18xx.h	25530;"	d
GIMA_CAP0_0_IN_SELECT_Msk	inc/lpc18xx.h	25533;"	d
GIMA_CAP0_0_IN_SELECT_Pos	inc/lpc18xx.h	25532;"	d
GIMA_CAP0_0_IN_SYNCH_Msk	inc/lpc18xx.h	25529;"	d
GIMA_CAP0_0_IN_SYNCH_Pos	inc/lpc18xx.h	25528;"	d
GIMA_CAP0_1_IN_EDGE_Msk	inc/lpc18xx.h	25539;"	d
GIMA_CAP0_1_IN_EDGE_Pos	inc/lpc18xx.h	25538;"	d
GIMA_CAP0_1_IN_INV_Msk	inc/lpc18xx.h	25537;"	d
GIMA_CAP0_1_IN_INV_Pos	inc/lpc18xx.h	25536;"	d
GIMA_CAP0_1_IN_PULSE_Msk	inc/lpc18xx.h	25543;"	d
GIMA_CAP0_1_IN_PULSE_Pos	inc/lpc18xx.h	25542;"	d
GIMA_CAP0_1_IN_SELECT_Msk	inc/lpc18xx.h	25545;"	d
GIMA_CAP0_1_IN_SELECT_Pos	inc/lpc18xx.h	25544;"	d
GIMA_CAP0_1_IN_SYNCH_Msk	inc/lpc18xx.h	25541;"	d
GIMA_CAP0_1_IN_SYNCH_Pos	inc/lpc18xx.h	25540;"	d
GIMA_CAP0_2_IN_EDGE_Msk	inc/lpc18xx.h	25551;"	d
GIMA_CAP0_2_IN_EDGE_Pos	inc/lpc18xx.h	25550;"	d
GIMA_CAP0_2_IN_INV_Msk	inc/lpc18xx.h	25549;"	d
GIMA_CAP0_2_IN_INV_Pos	inc/lpc18xx.h	25548;"	d
GIMA_CAP0_2_IN_PULSE_Msk	inc/lpc18xx.h	25555;"	d
GIMA_CAP0_2_IN_PULSE_Pos	inc/lpc18xx.h	25554;"	d
GIMA_CAP0_2_IN_SELECT_Msk	inc/lpc18xx.h	25557;"	d
GIMA_CAP0_2_IN_SELECT_Pos	inc/lpc18xx.h	25556;"	d
GIMA_CAP0_2_IN_SYNCH_Msk	inc/lpc18xx.h	25553;"	d
GIMA_CAP0_2_IN_SYNCH_Pos	inc/lpc18xx.h	25552;"	d
GIMA_CAP0_3_IN_EDGE_Msk	inc/lpc18xx.h	25563;"	d
GIMA_CAP0_3_IN_EDGE_Pos	inc/lpc18xx.h	25562;"	d
GIMA_CAP0_3_IN_INV_Msk	inc/lpc18xx.h	25561;"	d
GIMA_CAP0_3_IN_INV_Pos	inc/lpc18xx.h	25560;"	d
GIMA_CAP0_3_IN_PULSE_Msk	inc/lpc18xx.h	25567;"	d
GIMA_CAP0_3_IN_PULSE_Pos	inc/lpc18xx.h	25566;"	d
GIMA_CAP0_3_IN_SELECT_Msk	inc/lpc18xx.h	25569;"	d
GIMA_CAP0_3_IN_SELECT_Pos	inc/lpc18xx.h	25568;"	d
GIMA_CAP0_3_IN_SYNCH_Msk	inc/lpc18xx.h	25565;"	d
GIMA_CAP0_3_IN_SYNCH_Pos	inc/lpc18xx.h	25564;"	d
GIMA_CAP1_0_IN_EDGE_Msk	inc/lpc18xx.h	25575;"	d
GIMA_CAP1_0_IN_EDGE_Pos	inc/lpc18xx.h	25574;"	d
GIMA_CAP1_0_IN_INV_Msk	inc/lpc18xx.h	25573;"	d
GIMA_CAP1_0_IN_INV_Pos	inc/lpc18xx.h	25572;"	d
GIMA_CAP1_0_IN_PULSE_Msk	inc/lpc18xx.h	25579;"	d
GIMA_CAP1_0_IN_PULSE_Pos	inc/lpc18xx.h	25578;"	d
GIMA_CAP1_0_IN_SELECT_Msk	inc/lpc18xx.h	25581;"	d
GIMA_CAP1_0_IN_SELECT_Pos	inc/lpc18xx.h	25580;"	d
GIMA_CAP1_0_IN_SYNCH_Msk	inc/lpc18xx.h	25577;"	d
GIMA_CAP1_0_IN_SYNCH_Pos	inc/lpc18xx.h	25576;"	d
GIMA_CAP1_1_IN_EDGE_Msk	inc/lpc18xx.h	25587;"	d
GIMA_CAP1_1_IN_EDGE_Pos	inc/lpc18xx.h	25586;"	d
GIMA_CAP1_1_IN_INV_Msk	inc/lpc18xx.h	25585;"	d
GIMA_CAP1_1_IN_INV_Pos	inc/lpc18xx.h	25584;"	d
GIMA_CAP1_1_IN_PULSE_Msk	inc/lpc18xx.h	25591;"	d
GIMA_CAP1_1_IN_PULSE_Pos	inc/lpc18xx.h	25590;"	d
GIMA_CAP1_1_IN_SELECT_Msk	inc/lpc18xx.h	25593;"	d
GIMA_CAP1_1_IN_SELECT_Pos	inc/lpc18xx.h	25592;"	d
GIMA_CAP1_1_IN_SYNCH_Msk	inc/lpc18xx.h	25589;"	d
GIMA_CAP1_1_IN_SYNCH_Pos	inc/lpc18xx.h	25588;"	d
GIMA_CAP1_2_IN_EDGE_Msk	inc/lpc18xx.h	25599;"	d
GIMA_CAP1_2_IN_EDGE_Pos	inc/lpc18xx.h	25598;"	d
GIMA_CAP1_2_IN_INV_Msk	inc/lpc18xx.h	25597;"	d
GIMA_CAP1_2_IN_INV_Pos	inc/lpc18xx.h	25596;"	d
GIMA_CAP1_2_IN_PULSE_Msk	inc/lpc18xx.h	25603;"	d
GIMA_CAP1_2_IN_PULSE_Pos	inc/lpc18xx.h	25602;"	d
GIMA_CAP1_2_IN_SELECT_Msk	inc/lpc18xx.h	25605;"	d
GIMA_CAP1_2_IN_SELECT_Pos	inc/lpc18xx.h	25604;"	d
GIMA_CAP1_2_IN_SYNCH_Msk	inc/lpc18xx.h	25601;"	d
GIMA_CAP1_2_IN_SYNCH_Pos	inc/lpc18xx.h	25600;"	d
GIMA_CAP1_3_IN_EDGE_Msk	inc/lpc18xx.h	25611;"	d
GIMA_CAP1_3_IN_EDGE_Pos	inc/lpc18xx.h	25610;"	d
GIMA_CAP1_3_IN_INV_Msk	inc/lpc18xx.h	25609;"	d
GIMA_CAP1_3_IN_INV_Pos	inc/lpc18xx.h	25608;"	d
GIMA_CAP1_3_IN_PULSE_Msk	inc/lpc18xx.h	25615;"	d
GIMA_CAP1_3_IN_PULSE_Pos	inc/lpc18xx.h	25614;"	d
GIMA_CAP1_3_IN_SELECT_Msk	inc/lpc18xx.h	25617;"	d
GIMA_CAP1_3_IN_SELECT_Pos	inc/lpc18xx.h	25616;"	d
GIMA_CAP1_3_IN_SYNCH_Msk	inc/lpc18xx.h	25613;"	d
GIMA_CAP1_3_IN_SYNCH_Pos	inc/lpc18xx.h	25612;"	d
GIMA_CAP2_0_IN_EDGE_Msk	inc/lpc18xx.h	25623;"	d
GIMA_CAP2_0_IN_EDGE_Pos	inc/lpc18xx.h	25622;"	d
GIMA_CAP2_0_IN_INV_Msk	inc/lpc18xx.h	25621;"	d
GIMA_CAP2_0_IN_INV_Pos	inc/lpc18xx.h	25620;"	d
GIMA_CAP2_0_IN_PULSE_Msk	inc/lpc18xx.h	25627;"	d
GIMA_CAP2_0_IN_PULSE_Pos	inc/lpc18xx.h	25626;"	d
GIMA_CAP2_0_IN_SELECT_Msk	inc/lpc18xx.h	25629;"	d
GIMA_CAP2_0_IN_SELECT_Pos	inc/lpc18xx.h	25628;"	d
GIMA_CAP2_0_IN_SYNCH_Msk	inc/lpc18xx.h	25625;"	d
GIMA_CAP2_0_IN_SYNCH_Pos	inc/lpc18xx.h	25624;"	d
GIMA_CAP2_1_IN_EDGE_Msk	inc/lpc18xx.h	25635;"	d
GIMA_CAP2_1_IN_EDGE_Pos	inc/lpc18xx.h	25634;"	d
GIMA_CAP2_1_IN_INV_Msk	inc/lpc18xx.h	25633;"	d
GIMA_CAP2_1_IN_INV_Pos	inc/lpc18xx.h	25632;"	d
GIMA_CAP2_1_IN_PULSE_Msk	inc/lpc18xx.h	25639;"	d
GIMA_CAP2_1_IN_PULSE_Pos	inc/lpc18xx.h	25638;"	d
GIMA_CAP2_1_IN_SELECT_Msk	inc/lpc18xx.h	25641;"	d
GIMA_CAP2_1_IN_SELECT_Pos	inc/lpc18xx.h	25640;"	d
GIMA_CAP2_1_IN_SYNCH_Msk	inc/lpc18xx.h	25637;"	d
GIMA_CAP2_1_IN_SYNCH_Pos	inc/lpc18xx.h	25636;"	d
GIMA_CAP2_2_IN_EDGE_Msk	inc/lpc18xx.h	25647;"	d
GIMA_CAP2_2_IN_EDGE_Pos	inc/lpc18xx.h	25646;"	d
GIMA_CAP2_2_IN_INV_Msk	inc/lpc18xx.h	25645;"	d
GIMA_CAP2_2_IN_INV_Pos	inc/lpc18xx.h	25644;"	d
GIMA_CAP2_2_IN_PULSE_Msk	inc/lpc18xx.h	25651;"	d
GIMA_CAP2_2_IN_PULSE_Pos	inc/lpc18xx.h	25650;"	d
GIMA_CAP2_2_IN_SELECT_Msk	inc/lpc18xx.h	25653;"	d
GIMA_CAP2_2_IN_SELECT_Pos	inc/lpc18xx.h	25652;"	d
GIMA_CAP2_2_IN_SYNCH_Msk	inc/lpc18xx.h	25649;"	d
GIMA_CAP2_2_IN_SYNCH_Pos	inc/lpc18xx.h	25648;"	d
GIMA_CAP2_3_IN_EDGE_Msk	inc/lpc18xx.h	25659;"	d
GIMA_CAP2_3_IN_EDGE_Pos	inc/lpc18xx.h	25658;"	d
GIMA_CAP2_3_IN_INV_Msk	inc/lpc18xx.h	25657;"	d
GIMA_CAP2_3_IN_INV_Pos	inc/lpc18xx.h	25656;"	d
GIMA_CAP2_3_IN_PULSE_Msk	inc/lpc18xx.h	25663;"	d
GIMA_CAP2_3_IN_PULSE_Pos	inc/lpc18xx.h	25662;"	d
GIMA_CAP2_3_IN_SELECT_Msk	inc/lpc18xx.h	25665;"	d
GIMA_CAP2_3_IN_SELECT_Pos	inc/lpc18xx.h	25664;"	d
GIMA_CAP2_3_IN_SYNCH_Msk	inc/lpc18xx.h	25661;"	d
GIMA_CAP2_3_IN_SYNCH_Pos	inc/lpc18xx.h	25660;"	d
GIMA_CAP3_0_IN_EDGE_Msk	inc/lpc18xx.h	25671;"	d
GIMA_CAP3_0_IN_EDGE_Pos	inc/lpc18xx.h	25670;"	d
GIMA_CAP3_0_IN_INV_Msk	inc/lpc18xx.h	25669;"	d
GIMA_CAP3_0_IN_INV_Pos	inc/lpc18xx.h	25668;"	d
GIMA_CAP3_0_IN_PULSE_Msk	inc/lpc18xx.h	25675;"	d
GIMA_CAP3_0_IN_PULSE_Pos	inc/lpc18xx.h	25674;"	d
GIMA_CAP3_0_IN_SELECT_Msk	inc/lpc18xx.h	25677;"	d
GIMA_CAP3_0_IN_SELECT_Pos	inc/lpc18xx.h	25676;"	d
GIMA_CAP3_0_IN_SYNCH_Msk	inc/lpc18xx.h	25673;"	d
GIMA_CAP3_0_IN_SYNCH_Pos	inc/lpc18xx.h	25672;"	d
GIMA_CAP3_1_IN_EDGE_Msk	inc/lpc18xx.h	25683;"	d
GIMA_CAP3_1_IN_EDGE_Pos	inc/lpc18xx.h	25682;"	d
GIMA_CAP3_1_IN_INV_Msk	inc/lpc18xx.h	25681;"	d
GIMA_CAP3_1_IN_INV_Pos	inc/lpc18xx.h	25680;"	d
GIMA_CAP3_1_IN_PULSE_Msk	inc/lpc18xx.h	25687;"	d
GIMA_CAP3_1_IN_PULSE_Pos	inc/lpc18xx.h	25686;"	d
GIMA_CAP3_1_IN_SELECT_Msk	inc/lpc18xx.h	25689;"	d
GIMA_CAP3_1_IN_SELECT_Pos	inc/lpc18xx.h	25688;"	d
GIMA_CAP3_1_IN_SYNCH_Msk	inc/lpc18xx.h	25685;"	d
GIMA_CAP3_1_IN_SYNCH_Pos	inc/lpc18xx.h	25684;"	d
GIMA_CAP3_2_IN_EDGE_Msk	inc/lpc18xx.h	25695;"	d
GIMA_CAP3_2_IN_EDGE_Pos	inc/lpc18xx.h	25694;"	d
GIMA_CAP3_2_IN_INV_Msk	inc/lpc18xx.h	25693;"	d
GIMA_CAP3_2_IN_INV_Pos	inc/lpc18xx.h	25692;"	d
GIMA_CAP3_2_IN_PULSE_Msk	inc/lpc18xx.h	25699;"	d
GIMA_CAP3_2_IN_PULSE_Pos	inc/lpc18xx.h	25698;"	d
GIMA_CAP3_2_IN_SELECT_Msk	inc/lpc18xx.h	25701;"	d
GIMA_CAP3_2_IN_SELECT_Pos	inc/lpc18xx.h	25700;"	d
GIMA_CAP3_2_IN_SYNCH_Msk	inc/lpc18xx.h	25697;"	d
GIMA_CAP3_2_IN_SYNCH_Pos	inc/lpc18xx.h	25696;"	d
GIMA_CAP3_3_IN_EDGE_Msk	inc/lpc18xx.h	25707;"	d
GIMA_CAP3_3_IN_EDGE_Pos	inc/lpc18xx.h	25706;"	d
GIMA_CAP3_3_IN_INV_Msk	inc/lpc18xx.h	25705;"	d
GIMA_CAP3_3_IN_INV_Pos	inc/lpc18xx.h	25704;"	d
GIMA_CAP3_3_IN_PULSE_Msk	inc/lpc18xx.h	25711;"	d
GIMA_CAP3_3_IN_PULSE_Pos	inc/lpc18xx.h	25710;"	d
GIMA_CAP3_3_IN_SELECT_Msk	inc/lpc18xx.h	25713;"	d
GIMA_CAP3_3_IN_SELECT_Pos	inc/lpc18xx.h	25712;"	d
GIMA_CAP3_3_IN_SYNCH_Msk	inc/lpc18xx.h	25709;"	d
GIMA_CAP3_3_IN_SYNCH_Pos	inc/lpc18xx.h	25708;"	d
GIMA_CTIN_0_IN_EDGE_Msk	inc/lpc18xx.h	25719;"	d
GIMA_CTIN_0_IN_EDGE_Pos	inc/lpc18xx.h	25718;"	d
GIMA_CTIN_0_IN_INV_Msk	inc/lpc18xx.h	25717;"	d
GIMA_CTIN_0_IN_INV_Pos	inc/lpc18xx.h	25716;"	d
GIMA_CTIN_0_IN_PULSE_Msk	inc/lpc18xx.h	25723;"	d
GIMA_CTIN_0_IN_PULSE_Pos	inc/lpc18xx.h	25722;"	d
GIMA_CTIN_0_IN_SELECT_Msk	inc/lpc18xx.h	25725;"	d
GIMA_CTIN_0_IN_SELECT_Pos	inc/lpc18xx.h	25724;"	d
GIMA_CTIN_0_IN_SYNCH_Msk	inc/lpc18xx.h	25721;"	d
GIMA_CTIN_0_IN_SYNCH_Pos	inc/lpc18xx.h	25720;"	d
GIMA_CTIN_1_IN_EDGE_Msk	inc/lpc18xx.h	25731;"	d
GIMA_CTIN_1_IN_EDGE_Pos	inc/lpc18xx.h	25730;"	d
GIMA_CTIN_1_IN_INV_Msk	inc/lpc18xx.h	25729;"	d
GIMA_CTIN_1_IN_INV_Pos	inc/lpc18xx.h	25728;"	d
GIMA_CTIN_1_IN_PULSE_Msk	inc/lpc18xx.h	25735;"	d
GIMA_CTIN_1_IN_PULSE_Pos	inc/lpc18xx.h	25734;"	d
GIMA_CTIN_1_IN_SELECT_Msk	inc/lpc18xx.h	25737;"	d
GIMA_CTIN_1_IN_SELECT_Pos	inc/lpc18xx.h	25736;"	d
GIMA_CTIN_1_IN_SYNCH_Msk	inc/lpc18xx.h	25733;"	d
GIMA_CTIN_1_IN_SYNCH_Pos	inc/lpc18xx.h	25732;"	d
GIMA_CTIN_2_IN_EDGE_Msk	inc/lpc18xx.h	25743;"	d
GIMA_CTIN_2_IN_EDGE_Pos	inc/lpc18xx.h	25742;"	d
GIMA_CTIN_2_IN_INV_Msk	inc/lpc18xx.h	25741;"	d
GIMA_CTIN_2_IN_INV_Pos	inc/lpc18xx.h	25740;"	d
GIMA_CTIN_2_IN_PULSE_Msk	inc/lpc18xx.h	25747;"	d
GIMA_CTIN_2_IN_PULSE_Pos	inc/lpc18xx.h	25746;"	d
GIMA_CTIN_2_IN_SELECT_Msk	inc/lpc18xx.h	25749;"	d
GIMA_CTIN_2_IN_SELECT_Pos	inc/lpc18xx.h	25748;"	d
GIMA_CTIN_2_IN_SYNCH_Msk	inc/lpc18xx.h	25745;"	d
GIMA_CTIN_2_IN_SYNCH_Pos	inc/lpc18xx.h	25744;"	d
GIMA_CTIN_3_IN_EDGE_Msk	inc/lpc18xx.h	25755;"	d
GIMA_CTIN_3_IN_EDGE_Pos	inc/lpc18xx.h	25754;"	d
GIMA_CTIN_3_IN_INV_Msk	inc/lpc18xx.h	25753;"	d
GIMA_CTIN_3_IN_INV_Pos	inc/lpc18xx.h	25752;"	d
GIMA_CTIN_3_IN_PULSE_Msk	inc/lpc18xx.h	25759;"	d
GIMA_CTIN_3_IN_PULSE_Pos	inc/lpc18xx.h	25758;"	d
GIMA_CTIN_3_IN_SELECT_Msk	inc/lpc18xx.h	25761;"	d
GIMA_CTIN_3_IN_SELECT_Pos	inc/lpc18xx.h	25760;"	d
GIMA_CTIN_3_IN_SYNCH_Msk	inc/lpc18xx.h	25757;"	d
GIMA_CTIN_3_IN_SYNCH_Pos	inc/lpc18xx.h	25756;"	d
GIMA_CTIN_4_IN_EDGE_Msk	inc/lpc18xx.h	25767;"	d
GIMA_CTIN_4_IN_EDGE_Pos	inc/lpc18xx.h	25766;"	d
GIMA_CTIN_4_IN_INV_Msk	inc/lpc18xx.h	25765;"	d
GIMA_CTIN_4_IN_INV_Pos	inc/lpc18xx.h	25764;"	d
GIMA_CTIN_4_IN_PULSE_Msk	inc/lpc18xx.h	25771;"	d
GIMA_CTIN_4_IN_PULSE_Pos	inc/lpc18xx.h	25770;"	d
GIMA_CTIN_4_IN_SELECT_Msk	inc/lpc18xx.h	25773;"	d
GIMA_CTIN_4_IN_SELECT_Pos	inc/lpc18xx.h	25772;"	d
GIMA_CTIN_4_IN_SYNCH_Msk	inc/lpc18xx.h	25769;"	d
GIMA_CTIN_4_IN_SYNCH_Pos	inc/lpc18xx.h	25768;"	d
GIMA_CTIN_5_IN_EDGE_Msk	inc/lpc18xx.h	25779;"	d
GIMA_CTIN_5_IN_EDGE_Pos	inc/lpc18xx.h	25778;"	d
GIMA_CTIN_5_IN_INV_Msk	inc/lpc18xx.h	25777;"	d
GIMA_CTIN_5_IN_INV_Pos	inc/lpc18xx.h	25776;"	d
GIMA_CTIN_5_IN_PULSE_Msk	inc/lpc18xx.h	25783;"	d
GIMA_CTIN_5_IN_PULSE_Pos	inc/lpc18xx.h	25782;"	d
GIMA_CTIN_5_IN_SELECT_Msk	inc/lpc18xx.h	25785;"	d
GIMA_CTIN_5_IN_SELECT_Pos	inc/lpc18xx.h	25784;"	d
GIMA_CTIN_5_IN_SYNCH_Msk	inc/lpc18xx.h	25781;"	d
GIMA_CTIN_5_IN_SYNCH_Pos	inc/lpc18xx.h	25780;"	d
GIMA_CTIN_6_IN_EDGE_Msk	inc/lpc18xx.h	25791;"	d
GIMA_CTIN_6_IN_EDGE_Pos	inc/lpc18xx.h	25790;"	d
GIMA_CTIN_6_IN_INV_Msk	inc/lpc18xx.h	25789;"	d
GIMA_CTIN_6_IN_INV_Pos	inc/lpc18xx.h	25788;"	d
GIMA_CTIN_6_IN_PULSE_Msk	inc/lpc18xx.h	25795;"	d
GIMA_CTIN_6_IN_PULSE_Pos	inc/lpc18xx.h	25794;"	d
GIMA_CTIN_6_IN_SELECT_Msk	inc/lpc18xx.h	25797;"	d
GIMA_CTIN_6_IN_SELECT_Pos	inc/lpc18xx.h	25796;"	d
GIMA_CTIN_6_IN_SYNCH_Msk	inc/lpc18xx.h	25793;"	d
GIMA_CTIN_6_IN_SYNCH_Pos	inc/lpc18xx.h	25792;"	d
GIMA_CTIN_7_IN_EDGE_Msk	inc/lpc18xx.h	25803;"	d
GIMA_CTIN_7_IN_EDGE_Pos	inc/lpc18xx.h	25802;"	d
GIMA_CTIN_7_IN_INV_Msk	inc/lpc18xx.h	25801;"	d
GIMA_CTIN_7_IN_INV_Pos	inc/lpc18xx.h	25800;"	d
GIMA_CTIN_7_IN_PULSE_Msk	inc/lpc18xx.h	25807;"	d
GIMA_CTIN_7_IN_PULSE_Pos	inc/lpc18xx.h	25806;"	d
GIMA_CTIN_7_IN_SELECT_Msk	inc/lpc18xx.h	25809;"	d
GIMA_CTIN_7_IN_SELECT_Pos	inc/lpc18xx.h	25808;"	d
GIMA_CTIN_7_IN_SYNCH_Msk	inc/lpc18xx.h	25805;"	d
GIMA_CTIN_7_IN_SYNCH_Pos	inc/lpc18xx.h	25804;"	d
GIMA_EVENTROUTER_13_IN_EDGE_Msk	inc/lpc18xx.h	25827;"	d
GIMA_EVENTROUTER_13_IN_EDGE_Pos	inc/lpc18xx.h	25826;"	d
GIMA_EVENTROUTER_13_IN_INV_Msk	inc/lpc18xx.h	25825;"	d
GIMA_EVENTROUTER_13_IN_INV_Pos	inc/lpc18xx.h	25824;"	d
GIMA_EVENTROUTER_13_IN_PULSE_Msk	inc/lpc18xx.h	25831;"	d
GIMA_EVENTROUTER_13_IN_PULSE_Pos	inc/lpc18xx.h	25830;"	d
GIMA_EVENTROUTER_13_IN_SELECT_Msk	inc/lpc18xx.h	25833;"	d
GIMA_EVENTROUTER_13_IN_SELECT_Pos	inc/lpc18xx.h	25832;"	d
GIMA_EVENTROUTER_13_IN_SYNCH_Msk	inc/lpc18xx.h	25829;"	d
GIMA_EVENTROUTER_13_IN_SYNCH_Pos	inc/lpc18xx.h	25828;"	d
GIMA_EVENTROUTER_14_IN_EDGE_Msk	inc/lpc18xx.h	25839;"	d
GIMA_EVENTROUTER_14_IN_EDGE_Pos	inc/lpc18xx.h	25838;"	d
GIMA_EVENTROUTER_14_IN_INV_Msk	inc/lpc18xx.h	25837;"	d
GIMA_EVENTROUTER_14_IN_INV_Pos	inc/lpc18xx.h	25836;"	d
GIMA_EVENTROUTER_14_IN_PULSE_Msk	inc/lpc18xx.h	25843;"	d
GIMA_EVENTROUTER_14_IN_PULSE_Pos	inc/lpc18xx.h	25842;"	d
GIMA_EVENTROUTER_14_IN_SELECT_Msk	inc/lpc18xx.h	25845;"	d
GIMA_EVENTROUTER_14_IN_SELECT_Pos	inc/lpc18xx.h	25844;"	d
GIMA_EVENTROUTER_14_IN_SYNCH_Msk	inc/lpc18xx.h	25841;"	d
GIMA_EVENTROUTER_14_IN_SYNCH_Pos	inc/lpc18xx.h	25840;"	d
GIMA_EVENTROUTER_16_IN_EDGE_Msk	inc/lpc18xx.h	25851;"	d
GIMA_EVENTROUTER_16_IN_EDGE_Pos	inc/lpc18xx.h	25850;"	d
GIMA_EVENTROUTER_16_IN_INV_Msk	inc/lpc18xx.h	25849;"	d
GIMA_EVENTROUTER_16_IN_INV_Pos	inc/lpc18xx.h	25848;"	d
GIMA_EVENTROUTER_16_IN_PULSE_Msk	inc/lpc18xx.h	25855;"	d
GIMA_EVENTROUTER_16_IN_PULSE_Pos	inc/lpc18xx.h	25854;"	d
GIMA_EVENTROUTER_16_IN_SELECT_Msk	inc/lpc18xx.h	25857;"	d
GIMA_EVENTROUTER_16_IN_SELECT_Pos	inc/lpc18xx.h	25856;"	d
GIMA_EVENTROUTER_16_IN_SYNCH_Msk	inc/lpc18xx.h	25853;"	d
GIMA_EVENTROUTER_16_IN_SYNCH_Pos	inc/lpc18xx.h	25852;"	d
GIMA_VADC_TRIGGER_IN_EDGE_Msk	inc/lpc18xx.h	25815;"	d
GIMA_VADC_TRIGGER_IN_EDGE_Pos	inc/lpc18xx.h	25814;"	d
GIMA_VADC_TRIGGER_IN_INV_Msk	inc/lpc18xx.h	25813;"	d
GIMA_VADC_TRIGGER_IN_INV_Pos	inc/lpc18xx.h	25812;"	d
GIMA_VADC_TRIGGER_IN_PULSE_Msk	inc/lpc18xx.h	25819;"	d
GIMA_VADC_TRIGGER_IN_PULSE_Pos	inc/lpc18xx.h	25818;"	d
GIMA_VADC_TRIGGER_IN_SELECT_Msk	inc/lpc18xx.h	25821;"	d
GIMA_VADC_TRIGGER_IN_SELECT_Pos	inc/lpc18xx.h	25820;"	d
GIMA_VADC_TRIGGER_IN_SYNCH_Msk	inc/lpc18xx.h	25817;"	d
GIMA_VADC_TRIGGER_IN_SYNCH_Pos	inc/lpc18xx.h	25816;"	d
GINT0_IRQn	inc/lpc18xx.h	/^  GINT0_IRQn                        = 40,   \/*!<  40  GINT0                            *\/$/;"	e	enum:__anon1
GINT1_IRQn	inc/lpc18xx.h	/^  GINT1_IRQn                        = 41,   \/*!<  41  GINT1                            *\/$/;"	e	enum:__anon1
GNU_PATH	Makefile	/^GNU_PATH:=$/;"	m
GNU_PREF	Makefile	/^GNU_PREF:=arm-none-eabi-$/;"	m
GPDMA_C0CONFIG_A_Msk	inc/lpc18xx.h	6146;"	d
GPDMA_C0CONFIG_A_Pos	inc/lpc18xx.h	6145;"	d
GPDMA_C0CONFIG_DESTPERIPHERAL_Msk	inc/lpc18xx.h	6136;"	d
GPDMA_C0CONFIG_DESTPERIPHERAL_Pos	inc/lpc18xx.h	6135;"	d
GPDMA_C0CONFIG_E_Msk	inc/lpc18xx.h	6132;"	d
GPDMA_C0CONFIG_E_Pos	inc/lpc18xx.h	6131;"	d
GPDMA_C0CONFIG_FLOWCNTRL_Msk	inc/lpc18xx.h	6138;"	d
GPDMA_C0CONFIG_FLOWCNTRL_Pos	inc/lpc18xx.h	6137;"	d
GPDMA_C0CONFIG_H_Msk	inc/lpc18xx.h	6148;"	d
GPDMA_C0CONFIG_H_Pos	inc/lpc18xx.h	6147;"	d
GPDMA_C0CONFIG_IE_Msk	inc/lpc18xx.h	6140;"	d
GPDMA_C0CONFIG_IE_Pos	inc/lpc18xx.h	6139;"	d
GPDMA_C0CONFIG_ITC_Msk	inc/lpc18xx.h	6142;"	d
GPDMA_C0CONFIG_ITC_Pos	inc/lpc18xx.h	6141;"	d
GPDMA_C0CONFIG_L_Msk	inc/lpc18xx.h	6144;"	d
GPDMA_C0CONFIG_L_Pos	inc/lpc18xx.h	6143;"	d
GPDMA_C0CONFIG_SRCPERIPHERAL_Msk	inc/lpc18xx.h	6134;"	d
GPDMA_C0CONFIG_SRCPERIPHERAL_Pos	inc/lpc18xx.h	6133;"	d
GPDMA_C0CONTROL_DBSIZE_Msk	inc/lpc18xx.h	6108;"	d
GPDMA_C0CONTROL_DBSIZE_Pos	inc/lpc18xx.h	6107;"	d
GPDMA_C0CONTROL_DI_Msk	inc/lpc18xx.h	6120;"	d
GPDMA_C0CONTROL_DI_Pos	inc/lpc18xx.h	6119;"	d
GPDMA_C0CONTROL_DWIDTH_Msk	inc/lpc18xx.h	6112;"	d
GPDMA_C0CONTROL_DWIDTH_Pos	inc/lpc18xx.h	6111;"	d
GPDMA_C0CONTROL_D_Msk	inc/lpc18xx.h	6116;"	d
GPDMA_C0CONTROL_D_Pos	inc/lpc18xx.h	6115;"	d
GPDMA_C0CONTROL_I_Msk	inc/lpc18xx.h	6128;"	d
GPDMA_C0CONTROL_I_Pos	inc/lpc18xx.h	6127;"	d
GPDMA_C0CONTROL_PROT1_Msk	inc/lpc18xx.h	6122;"	d
GPDMA_C0CONTROL_PROT1_Pos	inc/lpc18xx.h	6121;"	d
GPDMA_C0CONTROL_PROT2_Msk	inc/lpc18xx.h	6124;"	d
GPDMA_C0CONTROL_PROT2_Pos	inc/lpc18xx.h	6123;"	d
GPDMA_C0CONTROL_PROT3_Msk	inc/lpc18xx.h	6126;"	d
GPDMA_C0CONTROL_PROT3_Pos	inc/lpc18xx.h	6125;"	d
GPDMA_C0CONTROL_SBSIZE_Msk	inc/lpc18xx.h	6106;"	d
GPDMA_C0CONTROL_SBSIZE_Pos	inc/lpc18xx.h	6105;"	d
GPDMA_C0CONTROL_SI_Msk	inc/lpc18xx.h	6118;"	d
GPDMA_C0CONTROL_SI_Pos	inc/lpc18xx.h	6117;"	d
GPDMA_C0CONTROL_SWIDTH_Msk	inc/lpc18xx.h	6110;"	d
GPDMA_C0CONTROL_SWIDTH_Pos	inc/lpc18xx.h	6109;"	d
GPDMA_C0CONTROL_S_Msk	inc/lpc18xx.h	6114;"	d
GPDMA_C0CONTROL_S_Pos	inc/lpc18xx.h	6113;"	d
GPDMA_C0CONTROL_TRANSFERSIZE_Msk	inc/lpc18xx.h	6104;"	d
GPDMA_C0CONTROL_TRANSFERSIZE_Pos	inc/lpc18xx.h	6103;"	d
GPDMA_C0DESTADDR_DESTADDR_Msk	inc/lpc18xx.h	6092;"	d
GPDMA_C0DESTADDR_DESTADDR_Pos	inc/lpc18xx.h	6091;"	d
GPDMA_C0LLI_LLI_Msk	inc/lpc18xx.h	6100;"	d
GPDMA_C0LLI_LLI_Pos	inc/lpc18xx.h	6099;"	d
GPDMA_C0LLI_LM_Msk	inc/lpc18xx.h	6096;"	d
GPDMA_C0LLI_LM_Pos	inc/lpc18xx.h	6095;"	d
GPDMA_C0LLI_R_Msk	inc/lpc18xx.h	6098;"	d
GPDMA_C0LLI_R_Pos	inc/lpc18xx.h	6097;"	d
GPDMA_C0SRCADDR_SRCADDR_Msk	inc/lpc18xx.h	6088;"	d
GPDMA_C0SRCADDR_SRCADDR_Pos	inc/lpc18xx.h	6087;"	d
GPDMA_C1CONFIG_A_Msk	inc/lpc18xx.h	6210;"	d
GPDMA_C1CONFIG_A_Pos	inc/lpc18xx.h	6209;"	d
GPDMA_C1CONFIG_DESTPERIPHERAL_Msk	inc/lpc18xx.h	6200;"	d
GPDMA_C1CONFIG_DESTPERIPHERAL_Pos	inc/lpc18xx.h	6199;"	d
GPDMA_C1CONFIG_E_Msk	inc/lpc18xx.h	6196;"	d
GPDMA_C1CONFIG_E_Pos	inc/lpc18xx.h	6195;"	d
GPDMA_C1CONFIG_FLOWCNTRL_Msk	inc/lpc18xx.h	6202;"	d
GPDMA_C1CONFIG_FLOWCNTRL_Pos	inc/lpc18xx.h	6201;"	d
GPDMA_C1CONFIG_H_Msk	inc/lpc18xx.h	6212;"	d
GPDMA_C1CONFIG_H_Pos	inc/lpc18xx.h	6211;"	d
GPDMA_C1CONFIG_IE_Msk	inc/lpc18xx.h	6204;"	d
GPDMA_C1CONFIG_IE_Pos	inc/lpc18xx.h	6203;"	d
GPDMA_C1CONFIG_ITC_Msk	inc/lpc18xx.h	6206;"	d
GPDMA_C1CONFIG_ITC_Pos	inc/lpc18xx.h	6205;"	d
GPDMA_C1CONFIG_L_Msk	inc/lpc18xx.h	6208;"	d
GPDMA_C1CONFIG_L_Pos	inc/lpc18xx.h	6207;"	d
GPDMA_C1CONFIG_SRCPERIPHERAL_Msk	inc/lpc18xx.h	6198;"	d
GPDMA_C1CONFIG_SRCPERIPHERAL_Pos	inc/lpc18xx.h	6197;"	d
GPDMA_C1CONTROL_DBSIZE_Msk	inc/lpc18xx.h	6172;"	d
GPDMA_C1CONTROL_DBSIZE_Pos	inc/lpc18xx.h	6171;"	d
GPDMA_C1CONTROL_DI_Msk	inc/lpc18xx.h	6184;"	d
GPDMA_C1CONTROL_DI_Pos	inc/lpc18xx.h	6183;"	d
GPDMA_C1CONTROL_DWIDTH_Msk	inc/lpc18xx.h	6176;"	d
GPDMA_C1CONTROL_DWIDTH_Pos	inc/lpc18xx.h	6175;"	d
GPDMA_C1CONTROL_D_Msk	inc/lpc18xx.h	6180;"	d
GPDMA_C1CONTROL_D_Pos	inc/lpc18xx.h	6179;"	d
GPDMA_C1CONTROL_I_Msk	inc/lpc18xx.h	6192;"	d
GPDMA_C1CONTROL_I_Pos	inc/lpc18xx.h	6191;"	d
GPDMA_C1CONTROL_PROT1_Msk	inc/lpc18xx.h	6186;"	d
GPDMA_C1CONTROL_PROT1_Pos	inc/lpc18xx.h	6185;"	d
GPDMA_C1CONTROL_PROT2_Msk	inc/lpc18xx.h	6188;"	d
GPDMA_C1CONTROL_PROT2_Pos	inc/lpc18xx.h	6187;"	d
GPDMA_C1CONTROL_PROT3_Msk	inc/lpc18xx.h	6190;"	d
GPDMA_C1CONTROL_PROT3_Pos	inc/lpc18xx.h	6189;"	d
GPDMA_C1CONTROL_SBSIZE_Msk	inc/lpc18xx.h	6170;"	d
GPDMA_C1CONTROL_SBSIZE_Pos	inc/lpc18xx.h	6169;"	d
GPDMA_C1CONTROL_SI_Msk	inc/lpc18xx.h	6182;"	d
GPDMA_C1CONTROL_SI_Pos	inc/lpc18xx.h	6181;"	d
GPDMA_C1CONTROL_SWIDTH_Msk	inc/lpc18xx.h	6174;"	d
GPDMA_C1CONTROL_SWIDTH_Pos	inc/lpc18xx.h	6173;"	d
GPDMA_C1CONTROL_S_Msk	inc/lpc18xx.h	6178;"	d
GPDMA_C1CONTROL_S_Pos	inc/lpc18xx.h	6177;"	d
GPDMA_C1CONTROL_TRANSFERSIZE_Msk	inc/lpc18xx.h	6168;"	d
GPDMA_C1CONTROL_TRANSFERSIZE_Pos	inc/lpc18xx.h	6167;"	d
GPDMA_C1DESTADDR_DESTADDR_Msk	inc/lpc18xx.h	6156;"	d
GPDMA_C1DESTADDR_DESTADDR_Pos	inc/lpc18xx.h	6155;"	d
GPDMA_C1LLI_LLI_Msk	inc/lpc18xx.h	6164;"	d
GPDMA_C1LLI_LLI_Pos	inc/lpc18xx.h	6163;"	d
GPDMA_C1LLI_LM_Msk	inc/lpc18xx.h	6160;"	d
GPDMA_C1LLI_LM_Pos	inc/lpc18xx.h	6159;"	d
GPDMA_C1LLI_R_Msk	inc/lpc18xx.h	6162;"	d
GPDMA_C1LLI_R_Pos	inc/lpc18xx.h	6161;"	d
GPDMA_C1SRCADDR_SRCADDR_Msk	inc/lpc18xx.h	6152;"	d
GPDMA_C1SRCADDR_SRCADDR_Pos	inc/lpc18xx.h	6151;"	d
GPDMA_C2CONFIG_A_Msk	inc/lpc18xx.h	6274;"	d
GPDMA_C2CONFIG_A_Pos	inc/lpc18xx.h	6273;"	d
GPDMA_C2CONFIG_DESTPERIPHERAL_Msk	inc/lpc18xx.h	6264;"	d
GPDMA_C2CONFIG_DESTPERIPHERAL_Pos	inc/lpc18xx.h	6263;"	d
GPDMA_C2CONFIG_E_Msk	inc/lpc18xx.h	6260;"	d
GPDMA_C2CONFIG_E_Pos	inc/lpc18xx.h	6259;"	d
GPDMA_C2CONFIG_FLOWCNTRL_Msk	inc/lpc18xx.h	6266;"	d
GPDMA_C2CONFIG_FLOWCNTRL_Pos	inc/lpc18xx.h	6265;"	d
GPDMA_C2CONFIG_H_Msk	inc/lpc18xx.h	6276;"	d
GPDMA_C2CONFIG_H_Pos	inc/lpc18xx.h	6275;"	d
GPDMA_C2CONFIG_IE_Msk	inc/lpc18xx.h	6268;"	d
GPDMA_C2CONFIG_IE_Pos	inc/lpc18xx.h	6267;"	d
GPDMA_C2CONFIG_ITC_Msk	inc/lpc18xx.h	6270;"	d
GPDMA_C2CONFIG_ITC_Pos	inc/lpc18xx.h	6269;"	d
GPDMA_C2CONFIG_L_Msk	inc/lpc18xx.h	6272;"	d
GPDMA_C2CONFIG_L_Pos	inc/lpc18xx.h	6271;"	d
GPDMA_C2CONFIG_SRCPERIPHERAL_Msk	inc/lpc18xx.h	6262;"	d
GPDMA_C2CONFIG_SRCPERIPHERAL_Pos	inc/lpc18xx.h	6261;"	d
GPDMA_C2CONTROL_DBSIZE_Msk	inc/lpc18xx.h	6236;"	d
GPDMA_C2CONTROL_DBSIZE_Pos	inc/lpc18xx.h	6235;"	d
GPDMA_C2CONTROL_DI_Msk	inc/lpc18xx.h	6248;"	d
GPDMA_C2CONTROL_DI_Pos	inc/lpc18xx.h	6247;"	d
GPDMA_C2CONTROL_DWIDTH_Msk	inc/lpc18xx.h	6240;"	d
GPDMA_C2CONTROL_DWIDTH_Pos	inc/lpc18xx.h	6239;"	d
GPDMA_C2CONTROL_D_Msk	inc/lpc18xx.h	6244;"	d
GPDMA_C2CONTROL_D_Pos	inc/lpc18xx.h	6243;"	d
GPDMA_C2CONTROL_I_Msk	inc/lpc18xx.h	6256;"	d
GPDMA_C2CONTROL_I_Pos	inc/lpc18xx.h	6255;"	d
GPDMA_C2CONTROL_PROT1_Msk	inc/lpc18xx.h	6250;"	d
GPDMA_C2CONTROL_PROT1_Pos	inc/lpc18xx.h	6249;"	d
GPDMA_C2CONTROL_PROT2_Msk	inc/lpc18xx.h	6252;"	d
GPDMA_C2CONTROL_PROT2_Pos	inc/lpc18xx.h	6251;"	d
GPDMA_C2CONTROL_PROT3_Msk	inc/lpc18xx.h	6254;"	d
GPDMA_C2CONTROL_PROT3_Pos	inc/lpc18xx.h	6253;"	d
GPDMA_C2CONTROL_SBSIZE_Msk	inc/lpc18xx.h	6234;"	d
GPDMA_C2CONTROL_SBSIZE_Pos	inc/lpc18xx.h	6233;"	d
GPDMA_C2CONTROL_SI_Msk	inc/lpc18xx.h	6246;"	d
GPDMA_C2CONTROL_SI_Pos	inc/lpc18xx.h	6245;"	d
GPDMA_C2CONTROL_SWIDTH_Msk	inc/lpc18xx.h	6238;"	d
GPDMA_C2CONTROL_SWIDTH_Pos	inc/lpc18xx.h	6237;"	d
GPDMA_C2CONTROL_S_Msk	inc/lpc18xx.h	6242;"	d
GPDMA_C2CONTROL_S_Pos	inc/lpc18xx.h	6241;"	d
GPDMA_C2CONTROL_TRANSFERSIZE_Msk	inc/lpc18xx.h	6232;"	d
GPDMA_C2CONTROL_TRANSFERSIZE_Pos	inc/lpc18xx.h	6231;"	d
GPDMA_C2DESTADDR_DESTADDR_Msk	inc/lpc18xx.h	6220;"	d
GPDMA_C2DESTADDR_DESTADDR_Pos	inc/lpc18xx.h	6219;"	d
GPDMA_C2LLI_LLI_Msk	inc/lpc18xx.h	6228;"	d
GPDMA_C2LLI_LLI_Pos	inc/lpc18xx.h	6227;"	d
GPDMA_C2LLI_LM_Msk	inc/lpc18xx.h	6224;"	d
GPDMA_C2LLI_LM_Pos	inc/lpc18xx.h	6223;"	d
GPDMA_C2LLI_R_Msk	inc/lpc18xx.h	6226;"	d
GPDMA_C2LLI_R_Pos	inc/lpc18xx.h	6225;"	d
GPDMA_C2SRCADDR_SRCADDR_Msk	inc/lpc18xx.h	6216;"	d
GPDMA_C2SRCADDR_SRCADDR_Pos	inc/lpc18xx.h	6215;"	d
GPDMA_C3CONFIG_A_Msk	inc/lpc18xx.h	6338;"	d
GPDMA_C3CONFIG_A_Pos	inc/lpc18xx.h	6337;"	d
GPDMA_C3CONFIG_DESTPERIPHERAL_Msk	inc/lpc18xx.h	6328;"	d
GPDMA_C3CONFIG_DESTPERIPHERAL_Pos	inc/lpc18xx.h	6327;"	d
GPDMA_C3CONFIG_E_Msk	inc/lpc18xx.h	6324;"	d
GPDMA_C3CONFIG_E_Pos	inc/lpc18xx.h	6323;"	d
GPDMA_C3CONFIG_FLOWCNTRL_Msk	inc/lpc18xx.h	6330;"	d
GPDMA_C3CONFIG_FLOWCNTRL_Pos	inc/lpc18xx.h	6329;"	d
GPDMA_C3CONFIG_H_Msk	inc/lpc18xx.h	6340;"	d
GPDMA_C3CONFIG_H_Pos	inc/lpc18xx.h	6339;"	d
GPDMA_C3CONFIG_IE_Msk	inc/lpc18xx.h	6332;"	d
GPDMA_C3CONFIG_IE_Pos	inc/lpc18xx.h	6331;"	d
GPDMA_C3CONFIG_ITC_Msk	inc/lpc18xx.h	6334;"	d
GPDMA_C3CONFIG_ITC_Pos	inc/lpc18xx.h	6333;"	d
GPDMA_C3CONFIG_L_Msk	inc/lpc18xx.h	6336;"	d
GPDMA_C3CONFIG_L_Pos	inc/lpc18xx.h	6335;"	d
GPDMA_C3CONFIG_SRCPERIPHERAL_Msk	inc/lpc18xx.h	6326;"	d
GPDMA_C3CONFIG_SRCPERIPHERAL_Pos	inc/lpc18xx.h	6325;"	d
GPDMA_C3CONTROL_DBSIZE_Msk	inc/lpc18xx.h	6300;"	d
GPDMA_C3CONTROL_DBSIZE_Pos	inc/lpc18xx.h	6299;"	d
GPDMA_C3CONTROL_DI_Msk	inc/lpc18xx.h	6312;"	d
GPDMA_C3CONTROL_DI_Pos	inc/lpc18xx.h	6311;"	d
GPDMA_C3CONTROL_DWIDTH_Msk	inc/lpc18xx.h	6304;"	d
GPDMA_C3CONTROL_DWIDTH_Pos	inc/lpc18xx.h	6303;"	d
GPDMA_C3CONTROL_D_Msk	inc/lpc18xx.h	6308;"	d
GPDMA_C3CONTROL_D_Pos	inc/lpc18xx.h	6307;"	d
GPDMA_C3CONTROL_I_Msk	inc/lpc18xx.h	6320;"	d
GPDMA_C3CONTROL_I_Pos	inc/lpc18xx.h	6319;"	d
GPDMA_C3CONTROL_PROT1_Msk	inc/lpc18xx.h	6314;"	d
GPDMA_C3CONTROL_PROT1_Pos	inc/lpc18xx.h	6313;"	d
GPDMA_C3CONTROL_PROT2_Msk	inc/lpc18xx.h	6316;"	d
GPDMA_C3CONTROL_PROT2_Pos	inc/lpc18xx.h	6315;"	d
GPDMA_C3CONTROL_PROT3_Msk	inc/lpc18xx.h	6318;"	d
GPDMA_C3CONTROL_PROT3_Pos	inc/lpc18xx.h	6317;"	d
GPDMA_C3CONTROL_SBSIZE_Msk	inc/lpc18xx.h	6298;"	d
GPDMA_C3CONTROL_SBSIZE_Pos	inc/lpc18xx.h	6297;"	d
GPDMA_C3CONTROL_SI_Msk	inc/lpc18xx.h	6310;"	d
GPDMA_C3CONTROL_SI_Pos	inc/lpc18xx.h	6309;"	d
GPDMA_C3CONTROL_SWIDTH_Msk	inc/lpc18xx.h	6302;"	d
GPDMA_C3CONTROL_SWIDTH_Pos	inc/lpc18xx.h	6301;"	d
GPDMA_C3CONTROL_S_Msk	inc/lpc18xx.h	6306;"	d
GPDMA_C3CONTROL_S_Pos	inc/lpc18xx.h	6305;"	d
GPDMA_C3CONTROL_TRANSFERSIZE_Msk	inc/lpc18xx.h	6296;"	d
GPDMA_C3CONTROL_TRANSFERSIZE_Pos	inc/lpc18xx.h	6295;"	d
GPDMA_C3DESTADDR_DESTADDR_Msk	inc/lpc18xx.h	6284;"	d
GPDMA_C3DESTADDR_DESTADDR_Pos	inc/lpc18xx.h	6283;"	d
GPDMA_C3LLI_LLI_Msk	inc/lpc18xx.h	6292;"	d
GPDMA_C3LLI_LLI_Pos	inc/lpc18xx.h	6291;"	d
GPDMA_C3LLI_LM_Msk	inc/lpc18xx.h	6288;"	d
GPDMA_C3LLI_LM_Pos	inc/lpc18xx.h	6287;"	d
GPDMA_C3LLI_R_Msk	inc/lpc18xx.h	6290;"	d
GPDMA_C3LLI_R_Pos	inc/lpc18xx.h	6289;"	d
GPDMA_C3SRCADDR_SRCADDR_Msk	inc/lpc18xx.h	6280;"	d
GPDMA_C3SRCADDR_SRCADDR_Pos	inc/lpc18xx.h	6279;"	d
GPDMA_C4CONFIG_A_Msk	inc/lpc18xx.h	6402;"	d
GPDMA_C4CONFIG_A_Pos	inc/lpc18xx.h	6401;"	d
GPDMA_C4CONFIG_DESTPERIPHERAL_Msk	inc/lpc18xx.h	6392;"	d
GPDMA_C4CONFIG_DESTPERIPHERAL_Pos	inc/lpc18xx.h	6391;"	d
GPDMA_C4CONFIG_E_Msk	inc/lpc18xx.h	6388;"	d
GPDMA_C4CONFIG_E_Pos	inc/lpc18xx.h	6387;"	d
GPDMA_C4CONFIG_FLOWCNTRL_Msk	inc/lpc18xx.h	6394;"	d
GPDMA_C4CONFIG_FLOWCNTRL_Pos	inc/lpc18xx.h	6393;"	d
GPDMA_C4CONFIG_H_Msk	inc/lpc18xx.h	6404;"	d
GPDMA_C4CONFIG_H_Pos	inc/lpc18xx.h	6403;"	d
GPDMA_C4CONFIG_IE_Msk	inc/lpc18xx.h	6396;"	d
GPDMA_C4CONFIG_IE_Pos	inc/lpc18xx.h	6395;"	d
GPDMA_C4CONFIG_ITC_Msk	inc/lpc18xx.h	6398;"	d
GPDMA_C4CONFIG_ITC_Pos	inc/lpc18xx.h	6397;"	d
GPDMA_C4CONFIG_L_Msk	inc/lpc18xx.h	6400;"	d
GPDMA_C4CONFIG_L_Pos	inc/lpc18xx.h	6399;"	d
GPDMA_C4CONFIG_SRCPERIPHERAL_Msk	inc/lpc18xx.h	6390;"	d
GPDMA_C4CONFIG_SRCPERIPHERAL_Pos	inc/lpc18xx.h	6389;"	d
GPDMA_C4CONTROL_DBSIZE_Msk	inc/lpc18xx.h	6364;"	d
GPDMA_C4CONTROL_DBSIZE_Pos	inc/lpc18xx.h	6363;"	d
GPDMA_C4CONTROL_DI_Msk	inc/lpc18xx.h	6376;"	d
GPDMA_C4CONTROL_DI_Pos	inc/lpc18xx.h	6375;"	d
GPDMA_C4CONTROL_DWIDTH_Msk	inc/lpc18xx.h	6368;"	d
GPDMA_C4CONTROL_DWIDTH_Pos	inc/lpc18xx.h	6367;"	d
GPDMA_C4CONTROL_D_Msk	inc/lpc18xx.h	6372;"	d
GPDMA_C4CONTROL_D_Pos	inc/lpc18xx.h	6371;"	d
GPDMA_C4CONTROL_I_Msk	inc/lpc18xx.h	6384;"	d
GPDMA_C4CONTROL_I_Pos	inc/lpc18xx.h	6383;"	d
GPDMA_C4CONTROL_PROT1_Msk	inc/lpc18xx.h	6378;"	d
GPDMA_C4CONTROL_PROT1_Pos	inc/lpc18xx.h	6377;"	d
GPDMA_C4CONTROL_PROT2_Msk	inc/lpc18xx.h	6380;"	d
GPDMA_C4CONTROL_PROT2_Pos	inc/lpc18xx.h	6379;"	d
GPDMA_C4CONTROL_PROT3_Msk	inc/lpc18xx.h	6382;"	d
GPDMA_C4CONTROL_PROT3_Pos	inc/lpc18xx.h	6381;"	d
GPDMA_C4CONTROL_SBSIZE_Msk	inc/lpc18xx.h	6362;"	d
GPDMA_C4CONTROL_SBSIZE_Pos	inc/lpc18xx.h	6361;"	d
GPDMA_C4CONTROL_SI_Msk	inc/lpc18xx.h	6374;"	d
GPDMA_C4CONTROL_SI_Pos	inc/lpc18xx.h	6373;"	d
GPDMA_C4CONTROL_SWIDTH_Msk	inc/lpc18xx.h	6366;"	d
GPDMA_C4CONTROL_SWIDTH_Pos	inc/lpc18xx.h	6365;"	d
GPDMA_C4CONTROL_S_Msk	inc/lpc18xx.h	6370;"	d
GPDMA_C4CONTROL_S_Pos	inc/lpc18xx.h	6369;"	d
GPDMA_C4CONTROL_TRANSFERSIZE_Msk	inc/lpc18xx.h	6360;"	d
GPDMA_C4CONTROL_TRANSFERSIZE_Pos	inc/lpc18xx.h	6359;"	d
GPDMA_C4DESTADDR_DESTADDR_Msk	inc/lpc18xx.h	6348;"	d
GPDMA_C4DESTADDR_DESTADDR_Pos	inc/lpc18xx.h	6347;"	d
GPDMA_C4LLI_LLI_Msk	inc/lpc18xx.h	6356;"	d
GPDMA_C4LLI_LLI_Pos	inc/lpc18xx.h	6355;"	d
GPDMA_C4LLI_LM_Msk	inc/lpc18xx.h	6352;"	d
GPDMA_C4LLI_LM_Pos	inc/lpc18xx.h	6351;"	d
GPDMA_C4LLI_R_Msk	inc/lpc18xx.h	6354;"	d
GPDMA_C4LLI_R_Pos	inc/lpc18xx.h	6353;"	d
GPDMA_C4SRCADDR_SRCADDR_Msk	inc/lpc18xx.h	6344;"	d
GPDMA_C4SRCADDR_SRCADDR_Pos	inc/lpc18xx.h	6343;"	d
GPDMA_C5CONFIG_A_Msk	inc/lpc18xx.h	6466;"	d
GPDMA_C5CONFIG_A_Pos	inc/lpc18xx.h	6465;"	d
GPDMA_C5CONFIG_DESTPERIPHERAL_Msk	inc/lpc18xx.h	6456;"	d
GPDMA_C5CONFIG_DESTPERIPHERAL_Pos	inc/lpc18xx.h	6455;"	d
GPDMA_C5CONFIG_E_Msk	inc/lpc18xx.h	6452;"	d
GPDMA_C5CONFIG_E_Pos	inc/lpc18xx.h	6451;"	d
GPDMA_C5CONFIG_FLOWCNTRL_Msk	inc/lpc18xx.h	6458;"	d
GPDMA_C5CONFIG_FLOWCNTRL_Pos	inc/lpc18xx.h	6457;"	d
GPDMA_C5CONFIG_H_Msk	inc/lpc18xx.h	6468;"	d
GPDMA_C5CONFIG_H_Pos	inc/lpc18xx.h	6467;"	d
GPDMA_C5CONFIG_IE_Msk	inc/lpc18xx.h	6460;"	d
GPDMA_C5CONFIG_IE_Pos	inc/lpc18xx.h	6459;"	d
GPDMA_C5CONFIG_ITC_Msk	inc/lpc18xx.h	6462;"	d
GPDMA_C5CONFIG_ITC_Pos	inc/lpc18xx.h	6461;"	d
GPDMA_C5CONFIG_L_Msk	inc/lpc18xx.h	6464;"	d
GPDMA_C5CONFIG_L_Pos	inc/lpc18xx.h	6463;"	d
GPDMA_C5CONFIG_SRCPERIPHERAL_Msk	inc/lpc18xx.h	6454;"	d
GPDMA_C5CONFIG_SRCPERIPHERAL_Pos	inc/lpc18xx.h	6453;"	d
GPDMA_C5CONTROL_DBSIZE_Msk	inc/lpc18xx.h	6428;"	d
GPDMA_C5CONTROL_DBSIZE_Pos	inc/lpc18xx.h	6427;"	d
GPDMA_C5CONTROL_DI_Msk	inc/lpc18xx.h	6440;"	d
GPDMA_C5CONTROL_DI_Pos	inc/lpc18xx.h	6439;"	d
GPDMA_C5CONTROL_DWIDTH_Msk	inc/lpc18xx.h	6432;"	d
GPDMA_C5CONTROL_DWIDTH_Pos	inc/lpc18xx.h	6431;"	d
GPDMA_C5CONTROL_D_Msk	inc/lpc18xx.h	6436;"	d
GPDMA_C5CONTROL_D_Pos	inc/lpc18xx.h	6435;"	d
GPDMA_C5CONTROL_I_Msk	inc/lpc18xx.h	6448;"	d
GPDMA_C5CONTROL_I_Pos	inc/lpc18xx.h	6447;"	d
GPDMA_C5CONTROL_PROT1_Msk	inc/lpc18xx.h	6442;"	d
GPDMA_C5CONTROL_PROT1_Pos	inc/lpc18xx.h	6441;"	d
GPDMA_C5CONTROL_PROT2_Msk	inc/lpc18xx.h	6444;"	d
GPDMA_C5CONTROL_PROT2_Pos	inc/lpc18xx.h	6443;"	d
GPDMA_C5CONTROL_PROT3_Msk	inc/lpc18xx.h	6446;"	d
GPDMA_C5CONTROL_PROT3_Pos	inc/lpc18xx.h	6445;"	d
GPDMA_C5CONTROL_SBSIZE_Msk	inc/lpc18xx.h	6426;"	d
GPDMA_C5CONTROL_SBSIZE_Pos	inc/lpc18xx.h	6425;"	d
GPDMA_C5CONTROL_SI_Msk	inc/lpc18xx.h	6438;"	d
GPDMA_C5CONTROL_SI_Pos	inc/lpc18xx.h	6437;"	d
GPDMA_C5CONTROL_SWIDTH_Msk	inc/lpc18xx.h	6430;"	d
GPDMA_C5CONTROL_SWIDTH_Pos	inc/lpc18xx.h	6429;"	d
GPDMA_C5CONTROL_S_Msk	inc/lpc18xx.h	6434;"	d
GPDMA_C5CONTROL_S_Pos	inc/lpc18xx.h	6433;"	d
GPDMA_C5CONTROL_TRANSFERSIZE_Msk	inc/lpc18xx.h	6424;"	d
GPDMA_C5CONTROL_TRANSFERSIZE_Pos	inc/lpc18xx.h	6423;"	d
GPDMA_C5DESTADDR_DESTADDR_Msk	inc/lpc18xx.h	6412;"	d
GPDMA_C5DESTADDR_DESTADDR_Pos	inc/lpc18xx.h	6411;"	d
GPDMA_C5LLI_LLI_Msk	inc/lpc18xx.h	6420;"	d
GPDMA_C5LLI_LLI_Pos	inc/lpc18xx.h	6419;"	d
GPDMA_C5LLI_LM_Msk	inc/lpc18xx.h	6416;"	d
GPDMA_C5LLI_LM_Pos	inc/lpc18xx.h	6415;"	d
GPDMA_C5LLI_R_Msk	inc/lpc18xx.h	6418;"	d
GPDMA_C5LLI_R_Pos	inc/lpc18xx.h	6417;"	d
GPDMA_C5SRCADDR_SRCADDR_Msk	inc/lpc18xx.h	6408;"	d
GPDMA_C5SRCADDR_SRCADDR_Pos	inc/lpc18xx.h	6407;"	d
GPDMA_C6CONFIG_A_Msk	inc/lpc18xx.h	6530;"	d
GPDMA_C6CONFIG_A_Pos	inc/lpc18xx.h	6529;"	d
GPDMA_C6CONFIG_DESTPERIPHERAL_Msk	inc/lpc18xx.h	6520;"	d
GPDMA_C6CONFIG_DESTPERIPHERAL_Pos	inc/lpc18xx.h	6519;"	d
GPDMA_C6CONFIG_E_Msk	inc/lpc18xx.h	6516;"	d
GPDMA_C6CONFIG_E_Pos	inc/lpc18xx.h	6515;"	d
GPDMA_C6CONFIG_FLOWCNTRL_Msk	inc/lpc18xx.h	6522;"	d
GPDMA_C6CONFIG_FLOWCNTRL_Pos	inc/lpc18xx.h	6521;"	d
GPDMA_C6CONFIG_H_Msk	inc/lpc18xx.h	6532;"	d
GPDMA_C6CONFIG_H_Pos	inc/lpc18xx.h	6531;"	d
GPDMA_C6CONFIG_IE_Msk	inc/lpc18xx.h	6524;"	d
GPDMA_C6CONFIG_IE_Pos	inc/lpc18xx.h	6523;"	d
GPDMA_C6CONFIG_ITC_Msk	inc/lpc18xx.h	6526;"	d
GPDMA_C6CONFIG_ITC_Pos	inc/lpc18xx.h	6525;"	d
GPDMA_C6CONFIG_L_Msk	inc/lpc18xx.h	6528;"	d
GPDMA_C6CONFIG_L_Pos	inc/lpc18xx.h	6527;"	d
GPDMA_C6CONFIG_SRCPERIPHERAL_Msk	inc/lpc18xx.h	6518;"	d
GPDMA_C6CONFIG_SRCPERIPHERAL_Pos	inc/lpc18xx.h	6517;"	d
GPDMA_C6CONTROL_DBSIZE_Msk	inc/lpc18xx.h	6492;"	d
GPDMA_C6CONTROL_DBSIZE_Pos	inc/lpc18xx.h	6491;"	d
GPDMA_C6CONTROL_DI_Msk	inc/lpc18xx.h	6504;"	d
GPDMA_C6CONTROL_DI_Pos	inc/lpc18xx.h	6503;"	d
GPDMA_C6CONTROL_DWIDTH_Msk	inc/lpc18xx.h	6496;"	d
GPDMA_C6CONTROL_DWIDTH_Pos	inc/lpc18xx.h	6495;"	d
GPDMA_C6CONTROL_D_Msk	inc/lpc18xx.h	6500;"	d
GPDMA_C6CONTROL_D_Pos	inc/lpc18xx.h	6499;"	d
GPDMA_C6CONTROL_I_Msk	inc/lpc18xx.h	6512;"	d
GPDMA_C6CONTROL_I_Pos	inc/lpc18xx.h	6511;"	d
GPDMA_C6CONTROL_PROT1_Msk	inc/lpc18xx.h	6506;"	d
GPDMA_C6CONTROL_PROT1_Pos	inc/lpc18xx.h	6505;"	d
GPDMA_C6CONTROL_PROT2_Msk	inc/lpc18xx.h	6508;"	d
GPDMA_C6CONTROL_PROT2_Pos	inc/lpc18xx.h	6507;"	d
GPDMA_C6CONTROL_PROT3_Msk	inc/lpc18xx.h	6510;"	d
GPDMA_C6CONTROL_PROT3_Pos	inc/lpc18xx.h	6509;"	d
GPDMA_C6CONTROL_SBSIZE_Msk	inc/lpc18xx.h	6490;"	d
GPDMA_C6CONTROL_SBSIZE_Pos	inc/lpc18xx.h	6489;"	d
GPDMA_C6CONTROL_SI_Msk	inc/lpc18xx.h	6502;"	d
GPDMA_C6CONTROL_SI_Pos	inc/lpc18xx.h	6501;"	d
GPDMA_C6CONTROL_SWIDTH_Msk	inc/lpc18xx.h	6494;"	d
GPDMA_C6CONTROL_SWIDTH_Pos	inc/lpc18xx.h	6493;"	d
GPDMA_C6CONTROL_S_Msk	inc/lpc18xx.h	6498;"	d
GPDMA_C6CONTROL_S_Pos	inc/lpc18xx.h	6497;"	d
GPDMA_C6CONTROL_TRANSFERSIZE_Msk	inc/lpc18xx.h	6488;"	d
GPDMA_C6CONTROL_TRANSFERSIZE_Pos	inc/lpc18xx.h	6487;"	d
GPDMA_C6DESTADDR_DESTADDR_Msk	inc/lpc18xx.h	6476;"	d
GPDMA_C6DESTADDR_DESTADDR_Pos	inc/lpc18xx.h	6475;"	d
GPDMA_C6LLI_LLI_Msk	inc/lpc18xx.h	6484;"	d
GPDMA_C6LLI_LLI_Pos	inc/lpc18xx.h	6483;"	d
GPDMA_C6LLI_LM_Msk	inc/lpc18xx.h	6480;"	d
GPDMA_C6LLI_LM_Pos	inc/lpc18xx.h	6479;"	d
GPDMA_C6LLI_R_Msk	inc/lpc18xx.h	6482;"	d
GPDMA_C6LLI_R_Pos	inc/lpc18xx.h	6481;"	d
GPDMA_C6SRCADDR_SRCADDR_Msk	inc/lpc18xx.h	6472;"	d
GPDMA_C6SRCADDR_SRCADDR_Pos	inc/lpc18xx.h	6471;"	d
GPDMA_C7CONFIG_A_Msk	inc/lpc18xx.h	6594;"	d
GPDMA_C7CONFIG_A_Pos	inc/lpc18xx.h	6593;"	d
GPDMA_C7CONFIG_DESTPERIPHERAL_Msk	inc/lpc18xx.h	6584;"	d
GPDMA_C7CONFIG_DESTPERIPHERAL_Pos	inc/lpc18xx.h	6583;"	d
GPDMA_C7CONFIG_E_Msk	inc/lpc18xx.h	6580;"	d
GPDMA_C7CONFIG_E_Pos	inc/lpc18xx.h	6579;"	d
GPDMA_C7CONFIG_FLOWCNTRL_Msk	inc/lpc18xx.h	6586;"	d
GPDMA_C7CONFIG_FLOWCNTRL_Pos	inc/lpc18xx.h	6585;"	d
GPDMA_C7CONFIG_H_Msk	inc/lpc18xx.h	6596;"	d
GPDMA_C7CONFIG_H_Pos	inc/lpc18xx.h	6595;"	d
GPDMA_C7CONFIG_IE_Msk	inc/lpc18xx.h	6588;"	d
GPDMA_C7CONFIG_IE_Pos	inc/lpc18xx.h	6587;"	d
GPDMA_C7CONFIG_ITC_Msk	inc/lpc18xx.h	6590;"	d
GPDMA_C7CONFIG_ITC_Pos	inc/lpc18xx.h	6589;"	d
GPDMA_C7CONFIG_L_Msk	inc/lpc18xx.h	6592;"	d
GPDMA_C7CONFIG_L_Pos	inc/lpc18xx.h	6591;"	d
GPDMA_C7CONFIG_SRCPERIPHERAL_Msk	inc/lpc18xx.h	6582;"	d
GPDMA_C7CONFIG_SRCPERIPHERAL_Pos	inc/lpc18xx.h	6581;"	d
GPDMA_C7CONTROL_DBSIZE_Msk	inc/lpc18xx.h	6556;"	d
GPDMA_C7CONTROL_DBSIZE_Pos	inc/lpc18xx.h	6555;"	d
GPDMA_C7CONTROL_DI_Msk	inc/lpc18xx.h	6568;"	d
GPDMA_C7CONTROL_DI_Pos	inc/lpc18xx.h	6567;"	d
GPDMA_C7CONTROL_DWIDTH_Msk	inc/lpc18xx.h	6560;"	d
GPDMA_C7CONTROL_DWIDTH_Pos	inc/lpc18xx.h	6559;"	d
GPDMA_C7CONTROL_D_Msk	inc/lpc18xx.h	6564;"	d
GPDMA_C7CONTROL_D_Pos	inc/lpc18xx.h	6563;"	d
GPDMA_C7CONTROL_I_Msk	inc/lpc18xx.h	6576;"	d
GPDMA_C7CONTROL_I_Pos	inc/lpc18xx.h	6575;"	d
GPDMA_C7CONTROL_PROT1_Msk	inc/lpc18xx.h	6570;"	d
GPDMA_C7CONTROL_PROT1_Pos	inc/lpc18xx.h	6569;"	d
GPDMA_C7CONTROL_PROT2_Msk	inc/lpc18xx.h	6572;"	d
GPDMA_C7CONTROL_PROT2_Pos	inc/lpc18xx.h	6571;"	d
GPDMA_C7CONTROL_PROT3_Msk	inc/lpc18xx.h	6574;"	d
GPDMA_C7CONTROL_PROT3_Pos	inc/lpc18xx.h	6573;"	d
GPDMA_C7CONTROL_SBSIZE_Msk	inc/lpc18xx.h	6554;"	d
GPDMA_C7CONTROL_SBSIZE_Pos	inc/lpc18xx.h	6553;"	d
GPDMA_C7CONTROL_SI_Msk	inc/lpc18xx.h	6566;"	d
GPDMA_C7CONTROL_SI_Pos	inc/lpc18xx.h	6565;"	d
GPDMA_C7CONTROL_SWIDTH_Msk	inc/lpc18xx.h	6558;"	d
GPDMA_C7CONTROL_SWIDTH_Pos	inc/lpc18xx.h	6557;"	d
GPDMA_C7CONTROL_S_Msk	inc/lpc18xx.h	6562;"	d
GPDMA_C7CONTROL_S_Pos	inc/lpc18xx.h	6561;"	d
GPDMA_C7CONTROL_TRANSFERSIZE_Msk	inc/lpc18xx.h	6552;"	d
GPDMA_C7CONTROL_TRANSFERSIZE_Pos	inc/lpc18xx.h	6551;"	d
GPDMA_C7DESTADDR_DESTADDR_Msk	inc/lpc18xx.h	6540;"	d
GPDMA_C7DESTADDR_DESTADDR_Pos	inc/lpc18xx.h	6539;"	d
GPDMA_C7LLI_LLI_Msk	inc/lpc18xx.h	6548;"	d
GPDMA_C7LLI_LLI_Pos	inc/lpc18xx.h	6547;"	d
GPDMA_C7LLI_LM_Msk	inc/lpc18xx.h	6544;"	d
GPDMA_C7LLI_LM_Pos	inc/lpc18xx.h	6543;"	d
GPDMA_C7LLI_R_Msk	inc/lpc18xx.h	6546;"	d
GPDMA_C7LLI_R_Pos	inc/lpc18xx.h	6545;"	d
GPDMA_C7SRCADDR_SRCADDR_Msk	inc/lpc18xx.h	6536;"	d
GPDMA_C7SRCADDR_SRCADDR_Pos	inc/lpc18xx.h	6535;"	d
GPDMA_CONFIG_E_Msk	inc/lpc18xx.h	6046;"	d
GPDMA_CONFIG_E_Pos	inc/lpc18xx.h	6045;"	d
GPDMA_CONFIG_M0_Msk	inc/lpc18xx.h	6048;"	d
GPDMA_CONFIG_M0_Pos	inc/lpc18xx.h	6047;"	d
GPDMA_CONFIG_M1_Msk	inc/lpc18xx.h	6050;"	d
GPDMA_CONFIG_M1_Pos	inc/lpc18xx.h	6049;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS0_Msk	inc/lpc18xx.h	5892;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS0_Pos	inc/lpc18xx.h	5891;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS1_Msk	inc/lpc18xx.h	5894;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS1_Pos	inc/lpc18xx.h	5893;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS2_Msk	inc/lpc18xx.h	5896;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS2_Pos	inc/lpc18xx.h	5895;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS3_Msk	inc/lpc18xx.h	5898;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS3_Pos	inc/lpc18xx.h	5897;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS4_Msk	inc/lpc18xx.h	5900;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS4_Pos	inc/lpc18xx.h	5899;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS5_Msk	inc/lpc18xx.h	5902;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS5_Pos	inc/lpc18xx.h	5901;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS6_Msk	inc/lpc18xx.h	5904;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS6_Pos	inc/lpc18xx.h	5903;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS7_Msk	inc/lpc18xx.h	5906;"	d
GPDMA_ENBLDCHNS_ENABLEDCHANNELS7_Pos	inc/lpc18xx.h	5905;"	d
GPDMA_INTERRCLR_INTERRCLR0_Msk	inc/lpc18xx.h	5838;"	d
GPDMA_INTERRCLR_INTERRCLR0_Pos	inc/lpc18xx.h	5837;"	d
GPDMA_INTERRCLR_INTERRCLR1_Msk	inc/lpc18xx.h	5840;"	d
GPDMA_INTERRCLR_INTERRCLR1_Pos	inc/lpc18xx.h	5839;"	d
GPDMA_INTERRCLR_INTERRCLR2_Msk	inc/lpc18xx.h	5842;"	d
GPDMA_INTERRCLR_INTERRCLR2_Pos	inc/lpc18xx.h	5841;"	d
GPDMA_INTERRCLR_INTERRCLR3_Msk	inc/lpc18xx.h	5844;"	d
GPDMA_INTERRCLR_INTERRCLR3_Pos	inc/lpc18xx.h	5843;"	d
GPDMA_INTERRCLR_INTERRCLR4_Msk	inc/lpc18xx.h	5846;"	d
GPDMA_INTERRCLR_INTERRCLR4_Pos	inc/lpc18xx.h	5845;"	d
GPDMA_INTERRCLR_INTERRCLR5_Msk	inc/lpc18xx.h	5848;"	d
GPDMA_INTERRCLR_INTERRCLR5_Pos	inc/lpc18xx.h	5847;"	d
GPDMA_INTERRCLR_INTERRCLR6_Msk	inc/lpc18xx.h	5850;"	d
GPDMA_INTERRCLR_INTERRCLR6_Pos	inc/lpc18xx.h	5849;"	d
GPDMA_INTERRCLR_INTERRCLR7_Msk	inc/lpc18xx.h	5852;"	d
GPDMA_INTERRCLR_INTERRCLR7_Pos	inc/lpc18xx.h	5851;"	d
GPDMA_INTERRSTAT_INTERRSTAT0_Msk	inc/lpc18xx.h	5820;"	d
GPDMA_INTERRSTAT_INTERRSTAT0_Pos	inc/lpc18xx.h	5819;"	d
GPDMA_INTERRSTAT_INTERRSTAT1_Msk	inc/lpc18xx.h	5822;"	d
GPDMA_INTERRSTAT_INTERRSTAT1_Pos	inc/lpc18xx.h	5821;"	d
GPDMA_INTERRSTAT_INTERRSTAT2_Msk	inc/lpc18xx.h	5824;"	d
GPDMA_INTERRSTAT_INTERRSTAT2_Pos	inc/lpc18xx.h	5823;"	d
GPDMA_INTERRSTAT_INTERRSTAT3_Msk	inc/lpc18xx.h	5826;"	d
GPDMA_INTERRSTAT_INTERRSTAT3_Pos	inc/lpc18xx.h	5825;"	d
GPDMA_INTERRSTAT_INTERRSTAT4_Msk	inc/lpc18xx.h	5828;"	d
GPDMA_INTERRSTAT_INTERRSTAT4_Pos	inc/lpc18xx.h	5827;"	d
GPDMA_INTERRSTAT_INTERRSTAT5_Msk	inc/lpc18xx.h	5830;"	d
GPDMA_INTERRSTAT_INTERRSTAT5_Pos	inc/lpc18xx.h	5829;"	d
GPDMA_INTERRSTAT_INTERRSTAT6_Msk	inc/lpc18xx.h	5832;"	d
GPDMA_INTERRSTAT_INTERRSTAT6_Pos	inc/lpc18xx.h	5831;"	d
GPDMA_INTERRSTAT_INTERRSTAT7_Msk	inc/lpc18xx.h	5834;"	d
GPDMA_INTERRSTAT_INTERRSTAT7_Pos	inc/lpc18xx.h	5833;"	d
GPDMA_INTSTAT_INTSTAT0_Msk	inc/lpc18xx.h	5766;"	d
GPDMA_INTSTAT_INTSTAT0_Pos	inc/lpc18xx.h	5765;"	d
GPDMA_INTSTAT_INTSTAT1_Msk	inc/lpc18xx.h	5768;"	d
GPDMA_INTSTAT_INTSTAT1_Pos	inc/lpc18xx.h	5767;"	d
GPDMA_INTSTAT_INTSTAT2_Msk	inc/lpc18xx.h	5770;"	d
GPDMA_INTSTAT_INTSTAT2_Pos	inc/lpc18xx.h	5769;"	d
GPDMA_INTSTAT_INTSTAT3_Msk	inc/lpc18xx.h	5772;"	d
GPDMA_INTSTAT_INTSTAT3_Pos	inc/lpc18xx.h	5771;"	d
GPDMA_INTSTAT_INTSTAT4_Msk	inc/lpc18xx.h	5774;"	d
GPDMA_INTSTAT_INTSTAT4_Pos	inc/lpc18xx.h	5773;"	d
GPDMA_INTSTAT_INTSTAT5_Msk	inc/lpc18xx.h	5776;"	d
GPDMA_INTSTAT_INTSTAT5_Pos	inc/lpc18xx.h	5775;"	d
GPDMA_INTSTAT_INTSTAT6_Msk	inc/lpc18xx.h	5778;"	d
GPDMA_INTSTAT_INTSTAT6_Pos	inc/lpc18xx.h	5777;"	d
GPDMA_INTSTAT_INTSTAT7_Msk	inc/lpc18xx.h	5780;"	d
GPDMA_INTSTAT_INTSTAT7_Pos	inc/lpc18xx.h	5779;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR0_Msk	inc/lpc18xx.h	5802;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR0_Pos	inc/lpc18xx.h	5801;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR1_Msk	inc/lpc18xx.h	5804;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR1_Pos	inc/lpc18xx.h	5803;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR2_Msk	inc/lpc18xx.h	5806;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR2_Pos	inc/lpc18xx.h	5805;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR3_Msk	inc/lpc18xx.h	5808;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR3_Pos	inc/lpc18xx.h	5807;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR4_Msk	inc/lpc18xx.h	5810;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR4_Pos	inc/lpc18xx.h	5809;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR5_Msk	inc/lpc18xx.h	5812;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR5_Pos	inc/lpc18xx.h	5811;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR6_Msk	inc/lpc18xx.h	5814;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR6_Pos	inc/lpc18xx.h	5813;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR7_Msk	inc/lpc18xx.h	5816;"	d
GPDMA_INTTCCLEAR_INTTCCLEAR7_Pos	inc/lpc18xx.h	5815;"	d
GPDMA_INTTCSTAT_INTTCSTAT0_Msk	inc/lpc18xx.h	5784;"	d
GPDMA_INTTCSTAT_INTTCSTAT0_Pos	inc/lpc18xx.h	5783;"	d
GPDMA_INTTCSTAT_INTTCSTAT1_Msk	inc/lpc18xx.h	5786;"	d
GPDMA_INTTCSTAT_INTTCSTAT1_Pos	inc/lpc18xx.h	5785;"	d
GPDMA_INTTCSTAT_INTTCSTAT2_Msk	inc/lpc18xx.h	5788;"	d
GPDMA_INTTCSTAT_INTTCSTAT2_Pos	inc/lpc18xx.h	5787;"	d
GPDMA_INTTCSTAT_INTTCSTAT3_Msk	inc/lpc18xx.h	5790;"	d
GPDMA_INTTCSTAT_INTTCSTAT3_Pos	inc/lpc18xx.h	5789;"	d
GPDMA_INTTCSTAT_INTTCSTAT4_Msk	inc/lpc18xx.h	5792;"	d
GPDMA_INTTCSTAT_INTTCSTAT4_Pos	inc/lpc18xx.h	5791;"	d
GPDMA_INTTCSTAT_INTTCSTAT5_Msk	inc/lpc18xx.h	5794;"	d
GPDMA_INTTCSTAT_INTTCSTAT5_Pos	inc/lpc18xx.h	5793;"	d
GPDMA_INTTCSTAT_INTTCSTAT6_Msk	inc/lpc18xx.h	5796;"	d
GPDMA_INTTCSTAT_INTTCSTAT6_Pos	inc/lpc18xx.h	5795;"	d
GPDMA_INTTCSTAT_INTTCSTAT7_Msk	inc/lpc18xx.h	5798;"	d
GPDMA_INTTCSTAT_INTTCSTAT7_Pos	inc/lpc18xx.h	5797;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT0_Msk	inc/lpc18xx.h	5874;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT0_Pos	inc/lpc18xx.h	5873;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT1_Msk	inc/lpc18xx.h	5876;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT1_Pos	inc/lpc18xx.h	5875;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT2_Msk	inc/lpc18xx.h	5878;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT2_Pos	inc/lpc18xx.h	5877;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT3_Msk	inc/lpc18xx.h	5880;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT3_Pos	inc/lpc18xx.h	5879;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT4_Msk	inc/lpc18xx.h	5882;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT4_Pos	inc/lpc18xx.h	5881;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT5_Msk	inc/lpc18xx.h	5884;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT5_Pos	inc/lpc18xx.h	5883;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT6_Msk	inc/lpc18xx.h	5886;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT6_Pos	inc/lpc18xx.h	5885;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT7_Msk	inc/lpc18xx.h	5888;"	d
GPDMA_RAWINTERRSTAT_RAWINTERRSTAT7_Pos	inc/lpc18xx.h	5887;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT0_Msk	inc/lpc18xx.h	5856;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT0_Pos	inc/lpc18xx.h	5855;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT1_Msk	inc/lpc18xx.h	5858;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT1_Pos	inc/lpc18xx.h	5857;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT2_Msk	inc/lpc18xx.h	5860;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT2_Pos	inc/lpc18xx.h	5859;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT3_Msk	inc/lpc18xx.h	5862;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT3_Pos	inc/lpc18xx.h	5861;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT4_Msk	inc/lpc18xx.h	5864;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT4_Pos	inc/lpc18xx.h	5863;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT5_Msk	inc/lpc18xx.h	5866;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT5_Pos	inc/lpc18xx.h	5865;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT6_Msk	inc/lpc18xx.h	5868;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT6_Pos	inc/lpc18xx.h	5867;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT7_Msk	inc/lpc18xx.h	5870;"	d
GPDMA_RAWINTTCSTAT_RAWINTTCSTAT7_Pos	inc/lpc18xx.h	5869;"	d
GPDMA_SOFTBREQ_SOFTBREQ0_Msk	inc/lpc18xx.h	5910;"	d
GPDMA_SOFTBREQ_SOFTBREQ0_Pos	inc/lpc18xx.h	5909;"	d
GPDMA_SOFTBREQ_SOFTBREQ10_Msk	inc/lpc18xx.h	5930;"	d
GPDMA_SOFTBREQ_SOFTBREQ10_Pos	inc/lpc18xx.h	5929;"	d
GPDMA_SOFTBREQ_SOFTBREQ11_Msk	inc/lpc18xx.h	5932;"	d
GPDMA_SOFTBREQ_SOFTBREQ11_Pos	inc/lpc18xx.h	5931;"	d
GPDMA_SOFTBREQ_SOFTBREQ12_Msk	inc/lpc18xx.h	5934;"	d
GPDMA_SOFTBREQ_SOFTBREQ12_Pos	inc/lpc18xx.h	5933;"	d
GPDMA_SOFTBREQ_SOFTBREQ13_Msk	inc/lpc18xx.h	5936;"	d
GPDMA_SOFTBREQ_SOFTBREQ13_Pos	inc/lpc18xx.h	5935;"	d
GPDMA_SOFTBREQ_SOFTBREQ14_Msk	inc/lpc18xx.h	5938;"	d
GPDMA_SOFTBREQ_SOFTBREQ14_Pos	inc/lpc18xx.h	5937;"	d
GPDMA_SOFTBREQ_SOFTBREQ15_Msk	inc/lpc18xx.h	5940;"	d
GPDMA_SOFTBREQ_SOFTBREQ15_Pos	inc/lpc18xx.h	5939;"	d
GPDMA_SOFTBREQ_SOFTBREQ1_Msk	inc/lpc18xx.h	5912;"	d
GPDMA_SOFTBREQ_SOFTBREQ1_Pos	inc/lpc18xx.h	5911;"	d
GPDMA_SOFTBREQ_SOFTBREQ2_Msk	inc/lpc18xx.h	5914;"	d
GPDMA_SOFTBREQ_SOFTBREQ2_Pos	inc/lpc18xx.h	5913;"	d
GPDMA_SOFTBREQ_SOFTBREQ3_Msk	inc/lpc18xx.h	5916;"	d
GPDMA_SOFTBREQ_SOFTBREQ3_Pos	inc/lpc18xx.h	5915;"	d
GPDMA_SOFTBREQ_SOFTBREQ4_Msk	inc/lpc18xx.h	5918;"	d
GPDMA_SOFTBREQ_SOFTBREQ4_Pos	inc/lpc18xx.h	5917;"	d
GPDMA_SOFTBREQ_SOFTBREQ5_Msk	inc/lpc18xx.h	5920;"	d
GPDMA_SOFTBREQ_SOFTBREQ5_Pos	inc/lpc18xx.h	5919;"	d
GPDMA_SOFTBREQ_SOFTBREQ6_Msk	inc/lpc18xx.h	5922;"	d
GPDMA_SOFTBREQ_SOFTBREQ6_Pos	inc/lpc18xx.h	5921;"	d
GPDMA_SOFTBREQ_SOFTBREQ7_Msk	inc/lpc18xx.h	5924;"	d
GPDMA_SOFTBREQ_SOFTBREQ7_Pos	inc/lpc18xx.h	5923;"	d
GPDMA_SOFTBREQ_SOFTBREQ8_Msk	inc/lpc18xx.h	5926;"	d
GPDMA_SOFTBREQ_SOFTBREQ8_Pos	inc/lpc18xx.h	5925;"	d
GPDMA_SOFTBREQ_SOFTBREQ9_Msk	inc/lpc18xx.h	5928;"	d
GPDMA_SOFTBREQ_SOFTBREQ9_Pos	inc/lpc18xx.h	5927;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ0_Msk	inc/lpc18xx.h	5978;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ0_Pos	inc/lpc18xx.h	5977;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ10_Msk	inc/lpc18xx.h	5998;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ10_Pos	inc/lpc18xx.h	5997;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ11_Msk	inc/lpc18xx.h	6000;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ11_Pos	inc/lpc18xx.h	5999;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ12_Msk	inc/lpc18xx.h	6002;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ12_Pos	inc/lpc18xx.h	6001;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ13_Msk	inc/lpc18xx.h	6004;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ13_Pos	inc/lpc18xx.h	6003;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ14_Msk	inc/lpc18xx.h	6006;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ14_Pos	inc/lpc18xx.h	6005;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ15_Msk	inc/lpc18xx.h	6008;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ15_Pos	inc/lpc18xx.h	6007;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ1_Msk	inc/lpc18xx.h	5980;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ1_Pos	inc/lpc18xx.h	5979;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ2_Msk	inc/lpc18xx.h	5982;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ2_Pos	inc/lpc18xx.h	5981;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ3_Msk	inc/lpc18xx.h	5984;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ3_Pos	inc/lpc18xx.h	5983;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ4_Msk	inc/lpc18xx.h	5986;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ4_Pos	inc/lpc18xx.h	5985;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ5_Msk	inc/lpc18xx.h	5988;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ5_Pos	inc/lpc18xx.h	5987;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ6_Msk	inc/lpc18xx.h	5990;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ6_Pos	inc/lpc18xx.h	5989;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ7_Msk	inc/lpc18xx.h	5992;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ7_Pos	inc/lpc18xx.h	5991;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ8_Msk	inc/lpc18xx.h	5994;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ8_Pos	inc/lpc18xx.h	5993;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ9_Msk	inc/lpc18xx.h	5996;"	d
GPDMA_SOFTLBREQ_SOFTLBREQ9_Pos	inc/lpc18xx.h	5995;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ0_Msk	inc/lpc18xx.h	6012;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ0_Pos	inc/lpc18xx.h	6011;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ10_Msk	inc/lpc18xx.h	6032;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ10_Pos	inc/lpc18xx.h	6031;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ11_Msk	inc/lpc18xx.h	6034;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ11_Pos	inc/lpc18xx.h	6033;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ12_Msk	inc/lpc18xx.h	6036;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ12_Pos	inc/lpc18xx.h	6035;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ13_Msk	inc/lpc18xx.h	6038;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ13_Pos	inc/lpc18xx.h	6037;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ14_Msk	inc/lpc18xx.h	6040;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ14_Pos	inc/lpc18xx.h	6039;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ15_Msk	inc/lpc18xx.h	6042;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ15_Pos	inc/lpc18xx.h	6041;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ1_Msk	inc/lpc18xx.h	6014;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ1_Pos	inc/lpc18xx.h	6013;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ2_Msk	inc/lpc18xx.h	6016;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ2_Pos	inc/lpc18xx.h	6015;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ3_Msk	inc/lpc18xx.h	6018;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ3_Pos	inc/lpc18xx.h	6017;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ4_Msk	inc/lpc18xx.h	6020;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ4_Pos	inc/lpc18xx.h	6019;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ5_Msk	inc/lpc18xx.h	6022;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ5_Pos	inc/lpc18xx.h	6021;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ6_Msk	inc/lpc18xx.h	6024;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ6_Pos	inc/lpc18xx.h	6023;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ7_Msk	inc/lpc18xx.h	6026;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ7_Pos	inc/lpc18xx.h	6025;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ8_Msk	inc/lpc18xx.h	6028;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ8_Pos	inc/lpc18xx.h	6027;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ9_Msk	inc/lpc18xx.h	6030;"	d
GPDMA_SOFTLSREQ_SOFTLSREQ9_Pos	inc/lpc18xx.h	6029;"	d
GPDMA_SOFTSREQ_SOFTSREQ0_Msk	inc/lpc18xx.h	5944;"	d
GPDMA_SOFTSREQ_SOFTSREQ0_Pos	inc/lpc18xx.h	5943;"	d
GPDMA_SOFTSREQ_SOFTSREQ10_Msk	inc/lpc18xx.h	5964;"	d
GPDMA_SOFTSREQ_SOFTSREQ10_Pos	inc/lpc18xx.h	5963;"	d
GPDMA_SOFTSREQ_SOFTSREQ11_Msk	inc/lpc18xx.h	5966;"	d
GPDMA_SOFTSREQ_SOFTSREQ11_Pos	inc/lpc18xx.h	5965;"	d
GPDMA_SOFTSREQ_SOFTSREQ12_Msk	inc/lpc18xx.h	5968;"	d
GPDMA_SOFTSREQ_SOFTSREQ12_Pos	inc/lpc18xx.h	5967;"	d
GPDMA_SOFTSREQ_SOFTSREQ13_Msk	inc/lpc18xx.h	5970;"	d
GPDMA_SOFTSREQ_SOFTSREQ13_Pos	inc/lpc18xx.h	5969;"	d
GPDMA_SOFTSREQ_SOFTSREQ14_Msk	inc/lpc18xx.h	5972;"	d
GPDMA_SOFTSREQ_SOFTSREQ14_Pos	inc/lpc18xx.h	5971;"	d
GPDMA_SOFTSREQ_SOFTSREQ15_Msk	inc/lpc18xx.h	5974;"	d
GPDMA_SOFTSREQ_SOFTSREQ15_Pos	inc/lpc18xx.h	5973;"	d
GPDMA_SOFTSREQ_SOFTSREQ1_Msk	inc/lpc18xx.h	5946;"	d
GPDMA_SOFTSREQ_SOFTSREQ1_Pos	inc/lpc18xx.h	5945;"	d
GPDMA_SOFTSREQ_SOFTSREQ2_Msk	inc/lpc18xx.h	5948;"	d
GPDMA_SOFTSREQ_SOFTSREQ2_Pos	inc/lpc18xx.h	5947;"	d
GPDMA_SOFTSREQ_SOFTSREQ3_Msk	inc/lpc18xx.h	5950;"	d
GPDMA_SOFTSREQ_SOFTSREQ3_Pos	inc/lpc18xx.h	5949;"	d
GPDMA_SOFTSREQ_SOFTSREQ4_Msk	inc/lpc18xx.h	5952;"	d
GPDMA_SOFTSREQ_SOFTSREQ4_Pos	inc/lpc18xx.h	5951;"	d
GPDMA_SOFTSREQ_SOFTSREQ5_Msk	inc/lpc18xx.h	5954;"	d
GPDMA_SOFTSREQ_SOFTSREQ5_Pos	inc/lpc18xx.h	5953;"	d
GPDMA_SOFTSREQ_SOFTSREQ6_Msk	inc/lpc18xx.h	5956;"	d
GPDMA_SOFTSREQ_SOFTSREQ6_Pos	inc/lpc18xx.h	5955;"	d
GPDMA_SOFTSREQ_SOFTSREQ7_Msk	inc/lpc18xx.h	5958;"	d
GPDMA_SOFTSREQ_SOFTSREQ7_Pos	inc/lpc18xx.h	5957;"	d
GPDMA_SOFTSREQ_SOFTSREQ8_Msk	inc/lpc18xx.h	5960;"	d
GPDMA_SOFTSREQ_SOFTSREQ8_Pos	inc/lpc18xx.h	5959;"	d
GPDMA_SOFTSREQ_SOFTSREQ9_Msk	inc/lpc18xx.h	5962;"	d
GPDMA_SOFTSREQ_SOFTSREQ9_Pos	inc/lpc18xx.h	5961;"	d
GPDMA_SYNC_DMACSYNC0_Msk	inc/lpc18xx.h	6054;"	d
GPDMA_SYNC_DMACSYNC0_Pos	inc/lpc18xx.h	6053;"	d
GPDMA_SYNC_DMACSYNC10_Msk	inc/lpc18xx.h	6074;"	d
GPDMA_SYNC_DMACSYNC10_Pos	inc/lpc18xx.h	6073;"	d
GPDMA_SYNC_DMACSYNC11_Msk	inc/lpc18xx.h	6076;"	d
GPDMA_SYNC_DMACSYNC11_Pos	inc/lpc18xx.h	6075;"	d
GPDMA_SYNC_DMACSYNC12_Msk	inc/lpc18xx.h	6078;"	d
GPDMA_SYNC_DMACSYNC12_Pos	inc/lpc18xx.h	6077;"	d
GPDMA_SYNC_DMACSYNC13_Msk	inc/lpc18xx.h	6080;"	d
GPDMA_SYNC_DMACSYNC13_Pos	inc/lpc18xx.h	6079;"	d
GPDMA_SYNC_DMACSYNC14_Msk	inc/lpc18xx.h	6082;"	d
GPDMA_SYNC_DMACSYNC14_Pos	inc/lpc18xx.h	6081;"	d
GPDMA_SYNC_DMACSYNC15_Msk	inc/lpc18xx.h	6084;"	d
GPDMA_SYNC_DMACSYNC15_Pos	inc/lpc18xx.h	6083;"	d
GPDMA_SYNC_DMACSYNC1_Msk	inc/lpc18xx.h	6056;"	d
GPDMA_SYNC_DMACSYNC1_Pos	inc/lpc18xx.h	6055;"	d
GPDMA_SYNC_DMACSYNC2_Msk	inc/lpc18xx.h	6058;"	d
GPDMA_SYNC_DMACSYNC2_Pos	inc/lpc18xx.h	6057;"	d
GPDMA_SYNC_DMACSYNC3_Msk	inc/lpc18xx.h	6060;"	d
GPDMA_SYNC_DMACSYNC3_Pos	inc/lpc18xx.h	6059;"	d
GPDMA_SYNC_DMACSYNC4_Msk	inc/lpc18xx.h	6062;"	d
GPDMA_SYNC_DMACSYNC4_Pos	inc/lpc18xx.h	6061;"	d
GPDMA_SYNC_DMACSYNC5_Msk	inc/lpc18xx.h	6064;"	d
GPDMA_SYNC_DMACSYNC5_Pos	inc/lpc18xx.h	6063;"	d
GPDMA_SYNC_DMACSYNC6_Msk	inc/lpc18xx.h	6066;"	d
GPDMA_SYNC_DMACSYNC6_Pos	inc/lpc18xx.h	6065;"	d
GPDMA_SYNC_DMACSYNC7_Msk	inc/lpc18xx.h	6068;"	d
GPDMA_SYNC_DMACSYNC7_Pos	inc/lpc18xx.h	6067;"	d
GPDMA_SYNC_DMACSYNC8_Msk	inc/lpc18xx.h	6070;"	d
GPDMA_SYNC_DMACSYNC8_Pos	inc/lpc18xx.h	6069;"	d
GPDMA_SYNC_DMACSYNC9_Msk	inc/lpc18xx.h	6072;"	d
GPDMA_SYNC_DMACSYNC9_Pos	inc/lpc18xx.h	6071;"	d
GPIO	inc/lpc18xx.h	/^  __IO uint32_t GPIO;                       \/*!< (@ 0x40004058) General Purpose Input\/Output Register *\/$/;"	m	struct:__anon25
GPIO_ClearInt	src/lpc18xx_gpio.c	/^void GPIO_ClearInt(uint8_t portNum, uint32_t bitValue)$/;"	f
GPIO_ClearValue	src/lpc18xx_gpio.c	/^void GPIO_ClearValue(uint8_t portNum, uint32_t bitValue)$/;"	f
GPIO_GROUP_INT1_CTRL_COMB_Msk	inc/lpc18xx.h	22735;"	d
GPIO_GROUP_INT1_CTRL_COMB_Pos	inc/lpc18xx.h	22734;"	d
GPIO_GROUP_INT1_CTRL_INT_Msk	inc/lpc18xx.h	22733;"	d
GPIO_GROUP_INT1_CTRL_INT_Pos	inc/lpc18xx.h	22732;"	d
GPIO_GROUP_INT1_CTRL_TRIG_Msk	inc/lpc18xx.h	22737;"	d
GPIO_GROUP_INT1_CTRL_TRIG_Pos	inc/lpc18xx.h	22736;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_0_Msk	inc/lpc18xx.h	23269;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_0_Pos	inc/lpc18xx.h	23268;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_10_Msk	inc/lpc18xx.h	23289;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_10_Pos	inc/lpc18xx.h	23288;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_11_Msk	inc/lpc18xx.h	23291;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_11_Pos	inc/lpc18xx.h	23290;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_12_Msk	inc/lpc18xx.h	23293;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_12_Pos	inc/lpc18xx.h	23292;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_13_Msk	inc/lpc18xx.h	23295;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_13_Pos	inc/lpc18xx.h	23294;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_14_Msk	inc/lpc18xx.h	23297;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_14_Pos	inc/lpc18xx.h	23296;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_15_Msk	inc/lpc18xx.h	23299;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_15_Pos	inc/lpc18xx.h	23298;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_16_Msk	inc/lpc18xx.h	23301;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_16_Pos	inc/lpc18xx.h	23300;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_17_Msk	inc/lpc18xx.h	23303;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_17_Pos	inc/lpc18xx.h	23302;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_18_Msk	inc/lpc18xx.h	23305;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_18_Pos	inc/lpc18xx.h	23304;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_19_Msk	inc/lpc18xx.h	23307;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_19_Pos	inc/lpc18xx.h	23306;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_1_Msk	inc/lpc18xx.h	23271;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_1_Pos	inc/lpc18xx.h	23270;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_20_Msk	inc/lpc18xx.h	23309;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_20_Pos	inc/lpc18xx.h	23308;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_21_Msk	inc/lpc18xx.h	23311;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_21_Pos	inc/lpc18xx.h	23310;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_22_Msk	inc/lpc18xx.h	23313;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_22_Pos	inc/lpc18xx.h	23312;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_23_Msk	inc/lpc18xx.h	23315;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_23_Pos	inc/lpc18xx.h	23314;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_24_Msk	inc/lpc18xx.h	23317;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_24_Pos	inc/lpc18xx.h	23316;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_25_Msk	inc/lpc18xx.h	23319;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_25_Pos	inc/lpc18xx.h	23318;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_26_Msk	inc/lpc18xx.h	23321;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_26_Pos	inc/lpc18xx.h	23320;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_27_Msk	inc/lpc18xx.h	23323;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_27_Pos	inc/lpc18xx.h	23322;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_28_Msk	inc/lpc18xx.h	23325;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_28_Pos	inc/lpc18xx.h	23324;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_29_Msk	inc/lpc18xx.h	23327;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_29_Pos	inc/lpc18xx.h	23326;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_2_Msk	inc/lpc18xx.h	23273;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_2_Pos	inc/lpc18xx.h	23272;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_30_Msk	inc/lpc18xx.h	23329;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_30_Pos	inc/lpc18xx.h	23328;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_31_Msk	inc/lpc18xx.h	23331;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_31_Pos	inc/lpc18xx.h	23330;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_3_Msk	inc/lpc18xx.h	23275;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_3_Pos	inc/lpc18xx.h	23274;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_4_Msk	inc/lpc18xx.h	23277;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_4_Pos	inc/lpc18xx.h	23276;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_5_Msk	inc/lpc18xx.h	23279;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_5_Pos	inc/lpc18xx.h	23278;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_6_Msk	inc/lpc18xx.h	23281;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_6_Pos	inc/lpc18xx.h	23280;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_7_Msk	inc/lpc18xx.h	23283;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_7_Pos	inc/lpc18xx.h	23282;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_8_Msk	inc/lpc18xx.h	23285;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_8_Pos	inc/lpc18xx.h	23284;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_9_Msk	inc/lpc18xx.h	23287;"	d
GPIO_GROUP_INT1_PORT_ENA0_ENA_9_Pos	inc/lpc18xx.h	23286;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_0_Msk	inc/lpc18xx.h	23335;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_0_Pos	inc/lpc18xx.h	23334;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_10_Msk	inc/lpc18xx.h	23355;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_10_Pos	inc/lpc18xx.h	23354;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_11_Msk	inc/lpc18xx.h	23357;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_11_Pos	inc/lpc18xx.h	23356;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_12_Msk	inc/lpc18xx.h	23359;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_12_Pos	inc/lpc18xx.h	23358;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_13_Msk	inc/lpc18xx.h	23361;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_13_Pos	inc/lpc18xx.h	23360;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_14_Msk	inc/lpc18xx.h	23363;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_14_Pos	inc/lpc18xx.h	23362;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_15_Msk	inc/lpc18xx.h	23365;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_15_Pos	inc/lpc18xx.h	23364;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_16_Msk	inc/lpc18xx.h	23367;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_16_Pos	inc/lpc18xx.h	23366;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_17_Msk	inc/lpc18xx.h	23369;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_17_Pos	inc/lpc18xx.h	23368;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_18_Msk	inc/lpc18xx.h	23371;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_18_Pos	inc/lpc18xx.h	23370;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_19_Msk	inc/lpc18xx.h	23373;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_19_Pos	inc/lpc18xx.h	23372;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_1_Msk	inc/lpc18xx.h	23337;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_1_Pos	inc/lpc18xx.h	23336;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_20_Msk	inc/lpc18xx.h	23375;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_20_Pos	inc/lpc18xx.h	23374;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_21_Msk	inc/lpc18xx.h	23377;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_21_Pos	inc/lpc18xx.h	23376;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_22_Msk	inc/lpc18xx.h	23379;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_22_Pos	inc/lpc18xx.h	23378;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_23_Msk	inc/lpc18xx.h	23381;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_23_Pos	inc/lpc18xx.h	23380;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_24_Msk	inc/lpc18xx.h	23383;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_24_Pos	inc/lpc18xx.h	23382;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_25_Msk	inc/lpc18xx.h	23385;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_25_Pos	inc/lpc18xx.h	23384;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_26_Msk	inc/lpc18xx.h	23387;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_26_Pos	inc/lpc18xx.h	23386;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_27_Msk	inc/lpc18xx.h	23389;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_27_Pos	inc/lpc18xx.h	23388;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_28_Msk	inc/lpc18xx.h	23391;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_28_Pos	inc/lpc18xx.h	23390;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_29_Msk	inc/lpc18xx.h	23393;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_29_Pos	inc/lpc18xx.h	23392;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_2_Msk	inc/lpc18xx.h	23339;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_2_Pos	inc/lpc18xx.h	23338;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_30_Msk	inc/lpc18xx.h	23395;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_30_Pos	inc/lpc18xx.h	23394;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_31_Msk	inc/lpc18xx.h	23397;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_31_Pos	inc/lpc18xx.h	23396;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_3_Msk	inc/lpc18xx.h	23341;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_3_Pos	inc/lpc18xx.h	23340;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_4_Msk	inc/lpc18xx.h	23343;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_4_Pos	inc/lpc18xx.h	23342;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_5_Msk	inc/lpc18xx.h	23345;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_5_Pos	inc/lpc18xx.h	23344;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_6_Msk	inc/lpc18xx.h	23347;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_6_Pos	inc/lpc18xx.h	23346;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_7_Msk	inc/lpc18xx.h	23349;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_7_Pos	inc/lpc18xx.h	23348;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_8_Msk	inc/lpc18xx.h	23351;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_8_Pos	inc/lpc18xx.h	23350;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_9_Msk	inc/lpc18xx.h	23353;"	d
GPIO_GROUP_INT1_PORT_ENA1_ENA_9_Pos	inc/lpc18xx.h	23352;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_0_Msk	inc/lpc18xx.h	23401;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_0_Pos	inc/lpc18xx.h	23400;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_10_Msk	inc/lpc18xx.h	23421;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_10_Pos	inc/lpc18xx.h	23420;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_11_Msk	inc/lpc18xx.h	23423;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_11_Pos	inc/lpc18xx.h	23422;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_12_Msk	inc/lpc18xx.h	23425;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_12_Pos	inc/lpc18xx.h	23424;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_13_Msk	inc/lpc18xx.h	23427;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_13_Pos	inc/lpc18xx.h	23426;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_14_Msk	inc/lpc18xx.h	23429;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_14_Pos	inc/lpc18xx.h	23428;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_15_Msk	inc/lpc18xx.h	23431;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_15_Pos	inc/lpc18xx.h	23430;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_16_Msk	inc/lpc18xx.h	23433;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_16_Pos	inc/lpc18xx.h	23432;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_17_Msk	inc/lpc18xx.h	23435;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_17_Pos	inc/lpc18xx.h	23434;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_18_Msk	inc/lpc18xx.h	23437;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_18_Pos	inc/lpc18xx.h	23436;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_19_Msk	inc/lpc18xx.h	23439;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_19_Pos	inc/lpc18xx.h	23438;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_1_Msk	inc/lpc18xx.h	23403;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_1_Pos	inc/lpc18xx.h	23402;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_20_Msk	inc/lpc18xx.h	23441;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_20_Pos	inc/lpc18xx.h	23440;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_21_Msk	inc/lpc18xx.h	23443;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_21_Pos	inc/lpc18xx.h	23442;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_22_Msk	inc/lpc18xx.h	23445;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_22_Pos	inc/lpc18xx.h	23444;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_23_Msk	inc/lpc18xx.h	23447;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_23_Pos	inc/lpc18xx.h	23446;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_24_Msk	inc/lpc18xx.h	23449;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_24_Pos	inc/lpc18xx.h	23448;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_25_Msk	inc/lpc18xx.h	23451;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_25_Pos	inc/lpc18xx.h	23450;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_26_Msk	inc/lpc18xx.h	23453;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_26_Pos	inc/lpc18xx.h	23452;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_27_Msk	inc/lpc18xx.h	23455;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_27_Pos	inc/lpc18xx.h	23454;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_28_Msk	inc/lpc18xx.h	23457;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_28_Pos	inc/lpc18xx.h	23456;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_29_Msk	inc/lpc18xx.h	23459;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_29_Pos	inc/lpc18xx.h	23458;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_2_Msk	inc/lpc18xx.h	23405;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_2_Pos	inc/lpc18xx.h	23404;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_30_Msk	inc/lpc18xx.h	23461;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_30_Pos	inc/lpc18xx.h	23460;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_31_Msk	inc/lpc18xx.h	23463;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_31_Pos	inc/lpc18xx.h	23462;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_3_Msk	inc/lpc18xx.h	23407;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_3_Pos	inc/lpc18xx.h	23406;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_4_Msk	inc/lpc18xx.h	23409;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_4_Pos	inc/lpc18xx.h	23408;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_5_Msk	inc/lpc18xx.h	23411;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_5_Pos	inc/lpc18xx.h	23410;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_6_Msk	inc/lpc18xx.h	23413;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_6_Pos	inc/lpc18xx.h	23412;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_7_Msk	inc/lpc18xx.h	23415;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_7_Pos	inc/lpc18xx.h	23414;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_8_Msk	inc/lpc18xx.h	23417;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_8_Pos	inc/lpc18xx.h	23416;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_9_Msk	inc/lpc18xx.h	23419;"	d
GPIO_GROUP_INT1_PORT_ENA2_ENA_9_Pos	inc/lpc18xx.h	23418;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_0_Msk	inc/lpc18xx.h	23467;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_0_Pos	inc/lpc18xx.h	23466;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_10_Msk	inc/lpc18xx.h	23487;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_10_Pos	inc/lpc18xx.h	23486;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_11_Msk	inc/lpc18xx.h	23489;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_11_Pos	inc/lpc18xx.h	23488;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_12_Msk	inc/lpc18xx.h	23491;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_12_Pos	inc/lpc18xx.h	23490;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_13_Msk	inc/lpc18xx.h	23493;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_13_Pos	inc/lpc18xx.h	23492;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_14_Msk	inc/lpc18xx.h	23495;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_14_Pos	inc/lpc18xx.h	23494;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_15_Msk	inc/lpc18xx.h	23497;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_15_Pos	inc/lpc18xx.h	23496;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_16_Msk	inc/lpc18xx.h	23499;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_16_Pos	inc/lpc18xx.h	23498;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_17_Msk	inc/lpc18xx.h	23501;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_17_Pos	inc/lpc18xx.h	23500;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_18_Msk	inc/lpc18xx.h	23503;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_18_Pos	inc/lpc18xx.h	23502;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_19_Msk	inc/lpc18xx.h	23505;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_19_Pos	inc/lpc18xx.h	23504;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_1_Msk	inc/lpc18xx.h	23469;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_1_Pos	inc/lpc18xx.h	23468;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_20_Msk	inc/lpc18xx.h	23507;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_20_Pos	inc/lpc18xx.h	23506;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_21_Msk	inc/lpc18xx.h	23509;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_21_Pos	inc/lpc18xx.h	23508;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_22_Msk	inc/lpc18xx.h	23511;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_22_Pos	inc/lpc18xx.h	23510;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_23_Msk	inc/lpc18xx.h	23513;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_23_Pos	inc/lpc18xx.h	23512;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_24_Msk	inc/lpc18xx.h	23515;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_24_Pos	inc/lpc18xx.h	23514;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_25_Msk	inc/lpc18xx.h	23517;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_25_Pos	inc/lpc18xx.h	23516;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_26_Msk	inc/lpc18xx.h	23519;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_26_Pos	inc/lpc18xx.h	23518;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_27_Msk	inc/lpc18xx.h	23521;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_27_Pos	inc/lpc18xx.h	23520;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_28_Msk	inc/lpc18xx.h	23523;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_28_Pos	inc/lpc18xx.h	23522;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_29_Msk	inc/lpc18xx.h	23525;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_29_Pos	inc/lpc18xx.h	23524;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_2_Msk	inc/lpc18xx.h	23471;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_2_Pos	inc/lpc18xx.h	23470;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_30_Msk	inc/lpc18xx.h	23527;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_30_Pos	inc/lpc18xx.h	23526;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_31_Msk	inc/lpc18xx.h	23529;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_31_Pos	inc/lpc18xx.h	23528;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_3_Msk	inc/lpc18xx.h	23473;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_3_Pos	inc/lpc18xx.h	23472;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_4_Msk	inc/lpc18xx.h	23475;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_4_Pos	inc/lpc18xx.h	23474;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_5_Msk	inc/lpc18xx.h	23477;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_5_Pos	inc/lpc18xx.h	23476;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_6_Msk	inc/lpc18xx.h	23479;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_6_Pos	inc/lpc18xx.h	23478;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_7_Msk	inc/lpc18xx.h	23481;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_7_Pos	inc/lpc18xx.h	23480;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_8_Msk	inc/lpc18xx.h	23483;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_8_Pos	inc/lpc18xx.h	23482;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_9_Msk	inc/lpc18xx.h	23485;"	d
GPIO_GROUP_INT1_PORT_ENA3_ENA_9_Pos	inc/lpc18xx.h	23484;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_0_Msk	inc/lpc18xx.h	23533;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_0_Pos	inc/lpc18xx.h	23532;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_10_Msk	inc/lpc18xx.h	23553;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_10_Pos	inc/lpc18xx.h	23552;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_11_Msk	inc/lpc18xx.h	23555;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_11_Pos	inc/lpc18xx.h	23554;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_12_Msk	inc/lpc18xx.h	23557;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_12_Pos	inc/lpc18xx.h	23556;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_13_Msk	inc/lpc18xx.h	23559;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_13_Pos	inc/lpc18xx.h	23558;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_14_Msk	inc/lpc18xx.h	23561;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_14_Pos	inc/lpc18xx.h	23560;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_15_Msk	inc/lpc18xx.h	23563;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_15_Pos	inc/lpc18xx.h	23562;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_16_Msk	inc/lpc18xx.h	23565;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_16_Pos	inc/lpc18xx.h	23564;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_17_Msk	inc/lpc18xx.h	23567;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_17_Pos	inc/lpc18xx.h	23566;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_18_Msk	inc/lpc18xx.h	23569;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_18_Pos	inc/lpc18xx.h	23568;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_19_Msk	inc/lpc18xx.h	23571;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_19_Pos	inc/lpc18xx.h	23570;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_1_Msk	inc/lpc18xx.h	23535;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_1_Pos	inc/lpc18xx.h	23534;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_20_Msk	inc/lpc18xx.h	23573;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_20_Pos	inc/lpc18xx.h	23572;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_21_Msk	inc/lpc18xx.h	23575;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_21_Pos	inc/lpc18xx.h	23574;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_22_Msk	inc/lpc18xx.h	23577;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_22_Pos	inc/lpc18xx.h	23576;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_23_Msk	inc/lpc18xx.h	23579;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_23_Pos	inc/lpc18xx.h	23578;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_24_Msk	inc/lpc18xx.h	23581;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_24_Pos	inc/lpc18xx.h	23580;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_25_Msk	inc/lpc18xx.h	23583;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_25_Pos	inc/lpc18xx.h	23582;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_26_Msk	inc/lpc18xx.h	23585;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_26_Pos	inc/lpc18xx.h	23584;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_27_Msk	inc/lpc18xx.h	23587;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_27_Pos	inc/lpc18xx.h	23586;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_28_Msk	inc/lpc18xx.h	23589;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_28_Pos	inc/lpc18xx.h	23588;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_29_Msk	inc/lpc18xx.h	23591;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_29_Pos	inc/lpc18xx.h	23590;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_2_Msk	inc/lpc18xx.h	23537;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_2_Pos	inc/lpc18xx.h	23536;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_30_Msk	inc/lpc18xx.h	23593;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_30_Pos	inc/lpc18xx.h	23592;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_31_Msk	inc/lpc18xx.h	23595;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_31_Pos	inc/lpc18xx.h	23594;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_3_Msk	inc/lpc18xx.h	23539;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_3_Pos	inc/lpc18xx.h	23538;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_4_Msk	inc/lpc18xx.h	23541;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_4_Pos	inc/lpc18xx.h	23540;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_5_Msk	inc/lpc18xx.h	23543;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_5_Pos	inc/lpc18xx.h	23542;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_6_Msk	inc/lpc18xx.h	23545;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_6_Pos	inc/lpc18xx.h	23544;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_7_Msk	inc/lpc18xx.h	23547;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_7_Pos	inc/lpc18xx.h	23546;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_8_Msk	inc/lpc18xx.h	23549;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_8_Pos	inc/lpc18xx.h	23548;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_9_Msk	inc/lpc18xx.h	23551;"	d
GPIO_GROUP_INT1_PORT_ENA4_ENA_9_Pos	inc/lpc18xx.h	23550;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_0_Msk	inc/lpc18xx.h	23599;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_0_Pos	inc/lpc18xx.h	23598;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_10_Msk	inc/lpc18xx.h	23619;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_10_Pos	inc/lpc18xx.h	23618;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_11_Msk	inc/lpc18xx.h	23621;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_11_Pos	inc/lpc18xx.h	23620;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_12_Msk	inc/lpc18xx.h	23623;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_12_Pos	inc/lpc18xx.h	23622;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_13_Msk	inc/lpc18xx.h	23625;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_13_Pos	inc/lpc18xx.h	23624;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_14_Msk	inc/lpc18xx.h	23627;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_14_Pos	inc/lpc18xx.h	23626;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_15_Msk	inc/lpc18xx.h	23629;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_15_Pos	inc/lpc18xx.h	23628;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_16_Msk	inc/lpc18xx.h	23631;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_16_Pos	inc/lpc18xx.h	23630;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_17_Msk	inc/lpc18xx.h	23633;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_17_Pos	inc/lpc18xx.h	23632;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_18_Msk	inc/lpc18xx.h	23635;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_18_Pos	inc/lpc18xx.h	23634;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_19_Msk	inc/lpc18xx.h	23637;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_19_Pos	inc/lpc18xx.h	23636;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_1_Msk	inc/lpc18xx.h	23601;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_1_Pos	inc/lpc18xx.h	23600;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_20_Msk	inc/lpc18xx.h	23639;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_20_Pos	inc/lpc18xx.h	23638;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_21_Msk	inc/lpc18xx.h	23641;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_21_Pos	inc/lpc18xx.h	23640;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_22_Msk	inc/lpc18xx.h	23643;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_22_Pos	inc/lpc18xx.h	23642;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_23_Msk	inc/lpc18xx.h	23645;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_23_Pos	inc/lpc18xx.h	23644;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_24_Msk	inc/lpc18xx.h	23647;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_24_Pos	inc/lpc18xx.h	23646;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_25_Msk	inc/lpc18xx.h	23649;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_25_Pos	inc/lpc18xx.h	23648;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_26_Msk	inc/lpc18xx.h	23651;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_26_Pos	inc/lpc18xx.h	23650;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_27_Msk	inc/lpc18xx.h	23653;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_27_Pos	inc/lpc18xx.h	23652;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_28_Msk	inc/lpc18xx.h	23655;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_28_Pos	inc/lpc18xx.h	23654;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_29_Msk	inc/lpc18xx.h	23657;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_29_Pos	inc/lpc18xx.h	23656;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_2_Msk	inc/lpc18xx.h	23603;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_2_Pos	inc/lpc18xx.h	23602;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_30_Msk	inc/lpc18xx.h	23659;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_30_Pos	inc/lpc18xx.h	23658;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_31_Msk	inc/lpc18xx.h	23661;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_31_Pos	inc/lpc18xx.h	23660;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_3_Msk	inc/lpc18xx.h	23605;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_3_Pos	inc/lpc18xx.h	23604;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_4_Msk	inc/lpc18xx.h	23607;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_4_Pos	inc/lpc18xx.h	23606;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_5_Msk	inc/lpc18xx.h	23609;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_5_Pos	inc/lpc18xx.h	23608;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_6_Msk	inc/lpc18xx.h	23611;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_6_Pos	inc/lpc18xx.h	23610;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_7_Msk	inc/lpc18xx.h	23613;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_7_Pos	inc/lpc18xx.h	23612;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_8_Msk	inc/lpc18xx.h	23615;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_8_Pos	inc/lpc18xx.h	23614;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_9_Msk	inc/lpc18xx.h	23617;"	d
GPIO_GROUP_INT1_PORT_ENA5_ENA_9_Pos	inc/lpc18xx.h	23616;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_0_Msk	inc/lpc18xx.h	23665;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_0_Pos	inc/lpc18xx.h	23664;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_10_Msk	inc/lpc18xx.h	23685;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_10_Pos	inc/lpc18xx.h	23684;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_11_Msk	inc/lpc18xx.h	23687;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_11_Pos	inc/lpc18xx.h	23686;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_12_Msk	inc/lpc18xx.h	23689;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_12_Pos	inc/lpc18xx.h	23688;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_13_Msk	inc/lpc18xx.h	23691;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_13_Pos	inc/lpc18xx.h	23690;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_14_Msk	inc/lpc18xx.h	23693;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_14_Pos	inc/lpc18xx.h	23692;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_15_Msk	inc/lpc18xx.h	23695;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_15_Pos	inc/lpc18xx.h	23694;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_16_Msk	inc/lpc18xx.h	23697;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_16_Pos	inc/lpc18xx.h	23696;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_17_Msk	inc/lpc18xx.h	23699;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_17_Pos	inc/lpc18xx.h	23698;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_18_Msk	inc/lpc18xx.h	23701;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_18_Pos	inc/lpc18xx.h	23700;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_19_Msk	inc/lpc18xx.h	23703;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_19_Pos	inc/lpc18xx.h	23702;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_1_Msk	inc/lpc18xx.h	23667;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_1_Pos	inc/lpc18xx.h	23666;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_20_Msk	inc/lpc18xx.h	23705;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_20_Pos	inc/lpc18xx.h	23704;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_21_Msk	inc/lpc18xx.h	23707;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_21_Pos	inc/lpc18xx.h	23706;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_22_Msk	inc/lpc18xx.h	23709;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_22_Pos	inc/lpc18xx.h	23708;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_23_Msk	inc/lpc18xx.h	23711;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_23_Pos	inc/lpc18xx.h	23710;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_24_Msk	inc/lpc18xx.h	23713;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_24_Pos	inc/lpc18xx.h	23712;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_25_Msk	inc/lpc18xx.h	23715;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_25_Pos	inc/lpc18xx.h	23714;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_26_Msk	inc/lpc18xx.h	23717;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_26_Pos	inc/lpc18xx.h	23716;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_27_Msk	inc/lpc18xx.h	23719;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_27_Pos	inc/lpc18xx.h	23718;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_28_Msk	inc/lpc18xx.h	23721;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_28_Pos	inc/lpc18xx.h	23720;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_29_Msk	inc/lpc18xx.h	23723;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_29_Pos	inc/lpc18xx.h	23722;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_2_Msk	inc/lpc18xx.h	23669;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_2_Pos	inc/lpc18xx.h	23668;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_30_Msk	inc/lpc18xx.h	23725;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_30_Pos	inc/lpc18xx.h	23724;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_31_Msk	inc/lpc18xx.h	23727;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_31_Pos	inc/lpc18xx.h	23726;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_3_Msk	inc/lpc18xx.h	23671;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_3_Pos	inc/lpc18xx.h	23670;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_4_Msk	inc/lpc18xx.h	23673;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_4_Pos	inc/lpc18xx.h	23672;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_5_Msk	inc/lpc18xx.h	23675;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_5_Pos	inc/lpc18xx.h	23674;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_6_Msk	inc/lpc18xx.h	23677;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_6_Pos	inc/lpc18xx.h	23676;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_7_Msk	inc/lpc18xx.h	23679;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_7_Pos	inc/lpc18xx.h	23678;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_8_Msk	inc/lpc18xx.h	23681;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_8_Pos	inc/lpc18xx.h	23680;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_9_Msk	inc/lpc18xx.h	23683;"	d
GPIO_GROUP_INT1_PORT_ENA6_ENA_9_Pos	inc/lpc18xx.h	23682;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_0_Msk	inc/lpc18xx.h	23731;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_0_Pos	inc/lpc18xx.h	23730;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_10_Msk	inc/lpc18xx.h	23751;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_10_Pos	inc/lpc18xx.h	23750;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_11_Msk	inc/lpc18xx.h	23753;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_11_Pos	inc/lpc18xx.h	23752;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_12_Msk	inc/lpc18xx.h	23755;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_12_Pos	inc/lpc18xx.h	23754;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_13_Msk	inc/lpc18xx.h	23757;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_13_Pos	inc/lpc18xx.h	23756;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_14_Msk	inc/lpc18xx.h	23759;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_14_Pos	inc/lpc18xx.h	23758;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_15_Msk	inc/lpc18xx.h	23761;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_15_Pos	inc/lpc18xx.h	23760;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_16_Msk	inc/lpc18xx.h	23763;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_16_Pos	inc/lpc18xx.h	23762;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_17_Msk	inc/lpc18xx.h	23765;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_17_Pos	inc/lpc18xx.h	23764;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_18_Msk	inc/lpc18xx.h	23767;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_18_Pos	inc/lpc18xx.h	23766;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_19_Msk	inc/lpc18xx.h	23769;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_19_Pos	inc/lpc18xx.h	23768;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_1_Msk	inc/lpc18xx.h	23733;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_1_Pos	inc/lpc18xx.h	23732;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_20_Msk	inc/lpc18xx.h	23771;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_20_Pos	inc/lpc18xx.h	23770;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_21_Msk	inc/lpc18xx.h	23773;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_21_Pos	inc/lpc18xx.h	23772;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_22_Msk	inc/lpc18xx.h	23775;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_22_Pos	inc/lpc18xx.h	23774;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_23_Msk	inc/lpc18xx.h	23777;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_23_Pos	inc/lpc18xx.h	23776;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_24_Msk	inc/lpc18xx.h	23779;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_24_Pos	inc/lpc18xx.h	23778;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_25_Msk	inc/lpc18xx.h	23781;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_25_Pos	inc/lpc18xx.h	23780;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_26_Msk	inc/lpc18xx.h	23783;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_26_Pos	inc/lpc18xx.h	23782;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_27_Msk	inc/lpc18xx.h	23785;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_27_Pos	inc/lpc18xx.h	23784;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_28_Msk	inc/lpc18xx.h	23787;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_28_Pos	inc/lpc18xx.h	23786;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_29_Msk	inc/lpc18xx.h	23789;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_29_Pos	inc/lpc18xx.h	23788;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_2_Msk	inc/lpc18xx.h	23735;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_2_Pos	inc/lpc18xx.h	23734;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_30_Msk	inc/lpc18xx.h	23791;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_30_Pos	inc/lpc18xx.h	23790;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_31_Msk	inc/lpc18xx.h	23793;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_31_Pos	inc/lpc18xx.h	23792;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_3_Msk	inc/lpc18xx.h	23737;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_3_Pos	inc/lpc18xx.h	23736;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_4_Msk	inc/lpc18xx.h	23739;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_4_Pos	inc/lpc18xx.h	23738;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_5_Msk	inc/lpc18xx.h	23741;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_5_Pos	inc/lpc18xx.h	23740;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_6_Msk	inc/lpc18xx.h	23743;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_6_Pos	inc/lpc18xx.h	23742;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_7_Msk	inc/lpc18xx.h	23745;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_7_Pos	inc/lpc18xx.h	23744;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_8_Msk	inc/lpc18xx.h	23747;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_8_Pos	inc/lpc18xx.h	23746;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_9_Msk	inc/lpc18xx.h	23749;"	d
GPIO_GROUP_INT1_PORT_ENA7_ENA_9_Pos	inc/lpc18xx.h	23748;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_0_Msk	inc/lpc18xx.h	22741;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_0_Pos	inc/lpc18xx.h	22740;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_10_Msk	inc/lpc18xx.h	22761;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_10_Pos	inc/lpc18xx.h	22760;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_11_Msk	inc/lpc18xx.h	22763;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_11_Pos	inc/lpc18xx.h	22762;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_12_Msk	inc/lpc18xx.h	22765;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_12_Pos	inc/lpc18xx.h	22764;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_13_Msk	inc/lpc18xx.h	22767;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_13_Pos	inc/lpc18xx.h	22766;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_14_Msk	inc/lpc18xx.h	22769;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_14_Pos	inc/lpc18xx.h	22768;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_15_Msk	inc/lpc18xx.h	22771;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_15_Pos	inc/lpc18xx.h	22770;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_16_Msk	inc/lpc18xx.h	22773;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_16_Pos	inc/lpc18xx.h	22772;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_17_Msk	inc/lpc18xx.h	22775;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_17_Pos	inc/lpc18xx.h	22774;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_18_Msk	inc/lpc18xx.h	22777;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_18_Pos	inc/lpc18xx.h	22776;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_19_Msk	inc/lpc18xx.h	22779;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_19_Pos	inc/lpc18xx.h	22778;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_1_Msk	inc/lpc18xx.h	22743;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_1_Pos	inc/lpc18xx.h	22742;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_20_Msk	inc/lpc18xx.h	22781;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_20_Pos	inc/lpc18xx.h	22780;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_21_Msk	inc/lpc18xx.h	22783;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_21_Pos	inc/lpc18xx.h	22782;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_22_Msk	inc/lpc18xx.h	22785;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_22_Pos	inc/lpc18xx.h	22784;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_23_Msk	inc/lpc18xx.h	22787;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_23_Pos	inc/lpc18xx.h	22786;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_24_Msk	inc/lpc18xx.h	22789;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_24_Pos	inc/lpc18xx.h	22788;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_25_Msk	inc/lpc18xx.h	22791;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_25_Pos	inc/lpc18xx.h	22790;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_26_Msk	inc/lpc18xx.h	22793;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_26_Pos	inc/lpc18xx.h	22792;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_27_Msk	inc/lpc18xx.h	22795;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_27_Pos	inc/lpc18xx.h	22794;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_28_Msk	inc/lpc18xx.h	22797;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_28_Pos	inc/lpc18xx.h	22796;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_29_Msk	inc/lpc18xx.h	22799;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_29_Pos	inc/lpc18xx.h	22798;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_2_Msk	inc/lpc18xx.h	22745;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_2_Pos	inc/lpc18xx.h	22744;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_30_Msk	inc/lpc18xx.h	22801;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_30_Pos	inc/lpc18xx.h	22800;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_31_Msk	inc/lpc18xx.h	22803;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_31_Pos	inc/lpc18xx.h	22802;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_3_Msk	inc/lpc18xx.h	22747;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_3_Pos	inc/lpc18xx.h	22746;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_4_Msk	inc/lpc18xx.h	22749;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_4_Pos	inc/lpc18xx.h	22748;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_5_Msk	inc/lpc18xx.h	22751;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_5_Pos	inc/lpc18xx.h	22750;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_6_Msk	inc/lpc18xx.h	22753;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_6_Pos	inc/lpc18xx.h	22752;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_7_Msk	inc/lpc18xx.h	22755;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_7_Pos	inc/lpc18xx.h	22754;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_8_Msk	inc/lpc18xx.h	22757;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_8_Pos	inc/lpc18xx.h	22756;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_9_Msk	inc/lpc18xx.h	22759;"	d
GPIO_GROUP_INT1_PORT_POL0_POL_9_Pos	inc/lpc18xx.h	22758;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_0_Msk	inc/lpc18xx.h	22807;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_0_Pos	inc/lpc18xx.h	22806;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_10_Msk	inc/lpc18xx.h	22827;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_10_Pos	inc/lpc18xx.h	22826;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_11_Msk	inc/lpc18xx.h	22829;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_11_Pos	inc/lpc18xx.h	22828;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_12_Msk	inc/lpc18xx.h	22831;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_12_Pos	inc/lpc18xx.h	22830;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_13_Msk	inc/lpc18xx.h	22833;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_13_Pos	inc/lpc18xx.h	22832;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_14_Msk	inc/lpc18xx.h	22835;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_14_Pos	inc/lpc18xx.h	22834;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_15_Msk	inc/lpc18xx.h	22837;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_15_Pos	inc/lpc18xx.h	22836;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_16_Msk	inc/lpc18xx.h	22839;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_16_Pos	inc/lpc18xx.h	22838;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_17_Msk	inc/lpc18xx.h	22841;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_17_Pos	inc/lpc18xx.h	22840;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_18_Msk	inc/lpc18xx.h	22843;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_18_Pos	inc/lpc18xx.h	22842;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_19_Msk	inc/lpc18xx.h	22845;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_19_Pos	inc/lpc18xx.h	22844;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_1_Msk	inc/lpc18xx.h	22809;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_1_Pos	inc/lpc18xx.h	22808;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_20_Msk	inc/lpc18xx.h	22847;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_20_Pos	inc/lpc18xx.h	22846;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_21_Msk	inc/lpc18xx.h	22849;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_21_Pos	inc/lpc18xx.h	22848;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_22_Msk	inc/lpc18xx.h	22851;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_22_Pos	inc/lpc18xx.h	22850;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_23_Msk	inc/lpc18xx.h	22853;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_23_Pos	inc/lpc18xx.h	22852;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_24_Msk	inc/lpc18xx.h	22855;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_24_Pos	inc/lpc18xx.h	22854;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_25_Msk	inc/lpc18xx.h	22857;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_25_Pos	inc/lpc18xx.h	22856;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_26_Msk	inc/lpc18xx.h	22859;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_26_Pos	inc/lpc18xx.h	22858;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_27_Msk	inc/lpc18xx.h	22861;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_27_Pos	inc/lpc18xx.h	22860;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_28_Msk	inc/lpc18xx.h	22863;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_28_Pos	inc/lpc18xx.h	22862;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_29_Msk	inc/lpc18xx.h	22865;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_29_Pos	inc/lpc18xx.h	22864;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_2_Msk	inc/lpc18xx.h	22811;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_2_Pos	inc/lpc18xx.h	22810;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_30_Msk	inc/lpc18xx.h	22867;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_30_Pos	inc/lpc18xx.h	22866;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_31_Msk	inc/lpc18xx.h	22869;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_31_Pos	inc/lpc18xx.h	22868;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_3_Msk	inc/lpc18xx.h	22813;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_3_Pos	inc/lpc18xx.h	22812;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_4_Msk	inc/lpc18xx.h	22815;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_4_Pos	inc/lpc18xx.h	22814;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_5_Msk	inc/lpc18xx.h	22817;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_5_Pos	inc/lpc18xx.h	22816;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_6_Msk	inc/lpc18xx.h	22819;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_6_Pos	inc/lpc18xx.h	22818;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_7_Msk	inc/lpc18xx.h	22821;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_7_Pos	inc/lpc18xx.h	22820;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_8_Msk	inc/lpc18xx.h	22823;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_8_Pos	inc/lpc18xx.h	22822;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_9_Msk	inc/lpc18xx.h	22825;"	d
GPIO_GROUP_INT1_PORT_POL1_POL_9_Pos	inc/lpc18xx.h	22824;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_0_Msk	inc/lpc18xx.h	22873;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_0_Pos	inc/lpc18xx.h	22872;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_10_Msk	inc/lpc18xx.h	22893;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_10_Pos	inc/lpc18xx.h	22892;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_11_Msk	inc/lpc18xx.h	22895;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_11_Pos	inc/lpc18xx.h	22894;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_12_Msk	inc/lpc18xx.h	22897;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_12_Pos	inc/lpc18xx.h	22896;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_13_Msk	inc/lpc18xx.h	22899;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_13_Pos	inc/lpc18xx.h	22898;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_14_Msk	inc/lpc18xx.h	22901;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_14_Pos	inc/lpc18xx.h	22900;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_15_Msk	inc/lpc18xx.h	22903;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_15_Pos	inc/lpc18xx.h	22902;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_16_Msk	inc/lpc18xx.h	22905;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_16_Pos	inc/lpc18xx.h	22904;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_17_Msk	inc/lpc18xx.h	22907;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_17_Pos	inc/lpc18xx.h	22906;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_18_Msk	inc/lpc18xx.h	22909;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_18_Pos	inc/lpc18xx.h	22908;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_19_Msk	inc/lpc18xx.h	22911;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_19_Pos	inc/lpc18xx.h	22910;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_1_Msk	inc/lpc18xx.h	22875;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_1_Pos	inc/lpc18xx.h	22874;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_20_Msk	inc/lpc18xx.h	22913;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_20_Pos	inc/lpc18xx.h	22912;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_21_Msk	inc/lpc18xx.h	22915;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_21_Pos	inc/lpc18xx.h	22914;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_22_Msk	inc/lpc18xx.h	22917;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_22_Pos	inc/lpc18xx.h	22916;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_23_Msk	inc/lpc18xx.h	22919;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_23_Pos	inc/lpc18xx.h	22918;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_24_Msk	inc/lpc18xx.h	22921;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_24_Pos	inc/lpc18xx.h	22920;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_25_Msk	inc/lpc18xx.h	22923;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_25_Pos	inc/lpc18xx.h	22922;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_26_Msk	inc/lpc18xx.h	22925;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_26_Pos	inc/lpc18xx.h	22924;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_27_Msk	inc/lpc18xx.h	22927;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_27_Pos	inc/lpc18xx.h	22926;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_28_Msk	inc/lpc18xx.h	22929;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_28_Pos	inc/lpc18xx.h	22928;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_29_Msk	inc/lpc18xx.h	22931;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_29_Pos	inc/lpc18xx.h	22930;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_2_Msk	inc/lpc18xx.h	22877;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_2_Pos	inc/lpc18xx.h	22876;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_30_Msk	inc/lpc18xx.h	22933;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_30_Pos	inc/lpc18xx.h	22932;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_31_Msk	inc/lpc18xx.h	22935;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_31_Pos	inc/lpc18xx.h	22934;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_3_Msk	inc/lpc18xx.h	22879;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_3_Pos	inc/lpc18xx.h	22878;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_4_Msk	inc/lpc18xx.h	22881;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_4_Pos	inc/lpc18xx.h	22880;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_5_Msk	inc/lpc18xx.h	22883;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_5_Pos	inc/lpc18xx.h	22882;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_6_Msk	inc/lpc18xx.h	22885;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_6_Pos	inc/lpc18xx.h	22884;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_7_Msk	inc/lpc18xx.h	22887;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_7_Pos	inc/lpc18xx.h	22886;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_8_Msk	inc/lpc18xx.h	22889;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_8_Pos	inc/lpc18xx.h	22888;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_9_Msk	inc/lpc18xx.h	22891;"	d
GPIO_GROUP_INT1_PORT_POL2_POL_9_Pos	inc/lpc18xx.h	22890;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_0_Msk	inc/lpc18xx.h	22939;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_0_Pos	inc/lpc18xx.h	22938;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_10_Msk	inc/lpc18xx.h	22959;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_10_Pos	inc/lpc18xx.h	22958;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_11_Msk	inc/lpc18xx.h	22961;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_11_Pos	inc/lpc18xx.h	22960;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_12_Msk	inc/lpc18xx.h	22963;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_12_Pos	inc/lpc18xx.h	22962;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_13_Msk	inc/lpc18xx.h	22965;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_13_Pos	inc/lpc18xx.h	22964;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_14_Msk	inc/lpc18xx.h	22967;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_14_Pos	inc/lpc18xx.h	22966;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_15_Msk	inc/lpc18xx.h	22969;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_15_Pos	inc/lpc18xx.h	22968;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_16_Msk	inc/lpc18xx.h	22971;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_16_Pos	inc/lpc18xx.h	22970;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_17_Msk	inc/lpc18xx.h	22973;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_17_Pos	inc/lpc18xx.h	22972;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_18_Msk	inc/lpc18xx.h	22975;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_18_Pos	inc/lpc18xx.h	22974;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_19_Msk	inc/lpc18xx.h	22977;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_19_Pos	inc/lpc18xx.h	22976;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_1_Msk	inc/lpc18xx.h	22941;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_1_Pos	inc/lpc18xx.h	22940;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_20_Msk	inc/lpc18xx.h	22979;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_20_Pos	inc/lpc18xx.h	22978;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_21_Msk	inc/lpc18xx.h	22981;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_21_Pos	inc/lpc18xx.h	22980;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_22_Msk	inc/lpc18xx.h	22983;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_22_Pos	inc/lpc18xx.h	22982;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_23_Msk	inc/lpc18xx.h	22985;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_23_Pos	inc/lpc18xx.h	22984;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_24_Msk	inc/lpc18xx.h	22987;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_24_Pos	inc/lpc18xx.h	22986;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_25_Msk	inc/lpc18xx.h	22989;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_25_Pos	inc/lpc18xx.h	22988;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_26_Msk	inc/lpc18xx.h	22991;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_26_Pos	inc/lpc18xx.h	22990;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_27_Msk	inc/lpc18xx.h	22993;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_27_Pos	inc/lpc18xx.h	22992;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_28_Msk	inc/lpc18xx.h	22995;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_28_Pos	inc/lpc18xx.h	22994;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_29_Msk	inc/lpc18xx.h	22997;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_29_Pos	inc/lpc18xx.h	22996;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_2_Msk	inc/lpc18xx.h	22943;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_2_Pos	inc/lpc18xx.h	22942;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_30_Msk	inc/lpc18xx.h	22999;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_30_Pos	inc/lpc18xx.h	22998;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_31_Msk	inc/lpc18xx.h	23001;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_31_Pos	inc/lpc18xx.h	23000;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_3_Msk	inc/lpc18xx.h	22945;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_3_Pos	inc/lpc18xx.h	22944;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_4_Msk	inc/lpc18xx.h	22947;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_4_Pos	inc/lpc18xx.h	22946;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_5_Msk	inc/lpc18xx.h	22949;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_5_Pos	inc/lpc18xx.h	22948;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_6_Msk	inc/lpc18xx.h	22951;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_6_Pos	inc/lpc18xx.h	22950;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_7_Msk	inc/lpc18xx.h	22953;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_7_Pos	inc/lpc18xx.h	22952;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_8_Msk	inc/lpc18xx.h	22955;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_8_Pos	inc/lpc18xx.h	22954;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_9_Msk	inc/lpc18xx.h	22957;"	d
GPIO_GROUP_INT1_PORT_POL3_POL_9_Pos	inc/lpc18xx.h	22956;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_0_Msk	inc/lpc18xx.h	23005;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_0_Pos	inc/lpc18xx.h	23004;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_10_Msk	inc/lpc18xx.h	23025;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_10_Pos	inc/lpc18xx.h	23024;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_11_Msk	inc/lpc18xx.h	23027;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_11_Pos	inc/lpc18xx.h	23026;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_12_Msk	inc/lpc18xx.h	23029;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_12_Pos	inc/lpc18xx.h	23028;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_13_Msk	inc/lpc18xx.h	23031;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_13_Pos	inc/lpc18xx.h	23030;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_14_Msk	inc/lpc18xx.h	23033;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_14_Pos	inc/lpc18xx.h	23032;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_15_Msk	inc/lpc18xx.h	23035;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_15_Pos	inc/lpc18xx.h	23034;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_16_Msk	inc/lpc18xx.h	23037;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_16_Pos	inc/lpc18xx.h	23036;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_17_Msk	inc/lpc18xx.h	23039;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_17_Pos	inc/lpc18xx.h	23038;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_18_Msk	inc/lpc18xx.h	23041;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_18_Pos	inc/lpc18xx.h	23040;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_19_Msk	inc/lpc18xx.h	23043;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_19_Pos	inc/lpc18xx.h	23042;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_1_Msk	inc/lpc18xx.h	23007;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_1_Pos	inc/lpc18xx.h	23006;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_20_Msk	inc/lpc18xx.h	23045;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_20_Pos	inc/lpc18xx.h	23044;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_21_Msk	inc/lpc18xx.h	23047;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_21_Pos	inc/lpc18xx.h	23046;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_22_Msk	inc/lpc18xx.h	23049;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_22_Pos	inc/lpc18xx.h	23048;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_23_Msk	inc/lpc18xx.h	23051;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_23_Pos	inc/lpc18xx.h	23050;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_24_Msk	inc/lpc18xx.h	23053;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_24_Pos	inc/lpc18xx.h	23052;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_25_Msk	inc/lpc18xx.h	23055;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_25_Pos	inc/lpc18xx.h	23054;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_26_Msk	inc/lpc18xx.h	23057;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_26_Pos	inc/lpc18xx.h	23056;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_27_Msk	inc/lpc18xx.h	23059;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_27_Pos	inc/lpc18xx.h	23058;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_28_Msk	inc/lpc18xx.h	23061;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_28_Pos	inc/lpc18xx.h	23060;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_29_Msk	inc/lpc18xx.h	23063;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_29_Pos	inc/lpc18xx.h	23062;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_2_Msk	inc/lpc18xx.h	23009;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_2_Pos	inc/lpc18xx.h	23008;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_30_Msk	inc/lpc18xx.h	23065;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_30_Pos	inc/lpc18xx.h	23064;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_31_Msk	inc/lpc18xx.h	23067;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_31_Pos	inc/lpc18xx.h	23066;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_3_Msk	inc/lpc18xx.h	23011;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_3_Pos	inc/lpc18xx.h	23010;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_4_Msk	inc/lpc18xx.h	23013;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_4_Pos	inc/lpc18xx.h	23012;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_5_Msk	inc/lpc18xx.h	23015;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_5_Pos	inc/lpc18xx.h	23014;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_6_Msk	inc/lpc18xx.h	23017;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_6_Pos	inc/lpc18xx.h	23016;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_7_Msk	inc/lpc18xx.h	23019;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_7_Pos	inc/lpc18xx.h	23018;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_8_Msk	inc/lpc18xx.h	23021;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_8_Pos	inc/lpc18xx.h	23020;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_9_Msk	inc/lpc18xx.h	23023;"	d
GPIO_GROUP_INT1_PORT_POL4_POL_9_Pos	inc/lpc18xx.h	23022;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_0_Msk	inc/lpc18xx.h	23071;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_0_Pos	inc/lpc18xx.h	23070;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_10_Msk	inc/lpc18xx.h	23091;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_10_Pos	inc/lpc18xx.h	23090;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_11_Msk	inc/lpc18xx.h	23093;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_11_Pos	inc/lpc18xx.h	23092;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_12_Msk	inc/lpc18xx.h	23095;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_12_Pos	inc/lpc18xx.h	23094;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_13_Msk	inc/lpc18xx.h	23097;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_13_Pos	inc/lpc18xx.h	23096;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_14_Msk	inc/lpc18xx.h	23099;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_14_Pos	inc/lpc18xx.h	23098;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_15_Msk	inc/lpc18xx.h	23101;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_15_Pos	inc/lpc18xx.h	23100;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_16_Msk	inc/lpc18xx.h	23103;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_16_Pos	inc/lpc18xx.h	23102;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_17_Msk	inc/lpc18xx.h	23105;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_17_Pos	inc/lpc18xx.h	23104;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_18_Msk	inc/lpc18xx.h	23107;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_18_Pos	inc/lpc18xx.h	23106;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_19_Msk	inc/lpc18xx.h	23109;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_19_Pos	inc/lpc18xx.h	23108;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_1_Msk	inc/lpc18xx.h	23073;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_1_Pos	inc/lpc18xx.h	23072;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_20_Msk	inc/lpc18xx.h	23111;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_20_Pos	inc/lpc18xx.h	23110;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_21_Msk	inc/lpc18xx.h	23113;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_21_Pos	inc/lpc18xx.h	23112;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_22_Msk	inc/lpc18xx.h	23115;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_22_Pos	inc/lpc18xx.h	23114;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_23_Msk	inc/lpc18xx.h	23117;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_23_Pos	inc/lpc18xx.h	23116;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_24_Msk	inc/lpc18xx.h	23119;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_24_Pos	inc/lpc18xx.h	23118;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_25_Msk	inc/lpc18xx.h	23121;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_25_Pos	inc/lpc18xx.h	23120;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_26_Msk	inc/lpc18xx.h	23123;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_26_Pos	inc/lpc18xx.h	23122;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_27_Msk	inc/lpc18xx.h	23125;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_27_Pos	inc/lpc18xx.h	23124;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_28_Msk	inc/lpc18xx.h	23127;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_28_Pos	inc/lpc18xx.h	23126;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_29_Msk	inc/lpc18xx.h	23129;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_29_Pos	inc/lpc18xx.h	23128;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_2_Msk	inc/lpc18xx.h	23075;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_2_Pos	inc/lpc18xx.h	23074;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_30_Msk	inc/lpc18xx.h	23131;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_30_Pos	inc/lpc18xx.h	23130;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_31_Msk	inc/lpc18xx.h	23133;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_31_Pos	inc/lpc18xx.h	23132;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_3_Msk	inc/lpc18xx.h	23077;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_3_Pos	inc/lpc18xx.h	23076;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_4_Msk	inc/lpc18xx.h	23079;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_4_Pos	inc/lpc18xx.h	23078;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_5_Msk	inc/lpc18xx.h	23081;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_5_Pos	inc/lpc18xx.h	23080;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_6_Msk	inc/lpc18xx.h	23083;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_6_Pos	inc/lpc18xx.h	23082;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_7_Msk	inc/lpc18xx.h	23085;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_7_Pos	inc/lpc18xx.h	23084;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_8_Msk	inc/lpc18xx.h	23087;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_8_Pos	inc/lpc18xx.h	23086;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_9_Msk	inc/lpc18xx.h	23089;"	d
GPIO_GROUP_INT1_PORT_POL5_POL_9_Pos	inc/lpc18xx.h	23088;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_0_Msk	inc/lpc18xx.h	23137;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_0_Pos	inc/lpc18xx.h	23136;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_10_Msk	inc/lpc18xx.h	23157;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_10_Pos	inc/lpc18xx.h	23156;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_11_Msk	inc/lpc18xx.h	23159;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_11_Pos	inc/lpc18xx.h	23158;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_12_Msk	inc/lpc18xx.h	23161;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_12_Pos	inc/lpc18xx.h	23160;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_13_Msk	inc/lpc18xx.h	23163;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_13_Pos	inc/lpc18xx.h	23162;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_14_Msk	inc/lpc18xx.h	23165;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_14_Pos	inc/lpc18xx.h	23164;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_15_Msk	inc/lpc18xx.h	23167;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_15_Pos	inc/lpc18xx.h	23166;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_16_Msk	inc/lpc18xx.h	23169;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_16_Pos	inc/lpc18xx.h	23168;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_17_Msk	inc/lpc18xx.h	23171;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_17_Pos	inc/lpc18xx.h	23170;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_18_Msk	inc/lpc18xx.h	23173;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_18_Pos	inc/lpc18xx.h	23172;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_19_Msk	inc/lpc18xx.h	23175;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_19_Pos	inc/lpc18xx.h	23174;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_1_Msk	inc/lpc18xx.h	23139;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_1_Pos	inc/lpc18xx.h	23138;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_20_Msk	inc/lpc18xx.h	23177;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_20_Pos	inc/lpc18xx.h	23176;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_21_Msk	inc/lpc18xx.h	23179;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_21_Pos	inc/lpc18xx.h	23178;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_22_Msk	inc/lpc18xx.h	23181;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_22_Pos	inc/lpc18xx.h	23180;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_23_Msk	inc/lpc18xx.h	23183;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_23_Pos	inc/lpc18xx.h	23182;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_24_Msk	inc/lpc18xx.h	23185;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_24_Pos	inc/lpc18xx.h	23184;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_25_Msk	inc/lpc18xx.h	23187;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_25_Pos	inc/lpc18xx.h	23186;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_26_Msk	inc/lpc18xx.h	23189;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_26_Pos	inc/lpc18xx.h	23188;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_27_Msk	inc/lpc18xx.h	23191;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_27_Pos	inc/lpc18xx.h	23190;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_28_Msk	inc/lpc18xx.h	23193;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_28_Pos	inc/lpc18xx.h	23192;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_29_Msk	inc/lpc18xx.h	23195;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_29_Pos	inc/lpc18xx.h	23194;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_2_Msk	inc/lpc18xx.h	23141;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_2_Pos	inc/lpc18xx.h	23140;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_30_Msk	inc/lpc18xx.h	23197;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_30_Pos	inc/lpc18xx.h	23196;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_31_Msk	inc/lpc18xx.h	23199;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_31_Pos	inc/lpc18xx.h	23198;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_3_Msk	inc/lpc18xx.h	23143;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_3_Pos	inc/lpc18xx.h	23142;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_4_Msk	inc/lpc18xx.h	23145;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_4_Pos	inc/lpc18xx.h	23144;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_5_Msk	inc/lpc18xx.h	23147;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_5_Pos	inc/lpc18xx.h	23146;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_6_Msk	inc/lpc18xx.h	23149;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_6_Pos	inc/lpc18xx.h	23148;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_7_Msk	inc/lpc18xx.h	23151;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_7_Pos	inc/lpc18xx.h	23150;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_8_Msk	inc/lpc18xx.h	23153;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_8_Pos	inc/lpc18xx.h	23152;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_9_Msk	inc/lpc18xx.h	23155;"	d
GPIO_GROUP_INT1_PORT_POL6_POL_9_Pos	inc/lpc18xx.h	23154;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_0_Msk	inc/lpc18xx.h	23203;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_0_Pos	inc/lpc18xx.h	23202;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_10_Msk	inc/lpc18xx.h	23223;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_10_Pos	inc/lpc18xx.h	23222;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_11_Msk	inc/lpc18xx.h	23225;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_11_Pos	inc/lpc18xx.h	23224;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_12_Msk	inc/lpc18xx.h	23227;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_12_Pos	inc/lpc18xx.h	23226;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_13_Msk	inc/lpc18xx.h	23229;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_13_Pos	inc/lpc18xx.h	23228;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_14_Msk	inc/lpc18xx.h	23231;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_14_Pos	inc/lpc18xx.h	23230;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_15_Msk	inc/lpc18xx.h	23233;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_15_Pos	inc/lpc18xx.h	23232;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_16_Msk	inc/lpc18xx.h	23235;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_16_Pos	inc/lpc18xx.h	23234;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_17_Msk	inc/lpc18xx.h	23237;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_17_Pos	inc/lpc18xx.h	23236;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_18_Msk	inc/lpc18xx.h	23239;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_18_Pos	inc/lpc18xx.h	23238;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_19_Msk	inc/lpc18xx.h	23241;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_19_Pos	inc/lpc18xx.h	23240;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_1_Msk	inc/lpc18xx.h	23205;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_1_Pos	inc/lpc18xx.h	23204;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_20_Msk	inc/lpc18xx.h	23243;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_20_Pos	inc/lpc18xx.h	23242;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_21_Msk	inc/lpc18xx.h	23245;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_21_Pos	inc/lpc18xx.h	23244;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_22_Msk	inc/lpc18xx.h	23247;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_22_Pos	inc/lpc18xx.h	23246;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_23_Msk	inc/lpc18xx.h	23249;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_23_Pos	inc/lpc18xx.h	23248;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_24_Msk	inc/lpc18xx.h	23251;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_24_Pos	inc/lpc18xx.h	23250;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_25_Msk	inc/lpc18xx.h	23253;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_25_Pos	inc/lpc18xx.h	23252;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_26_Msk	inc/lpc18xx.h	23255;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_26_Pos	inc/lpc18xx.h	23254;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_27_Msk	inc/lpc18xx.h	23257;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_27_Pos	inc/lpc18xx.h	23256;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_28_Msk	inc/lpc18xx.h	23259;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_28_Pos	inc/lpc18xx.h	23258;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_29_Msk	inc/lpc18xx.h	23261;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_29_Pos	inc/lpc18xx.h	23260;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_2_Msk	inc/lpc18xx.h	23207;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_2_Pos	inc/lpc18xx.h	23206;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_30_Msk	inc/lpc18xx.h	23263;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_30_Pos	inc/lpc18xx.h	23262;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_31_Msk	inc/lpc18xx.h	23265;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_31_Pos	inc/lpc18xx.h	23264;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_3_Msk	inc/lpc18xx.h	23209;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_3_Pos	inc/lpc18xx.h	23208;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_4_Msk	inc/lpc18xx.h	23211;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_4_Pos	inc/lpc18xx.h	23210;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_5_Msk	inc/lpc18xx.h	23213;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_5_Pos	inc/lpc18xx.h	23212;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_6_Msk	inc/lpc18xx.h	23215;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_6_Pos	inc/lpc18xx.h	23214;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_7_Msk	inc/lpc18xx.h	23217;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_7_Pos	inc/lpc18xx.h	23216;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_8_Msk	inc/lpc18xx.h	23219;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_8_Pos	inc/lpc18xx.h	23218;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_9_Msk	inc/lpc18xx.h	23221;"	d
GPIO_GROUP_INT1_PORT_POL7_POL_9_Pos	inc/lpc18xx.h	23220;"	d
GPIO_GROUP_INTn_CTRL_COMB_Msk	inc/lpc18xx.h	21665;"	d
GPIO_GROUP_INTn_CTRL_COMB_Pos	inc/lpc18xx.h	21664;"	d
GPIO_GROUP_INTn_CTRL_INT_Msk	inc/lpc18xx.h	21663;"	d
GPIO_GROUP_INTn_CTRL_INT_Pos	inc/lpc18xx.h	21662;"	d
GPIO_GROUP_INTn_CTRL_TRIG_Msk	inc/lpc18xx.h	21667;"	d
GPIO_GROUP_INTn_CTRL_TRIG_Pos	inc/lpc18xx.h	21666;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_0_Msk	inc/lpc18xx.h	22199;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_0_Pos	inc/lpc18xx.h	22198;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_10_Msk	inc/lpc18xx.h	22219;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_10_Pos	inc/lpc18xx.h	22218;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_11_Msk	inc/lpc18xx.h	22221;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_11_Pos	inc/lpc18xx.h	22220;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_12_Msk	inc/lpc18xx.h	22223;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_12_Pos	inc/lpc18xx.h	22222;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_13_Msk	inc/lpc18xx.h	22225;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_13_Pos	inc/lpc18xx.h	22224;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_14_Msk	inc/lpc18xx.h	22227;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_14_Pos	inc/lpc18xx.h	22226;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_15_Msk	inc/lpc18xx.h	22229;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_15_Pos	inc/lpc18xx.h	22228;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_16_Msk	inc/lpc18xx.h	22231;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_16_Pos	inc/lpc18xx.h	22230;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_17_Msk	inc/lpc18xx.h	22233;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_17_Pos	inc/lpc18xx.h	22232;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_18_Msk	inc/lpc18xx.h	22235;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_18_Pos	inc/lpc18xx.h	22234;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_19_Msk	inc/lpc18xx.h	22237;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_19_Pos	inc/lpc18xx.h	22236;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_1_Msk	inc/lpc18xx.h	22201;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_1_Pos	inc/lpc18xx.h	22200;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_20_Msk	inc/lpc18xx.h	22239;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_20_Pos	inc/lpc18xx.h	22238;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_21_Msk	inc/lpc18xx.h	22241;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_21_Pos	inc/lpc18xx.h	22240;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_22_Msk	inc/lpc18xx.h	22243;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_22_Pos	inc/lpc18xx.h	22242;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_23_Msk	inc/lpc18xx.h	22245;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_23_Pos	inc/lpc18xx.h	22244;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_24_Msk	inc/lpc18xx.h	22247;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_24_Pos	inc/lpc18xx.h	22246;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_25_Msk	inc/lpc18xx.h	22249;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_25_Pos	inc/lpc18xx.h	22248;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_26_Msk	inc/lpc18xx.h	22251;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_26_Pos	inc/lpc18xx.h	22250;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_27_Msk	inc/lpc18xx.h	22253;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_27_Pos	inc/lpc18xx.h	22252;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_28_Msk	inc/lpc18xx.h	22255;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_28_Pos	inc/lpc18xx.h	22254;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_29_Msk	inc/lpc18xx.h	22257;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_29_Pos	inc/lpc18xx.h	22256;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_2_Msk	inc/lpc18xx.h	22203;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_2_Pos	inc/lpc18xx.h	22202;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_30_Msk	inc/lpc18xx.h	22259;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_30_Pos	inc/lpc18xx.h	22258;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_31_Msk	inc/lpc18xx.h	22261;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_31_Pos	inc/lpc18xx.h	22260;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_3_Msk	inc/lpc18xx.h	22205;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_3_Pos	inc/lpc18xx.h	22204;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_4_Msk	inc/lpc18xx.h	22207;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_4_Pos	inc/lpc18xx.h	22206;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_5_Msk	inc/lpc18xx.h	22209;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_5_Pos	inc/lpc18xx.h	22208;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_6_Msk	inc/lpc18xx.h	22211;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_6_Pos	inc/lpc18xx.h	22210;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_7_Msk	inc/lpc18xx.h	22213;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_7_Pos	inc/lpc18xx.h	22212;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_8_Msk	inc/lpc18xx.h	22215;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_8_Pos	inc/lpc18xx.h	22214;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_9_Msk	inc/lpc18xx.h	22217;"	d
GPIO_GROUP_INTn_PORT_ENA0_ENA_9_Pos	inc/lpc18xx.h	22216;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_0_Msk	inc/lpc18xx.h	22265;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_0_Pos	inc/lpc18xx.h	22264;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_10_Msk	inc/lpc18xx.h	22285;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_10_Pos	inc/lpc18xx.h	22284;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_11_Msk	inc/lpc18xx.h	22287;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_11_Pos	inc/lpc18xx.h	22286;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_12_Msk	inc/lpc18xx.h	22289;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_12_Pos	inc/lpc18xx.h	22288;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_13_Msk	inc/lpc18xx.h	22291;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_13_Pos	inc/lpc18xx.h	22290;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_14_Msk	inc/lpc18xx.h	22293;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_14_Pos	inc/lpc18xx.h	22292;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_15_Msk	inc/lpc18xx.h	22295;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_15_Pos	inc/lpc18xx.h	22294;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_16_Msk	inc/lpc18xx.h	22297;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_16_Pos	inc/lpc18xx.h	22296;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_17_Msk	inc/lpc18xx.h	22299;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_17_Pos	inc/lpc18xx.h	22298;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_18_Msk	inc/lpc18xx.h	22301;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_18_Pos	inc/lpc18xx.h	22300;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_19_Msk	inc/lpc18xx.h	22303;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_19_Pos	inc/lpc18xx.h	22302;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_1_Msk	inc/lpc18xx.h	22267;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_1_Pos	inc/lpc18xx.h	22266;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_20_Msk	inc/lpc18xx.h	22305;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_20_Pos	inc/lpc18xx.h	22304;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_21_Msk	inc/lpc18xx.h	22307;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_21_Pos	inc/lpc18xx.h	22306;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_22_Msk	inc/lpc18xx.h	22309;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_22_Pos	inc/lpc18xx.h	22308;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_23_Msk	inc/lpc18xx.h	22311;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_23_Pos	inc/lpc18xx.h	22310;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_24_Msk	inc/lpc18xx.h	22313;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_24_Pos	inc/lpc18xx.h	22312;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_25_Msk	inc/lpc18xx.h	22315;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_25_Pos	inc/lpc18xx.h	22314;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_26_Msk	inc/lpc18xx.h	22317;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_26_Pos	inc/lpc18xx.h	22316;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_27_Msk	inc/lpc18xx.h	22319;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_27_Pos	inc/lpc18xx.h	22318;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_28_Msk	inc/lpc18xx.h	22321;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_28_Pos	inc/lpc18xx.h	22320;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_29_Msk	inc/lpc18xx.h	22323;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_29_Pos	inc/lpc18xx.h	22322;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_2_Msk	inc/lpc18xx.h	22269;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_2_Pos	inc/lpc18xx.h	22268;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_30_Msk	inc/lpc18xx.h	22325;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_30_Pos	inc/lpc18xx.h	22324;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_31_Msk	inc/lpc18xx.h	22327;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_31_Pos	inc/lpc18xx.h	22326;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_3_Msk	inc/lpc18xx.h	22271;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_3_Pos	inc/lpc18xx.h	22270;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_4_Msk	inc/lpc18xx.h	22273;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_4_Pos	inc/lpc18xx.h	22272;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_5_Msk	inc/lpc18xx.h	22275;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_5_Pos	inc/lpc18xx.h	22274;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_6_Msk	inc/lpc18xx.h	22277;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_6_Pos	inc/lpc18xx.h	22276;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_7_Msk	inc/lpc18xx.h	22279;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_7_Pos	inc/lpc18xx.h	22278;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_8_Msk	inc/lpc18xx.h	22281;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_8_Pos	inc/lpc18xx.h	22280;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_9_Msk	inc/lpc18xx.h	22283;"	d
GPIO_GROUP_INTn_PORT_ENA1_ENA_9_Pos	inc/lpc18xx.h	22282;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_0_Msk	inc/lpc18xx.h	22331;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_0_Pos	inc/lpc18xx.h	22330;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_10_Msk	inc/lpc18xx.h	22351;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_10_Pos	inc/lpc18xx.h	22350;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_11_Msk	inc/lpc18xx.h	22353;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_11_Pos	inc/lpc18xx.h	22352;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_12_Msk	inc/lpc18xx.h	22355;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_12_Pos	inc/lpc18xx.h	22354;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_13_Msk	inc/lpc18xx.h	22357;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_13_Pos	inc/lpc18xx.h	22356;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_14_Msk	inc/lpc18xx.h	22359;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_14_Pos	inc/lpc18xx.h	22358;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_15_Msk	inc/lpc18xx.h	22361;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_15_Pos	inc/lpc18xx.h	22360;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_16_Msk	inc/lpc18xx.h	22363;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_16_Pos	inc/lpc18xx.h	22362;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_17_Msk	inc/lpc18xx.h	22365;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_17_Pos	inc/lpc18xx.h	22364;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_18_Msk	inc/lpc18xx.h	22367;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_18_Pos	inc/lpc18xx.h	22366;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_19_Msk	inc/lpc18xx.h	22369;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_19_Pos	inc/lpc18xx.h	22368;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_1_Msk	inc/lpc18xx.h	22333;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_1_Pos	inc/lpc18xx.h	22332;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_20_Msk	inc/lpc18xx.h	22371;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_20_Pos	inc/lpc18xx.h	22370;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_21_Msk	inc/lpc18xx.h	22373;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_21_Pos	inc/lpc18xx.h	22372;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_22_Msk	inc/lpc18xx.h	22375;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_22_Pos	inc/lpc18xx.h	22374;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_23_Msk	inc/lpc18xx.h	22377;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_23_Pos	inc/lpc18xx.h	22376;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_24_Msk	inc/lpc18xx.h	22379;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_24_Pos	inc/lpc18xx.h	22378;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_25_Msk	inc/lpc18xx.h	22381;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_25_Pos	inc/lpc18xx.h	22380;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_26_Msk	inc/lpc18xx.h	22383;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_26_Pos	inc/lpc18xx.h	22382;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_27_Msk	inc/lpc18xx.h	22385;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_27_Pos	inc/lpc18xx.h	22384;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_28_Msk	inc/lpc18xx.h	22387;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_28_Pos	inc/lpc18xx.h	22386;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_29_Msk	inc/lpc18xx.h	22389;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_29_Pos	inc/lpc18xx.h	22388;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_2_Msk	inc/lpc18xx.h	22335;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_2_Pos	inc/lpc18xx.h	22334;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_30_Msk	inc/lpc18xx.h	22391;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_30_Pos	inc/lpc18xx.h	22390;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_31_Msk	inc/lpc18xx.h	22393;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_31_Pos	inc/lpc18xx.h	22392;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_3_Msk	inc/lpc18xx.h	22337;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_3_Pos	inc/lpc18xx.h	22336;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_4_Msk	inc/lpc18xx.h	22339;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_4_Pos	inc/lpc18xx.h	22338;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_5_Msk	inc/lpc18xx.h	22341;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_5_Pos	inc/lpc18xx.h	22340;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_6_Msk	inc/lpc18xx.h	22343;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_6_Pos	inc/lpc18xx.h	22342;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_7_Msk	inc/lpc18xx.h	22345;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_7_Pos	inc/lpc18xx.h	22344;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_8_Msk	inc/lpc18xx.h	22347;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_8_Pos	inc/lpc18xx.h	22346;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_9_Msk	inc/lpc18xx.h	22349;"	d
GPIO_GROUP_INTn_PORT_ENA2_ENA_9_Pos	inc/lpc18xx.h	22348;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_0_Msk	inc/lpc18xx.h	22397;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_0_Pos	inc/lpc18xx.h	22396;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_10_Msk	inc/lpc18xx.h	22417;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_10_Pos	inc/lpc18xx.h	22416;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_11_Msk	inc/lpc18xx.h	22419;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_11_Pos	inc/lpc18xx.h	22418;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_12_Msk	inc/lpc18xx.h	22421;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_12_Pos	inc/lpc18xx.h	22420;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_13_Msk	inc/lpc18xx.h	22423;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_13_Pos	inc/lpc18xx.h	22422;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_14_Msk	inc/lpc18xx.h	22425;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_14_Pos	inc/lpc18xx.h	22424;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_15_Msk	inc/lpc18xx.h	22427;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_15_Pos	inc/lpc18xx.h	22426;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_16_Msk	inc/lpc18xx.h	22429;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_16_Pos	inc/lpc18xx.h	22428;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_17_Msk	inc/lpc18xx.h	22431;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_17_Pos	inc/lpc18xx.h	22430;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_18_Msk	inc/lpc18xx.h	22433;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_18_Pos	inc/lpc18xx.h	22432;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_19_Msk	inc/lpc18xx.h	22435;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_19_Pos	inc/lpc18xx.h	22434;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_1_Msk	inc/lpc18xx.h	22399;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_1_Pos	inc/lpc18xx.h	22398;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_20_Msk	inc/lpc18xx.h	22437;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_20_Pos	inc/lpc18xx.h	22436;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_21_Msk	inc/lpc18xx.h	22439;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_21_Pos	inc/lpc18xx.h	22438;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_22_Msk	inc/lpc18xx.h	22441;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_22_Pos	inc/lpc18xx.h	22440;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_23_Msk	inc/lpc18xx.h	22443;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_23_Pos	inc/lpc18xx.h	22442;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_24_Msk	inc/lpc18xx.h	22445;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_24_Pos	inc/lpc18xx.h	22444;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_25_Msk	inc/lpc18xx.h	22447;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_25_Pos	inc/lpc18xx.h	22446;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_26_Msk	inc/lpc18xx.h	22449;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_26_Pos	inc/lpc18xx.h	22448;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_27_Msk	inc/lpc18xx.h	22451;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_27_Pos	inc/lpc18xx.h	22450;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_28_Msk	inc/lpc18xx.h	22453;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_28_Pos	inc/lpc18xx.h	22452;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_29_Msk	inc/lpc18xx.h	22455;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_29_Pos	inc/lpc18xx.h	22454;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_2_Msk	inc/lpc18xx.h	22401;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_2_Pos	inc/lpc18xx.h	22400;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_30_Msk	inc/lpc18xx.h	22457;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_30_Pos	inc/lpc18xx.h	22456;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_31_Msk	inc/lpc18xx.h	22459;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_31_Pos	inc/lpc18xx.h	22458;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_3_Msk	inc/lpc18xx.h	22403;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_3_Pos	inc/lpc18xx.h	22402;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_4_Msk	inc/lpc18xx.h	22405;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_4_Pos	inc/lpc18xx.h	22404;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_5_Msk	inc/lpc18xx.h	22407;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_5_Pos	inc/lpc18xx.h	22406;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_6_Msk	inc/lpc18xx.h	22409;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_6_Pos	inc/lpc18xx.h	22408;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_7_Msk	inc/lpc18xx.h	22411;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_7_Pos	inc/lpc18xx.h	22410;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_8_Msk	inc/lpc18xx.h	22413;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_8_Pos	inc/lpc18xx.h	22412;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_9_Msk	inc/lpc18xx.h	22415;"	d
GPIO_GROUP_INTn_PORT_ENA3_ENA_9_Pos	inc/lpc18xx.h	22414;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_0_Msk	inc/lpc18xx.h	22463;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_0_Pos	inc/lpc18xx.h	22462;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_10_Msk	inc/lpc18xx.h	22483;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_10_Pos	inc/lpc18xx.h	22482;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_11_Msk	inc/lpc18xx.h	22485;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_11_Pos	inc/lpc18xx.h	22484;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_12_Msk	inc/lpc18xx.h	22487;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_12_Pos	inc/lpc18xx.h	22486;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_13_Msk	inc/lpc18xx.h	22489;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_13_Pos	inc/lpc18xx.h	22488;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_14_Msk	inc/lpc18xx.h	22491;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_14_Pos	inc/lpc18xx.h	22490;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_15_Msk	inc/lpc18xx.h	22493;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_15_Pos	inc/lpc18xx.h	22492;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_16_Msk	inc/lpc18xx.h	22495;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_16_Pos	inc/lpc18xx.h	22494;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_17_Msk	inc/lpc18xx.h	22497;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_17_Pos	inc/lpc18xx.h	22496;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_18_Msk	inc/lpc18xx.h	22499;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_18_Pos	inc/lpc18xx.h	22498;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_19_Msk	inc/lpc18xx.h	22501;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_19_Pos	inc/lpc18xx.h	22500;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_1_Msk	inc/lpc18xx.h	22465;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_1_Pos	inc/lpc18xx.h	22464;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_20_Msk	inc/lpc18xx.h	22503;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_20_Pos	inc/lpc18xx.h	22502;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_21_Msk	inc/lpc18xx.h	22505;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_21_Pos	inc/lpc18xx.h	22504;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_22_Msk	inc/lpc18xx.h	22507;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_22_Pos	inc/lpc18xx.h	22506;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_23_Msk	inc/lpc18xx.h	22509;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_23_Pos	inc/lpc18xx.h	22508;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_24_Msk	inc/lpc18xx.h	22511;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_24_Pos	inc/lpc18xx.h	22510;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_25_Msk	inc/lpc18xx.h	22513;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_25_Pos	inc/lpc18xx.h	22512;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_26_Msk	inc/lpc18xx.h	22515;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_26_Pos	inc/lpc18xx.h	22514;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_27_Msk	inc/lpc18xx.h	22517;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_27_Pos	inc/lpc18xx.h	22516;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_28_Msk	inc/lpc18xx.h	22519;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_28_Pos	inc/lpc18xx.h	22518;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_29_Msk	inc/lpc18xx.h	22521;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_29_Pos	inc/lpc18xx.h	22520;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_2_Msk	inc/lpc18xx.h	22467;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_2_Pos	inc/lpc18xx.h	22466;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_30_Msk	inc/lpc18xx.h	22523;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_30_Pos	inc/lpc18xx.h	22522;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_31_Msk	inc/lpc18xx.h	22525;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_31_Pos	inc/lpc18xx.h	22524;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_3_Msk	inc/lpc18xx.h	22469;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_3_Pos	inc/lpc18xx.h	22468;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_4_Msk	inc/lpc18xx.h	22471;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_4_Pos	inc/lpc18xx.h	22470;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_5_Msk	inc/lpc18xx.h	22473;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_5_Pos	inc/lpc18xx.h	22472;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_6_Msk	inc/lpc18xx.h	22475;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_6_Pos	inc/lpc18xx.h	22474;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_7_Msk	inc/lpc18xx.h	22477;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_7_Pos	inc/lpc18xx.h	22476;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_8_Msk	inc/lpc18xx.h	22479;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_8_Pos	inc/lpc18xx.h	22478;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_9_Msk	inc/lpc18xx.h	22481;"	d
GPIO_GROUP_INTn_PORT_ENA4_ENA_9_Pos	inc/lpc18xx.h	22480;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_0_Msk	inc/lpc18xx.h	22529;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_0_Pos	inc/lpc18xx.h	22528;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_10_Msk	inc/lpc18xx.h	22549;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_10_Pos	inc/lpc18xx.h	22548;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_11_Msk	inc/lpc18xx.h	22551;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_11_Pos	inc/lpc18xx.h	22550;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_12_Msk	inc/lpc18xx.h	22553;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_12_Pos	inc/lpc18xx.h	22552;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_13_Msk	inc/lpc18xx.h	22555;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_13_Pos	inc/lpc18xx.h	22554;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_14_Msk	inc/lpc18xx.h	22557;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_14_Pos	inc/lpc18xx.h	22556;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_15_Msk	inc/lpc18xx.h	22559;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_15_Pos	inc/lpc18xx.h	22558;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_16_Msk	inc/lpc18xx.h	22561;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_16_Pos	inc/lpc18xx.h	22560;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_17_Msk	inc/lpc18xx.h	22563;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_17_Pos	inc/lpc18xx.h	22562;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_18_Msk	inc/lpc18xx.h	22565;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_18_Pos	inc/lpc18xx.h	22564;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_19_Msk	inc/lpc18xx.h	22567;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_19_Pos	inc/lpc18xx.h	22566;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_1_Msk	inc/lpc18xx.h	22531;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_1_Pos	inc/lpc18xx.h	22530;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_20_Msk	inc/lpc18xx.h	22569;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_20_Pos	inc/lpc18xx.h	22568;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_21_Msk	inc/lpc18xx.h	22571;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_21_Pos	inc/lpc18xx.h	22570;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_22_Msk	inc/lpc18xx.h	22573;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_22_Pos	inc/lpc18xx.h	22572;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_23_Msk	inc/lpc18xx.h	22575;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_23_Pos	inc/lpc18xx.h	22574;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_24_Msk	inc/lpc18xx.h	22577;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_24_Pos	inc/lpc18xx.h	22576;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_25_Msk	inc/lpc18xx.h	22579;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_25_Pos	inc/lpc18xx.h	22578;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_26_Msk	inc/lpc18xx.h	22581;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_26_Pos	inc/lpc18xx.h	22580;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_27_Msk	inc/lpc18xx.h	22583;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_27_Pos	inc/lpc18xx.h	22582;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_28_Msk	inc/lpc18xx.h	22585;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_28_Pos	inc/lpc18xx.h	22584;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_29_Msk	inc/lpc18xx.h	22587;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_29_Pos	inc/lpc18xx.h	22586;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_2_Msk	inc/lpc18xx.h	22533;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_2_Pos	inc/lpc18xx.h	22532;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_30_Msk	inc/lpc18xx.h	22589;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_30_Pos	inc/lpc18xx.h	22588;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_31_Msk	inc/lpc18xx.h	22591;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_31_Pos	inc/lpc18xx.h	22590;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_3_Msk	inc/lpc18xx.h	22535;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_3_Pos	inc/lpc18xx.h	22534;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_4_Msk	inc/lpc18xx.h	22537;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_4_Pos	inc/lpc18xx.h	22536;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_5_Msk	inc/lpc18xx.h	22539;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_5_Pos	inc/lpc18xx.h	22538;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_6_Msk	inc/lpc18xx.h	22541;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_6_Pos	inc/lpc18xx.h	22540;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_7_Msk	inc/lpc18xx.h	22543;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_7_Pos	inc/lpc18xx.h	22542;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_8_Msk	inc/lpc18xx.h	22545;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_8_Pos	inc/lpc18xx.h	22544;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_9_Msk	inc/lpc18xx.h	22547;"	d
GPIO_GROUP_INTn_PORT_ENA5_ENA_9_Pos	inc/lpc18xx.h	22546;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_0_Msk	inc/lpc18xx.h	22595;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_0_Pos	inc/lpc18xx.h	22594;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_10_Msk	inc/lpc18xx.h	22615;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_10_Pos	inc/lpc18xx.h	22614;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_11_Msk	inc/lpc18xx.h	22617;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_11_Pos	inc/lpc18xx.h	22616;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_12_Msk	inc/lpc18xx.h	22619;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_12_Pos	inc/lpc18xx.h	22618;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_13_Msk	inc/lpc18xx.h	22621;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_13_Pos	inc/lpc18xx.h	22620;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_14_Msk	inc/lpc18xx.h	22623;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_14_Pos	inc/lpc18xx.h	22622;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_15_Msk	inc/lpc18xx.h	22625;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_15_Pos	inc/lpc18xx.h	22624;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_16_Msk	inc/lpc18xx.h	22627;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_16_Pos	inc/lpc18xx.h	22626;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_17_Msk	inc/lpc18xx.h	22629;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_17_Pos	inc/lpc18xx.h	22628;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_18_Msk	inc/lpc18xx.h	22631;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_18_Pos	inc/lpc18xx.h	22630;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_19_Msk	inc/lpc18xx.h	22633;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_19_Pos	inc/lpc18xx.h	22632;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_1_Msk	inc/lpc18xx.h	22597;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_1_Pos	inc/lpc18xx.h	22596;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_20_Msk	inc/lpc18xx.h	22635;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_20_Pos	inc/lpc18xx.h	22634;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_21_Msk	inc/lpc18xx.h	22637;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_21_Pos	inc/lpc18xx.h	22636;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_22_Msk	inc/lpc18xx.h	22639;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_22_Pos	inc/lpc18xx.h	22638;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_23_Msk	inc/lpc18xx.h	22641;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_23_Pos	inc/lpc18xx.h	22640;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_24_Msk	inc/lpc18xx.h	22643;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_24_Pos	inc/lpc18xx.h	22642;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_25_Msk	inc/lpc18xx.h	22645;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_25_Pos	inc/lpc18xx.h	22644;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_26_Msk	inc/lpc18xx.h	22647;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_26_Pos	inc/lpc18xx.h	22646;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_27_Msk	inc/lpc18xx.h	22649;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_27_Pos	inc/lpc18xx.h	22648;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_28_Msk	inc/lpc18xx.h	22651;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_28_Pos	inc/lpc18xx.h	22650;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_29_Msk	inc/lpc18xx.h	22653;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_29_Pos	inc/lpc18xx.h	22652;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_2_Msk	inc/lpc18xx.h	22599;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_2_Pos	inc/lpc18xx.h	22598;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_30_Msk	inc/lpc18xx.h	22655;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_30_Pos	inc/lpc18xx.h	22654;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_31_Msk	inc/lpc18xx.h	22657;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_31_Pos	inc/lpc18xx.h	22656;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_3_Msk	inc/lpc18xx.h	22601;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_3_Pos	inc/lpc18xx.h	22600;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_4_Msk	inc/lpc18xx.h	22603;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_4_Pos	inc/lpc18xx.h	22602;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_5_Msk	inc/lpc18xx.h	22605;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_5_Pos	inc/lpc18xx.h	22604;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_6_Msk	inc/lpc18xx.h	22607;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_6_Pos	inc/lpc18xx.h	22606;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_7_Msk	inc/lpc18xx.h	22609;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_7_Pos	inc/lpc18xx.h	22608;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_8_Msk	inc/lpc18xx.h	22611;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_8_Pos	inc/lpc18xx.h	22610;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_9_Msk	inc/lpc18xx.h	22613;"	d
GPIO_GROUP_INTn_PORT_ENA6_ENA_9_Pos	inc/lpc18xx.h	22612;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_0_Msk	inc/lpc18xx.h	22661;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_0_Pos	inc/lpc18xx.h	22660;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_10_Msk	inc/lpc18xx.h	22681;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_10_Pos	inc/lpc18xx.h	22680;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_11_Msk	inc/lpc18xx.h	22683;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_11_Pos	inc/lpc18xx.h	22682;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_12_Msk	inc/lpc18xx.h	22685;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_12_Pos	inc/lpc18xx.h	22684;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_13_Msk	inc/lpc18xx.h	22687;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_13_Pos	inc/lpc18xx.h	22686;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_14_Msk	inc/lpc18xx.h	22689;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_14_Pos	inc/lpc18xx.h	22688;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_15_Msk	inc/lpc18xx.h	22691;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_15_Pos	inc/lpc18xx.h	22690;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_16_Msk	inc/lpc18xx.h	22693;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_16_Pos	inc/lpc18xx.h	22692;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_17_Msk	inc/lpc18xx.h	22695;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_17_Pos	inc/lpc18xx.h	22694;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_18_Msk	inc/lpc18xx.h	22697;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_18_Pos	inc/lpc18xx.h	22696;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_19_Msk	inc/lpc18xx.h	22699;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_19_Pos	inc/lpc18xx.h	22698;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_1_Msk	inc/lpc18xx.h	22663;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_1_Pos	inc/lpc18xx.h	22662;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_20_Msk	inc/lpc18xx.h	22701;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_20_Pos	inc/lpc18xx.h	22700;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_21_Msk	inc/lpc18xx.h	22703;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_21_Pos	inc/lpc18xx.h	22702;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_22_Msk	inc/lpc18xx.h	22705;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_22_Pos	inc/lpc18xx.h	22704;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_23_Msk	inc/lpc18xx.h	22707;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_23_Pos	inc/lpc18xx.h	22706;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_24_Msk	inc/lpc18xx.h	22709;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_24_Pos	inc/lpc18xx.h	22708;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_25_Msk	inc/lpc18xx.h	22711;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_25_Pos	inc/lpc18xx.h	22710;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_26_Msk	inc/lpc18xx.h	22713;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_26_Pos	inc/lpc18xx.h	22712;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_27_Msk	inc/lpc18xx.h	22715;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_27_Pos	inc/lpc18xx.h	22714;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_28_Msk	inc/lpc18xx.h	22717;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_28_Pos	inc/lpc18xx.h	22716;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_29_Msk	inc/lpc18xx.h	22719;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_29_Pos	inc/lpc18xx.h	22718;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_2_Msk	inc/lpc18xx.h	22665;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_2_Pos	inc/lpc18xx.h	22664;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_30_Msk	inc/lpc18xx.h	22721;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_30_Pos	inc/lpc18xx.h	22720;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_31_Msk	inc/lpc18xx.h	22723;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_31_Pos	inc/lpc18xx.h	22722;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_3_Msk	inc/lpc18xx.h	22667;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_3_Pos	inc/lpc18xx.h	22666;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_4_Msk	inc/lpc18xx.h	22669;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_4_Pos	inc/lpc18xx.h	22668;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_5_Msk	inc/lpc18xx.h	22671;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_5_Pos	inc/lpc18xx.h	22670;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_6_Msk	inc/lpc18xx.h	22673;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_6_Pos	inc/lpc18xx.h	22672;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_7_Msk	inc/lpc18xx.h	22675;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_7_Pos	inc/lpc18xx.h	22674;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_8_Msk	inc/lpc18xx.h	22677;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_8_Pos	inc/lpc18xx.h	22676;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_9_Msk	inc/lpc18xx.h	22679;"	d
GPIO_GROUP_INTn_PORT_ENA7_ENA_9_Pos	inc/lpc18xx.h	22678;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_0_Msk	inc/lpc18xx.h	21671;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_0_Pos	inc/lpc18xx.h	21670;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_10_Msk	inc/lpc18xx.h	21691;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_10_Pos	inc/lpc18xx.h	21690;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_11_Msk	inc/lpc18xx.h	21693;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_11_Pos	inc/lpc18xx.h	21692;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_12_Msk	inc/lpc18xx.h	21695;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_12_Pos	inc/lpc18xx.h	21694;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_13_Msk	inc/lpc18xx.h	21697;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_13_Pos	inc/lpc18xx.h	21696;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_14_Msk	inc/lpc18xx.h	21699;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_14_Pos	inc/lpc18xx.h	21698;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_15_Msk	inc/lpc18xx.h	21701;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_15_Pos	inc/lpc18xx.h	21700;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_16_Msk	inc/lpc18xx.h	21703;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_16_Pos	inc/lpc18xx.h	21702;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_17_Msk	inc/lpc18xx.h	21705;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_17_Pos	inc/lpc18xx.h	21704;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_18_Msk	inc/lpc18xx.h	21707;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_18_Pos	inc/lpc18xx.h	21706;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_19_Msk	inc/lpc18xx.h	21709;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_19_Pos	inc/lpc18xx.h	21708;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_1_Msk	inc/lpc18xx.h	21673;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_1_Pos	inc/lpc18xx.h	21672;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_20_Msk	inc/lpc18xx.h	21711;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_20_Pos	inc/lpc18xx.h	21710;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_21_Msk	inc/lpc18xx.h	21713;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_21_Pos	inc/lpc18xx.h	21712;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_22_Msk	inc/lpc18xx.h	21715;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_22_Pos	inc/lpc18xx.h	21714;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_23_Msk	inc/lpc18xx.h	21717;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_23_Pos	inc/lpc18xx.h	21716;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_24_Msk	inc/lpc18xx.h	21719;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_24_Pos	inc/lpc18xx.h	21718;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_25_Msk	inc/lpc18xx.h	21721;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_25_Pos	inc/lpc18xx.h	21720;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_26_Msk	inc/lpc18xx.h	21723;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_26_Pos	inc/lpc18xx.h	21722;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_27_Msk	inc/lpc18xx.h	21725;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_27_Pos	inc/lpc18xx.h	21724;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_28_Msk	inc/lpc18xx.h	21727;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_28_Pos	inc/lpc18xx.h	21726;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_29_Msk	inc/lpc18xx.h	21729;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_29_Pos	inc/lpc18xx.h	21728;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_2_Msk	inc/lpc18xx.h	21675;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_2_Pos	inc/lpc18xx.h	21674;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_30_Msk	inc/lpc18xx.h	21731;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_30_Pos	inc/lpc18xx.h	21730;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_31_Msk	inc/lpc18xx.h	21733;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_31_Pos	inc/lpc18xx.h	21732;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_3_Msk	inc/lpc18xx.h	21677;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_3_Pos	inc/lpc18xx.h	21676;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_4_Msk	inc/lpc18xx.h	21679;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_4_Pos	inc/lpc18xx.h	21678;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_5_Msk	inc/lpc18xx.h	21681;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_5_Pos	inc/lpc18xx.h	21680;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_6_Msk	inc/lpc18xx.h	21683;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_6_Pos	inc/lpc18xx.h	21682;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_7_Msk	inc/lpc18xx.h	21685;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_7_Pos	inc/lpc18xx.h	21684;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_8_Msk	inc/lpc18xx.h	21687;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_8_Pos	inc/lpc18xx.h	21686;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_9_Msk	inc/lpc18xx.h	21689;"	d
GPIO_GROUP_INTn_PORT_POL0_POL_9_Pos	inc/lpc18xx.h	21688;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_0_Msk	inc/lpc18xx.h	21737;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_0_Pos	inc/lpc18xx.h	21736;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_10_Msk	inc/lpc18xx.h	21757;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_10_Pos	inc/lpc18xx.h	21756;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_11_Msk	inc/lpc18xx.h	21759;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_11_Pos	inc/lpc18xx.h	21758;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_12_Msk	inc/lpc18xx.h	21761;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_12_Pos	inc/lpc18xx.h	21760;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_13_Msk	inc/lpc18xx.h	21763;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_13_Pos	inc/lpc18xx.h	21762;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_14_Msk	inc/lpc18xx.h	21765;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_14_Pos	inc/lpc18xx.h	21764;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_15_Msk	inc/lpc18xx.h	21767;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_15_Pos	inc/lpc18xx.h	21766;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_16_Msk	inc/lpc18xx.h	21769;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_16_Pos	inc/lpc18xx.h	21768;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_17_Msk	inc/lpc18xx.h	21771;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_17_Pos	inc/lpc18xx.h	21770;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_18_Msk	inc/lpc18xx.h	21773;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_18_Pos	inc/lpc18xx.h	21772;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_19_Msk	inc/lpc18xx.h	21775;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_19_Pos	inc/lpc18xx.h	21774;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_1_Msk	inc/lpc18xx.h	21739;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_1_Pos	inc/lpc18xx.h	21738;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_20_Msk	inc/lpc18xx.h	21777;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_20_Pos	inc/lpc18xx.h	21776;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_21_Msk	inc/lpc18xx.h	21779;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_21_Pos	inc/lpc18xx.h	21778;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_22_Msk	inc/lpc18xx.h	21781;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_22_Pos	inc/lpc18xx.h	21780;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_23_Msk	inc/lpc18xx.h	21783;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_23_Pos	inc/lpc18xx.h	21782;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_24_Msk	inc/lpc18xx.h	21785;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_24_Pos	inc/lpc18xx.h	21784;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_25_Msk	inc/lpc18xx.h	21787;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_25_Pos	inc/lpc18xx.h	21786;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_26_Msk	inc/lpc18xx.h	21789;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_26_Pos	inc/lpc18xx.h	21788;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_27_Msk	inc/lpc18xx.h	21791;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_27_Pos	inc/lpc18xx.h	21790;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_28_Msk	inc/lpc18xx.h	21793;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_28_Pos	inc/lpc18xx.h	21792;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_29_Msk	inc/lpc18xx.h	21795;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_29_Pos	inc/lpc18xx.h	21794;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_2_Msk	inc/lpc18xx.h	21741;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_2_Pos	inc/lpc18xx.h	21740;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_30_Msk	inc/lpc18xx.h	21797;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_30_Pos	inc/lpc18xx.h	21796;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_31_Msk	inc/lpc18xx.h	21799;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_31_Pos	inc/lpc18xx.h	21798;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_3_Msk	inc/lpc18xx.h	21743;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_3_Pos	inc/lpc18xx.h	21742;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_4_Msk	inc/lpc18xx.h	21745;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_4_Pos	inc/lpc18xx.h	21744;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_5_Msk	inc/lpc18xx.h	21747;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_5_Pos	inc/lpc18xx.h	21746;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_6_Msk	inc/lpc18xx.h	21749;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_6_Pos	inc/lpc18xx.h	21748;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_7_Msk	inc/lpc18xx.h	21751;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_7_Pos	inc/lpc18xx.h	21750;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_8_Msk	inc/lpc18xx.h	21753;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_8_Pos	inc/lpc18xx.h	21752;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_9_Msk	inc/lpc18xx.h	21755;"	d
GPIO_GROUP_INTn_PORT_POL1_POL_9_Pos	inc/lpc18xx.h	21754;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_0_Msk	inc/lpc18xx.h	21803;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_0_Pos	inc/lpc18xx.h	21802;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_10_Msk	inc/lpc18xx.h	21823;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_10_Pos	inc/lpc18xx.h	21822;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_11_Msk	inc/lpc18xx.h	21825;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_11_Pos	inc/lpc18xx.h	21824;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_12_Msk	inc/lpc18xx.h	21827;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_12_Pos	inc/lpc18xx.h	21826;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_13_Msk	inc/lpc18xx.h	21829;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_13_Pos	inc/lpc18xx.h	21828;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_14_Msk	inc/lpc18xx.h	21831;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_14_Pos	inc/lpc18xx.h	21830;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_15_Msk	inc/lpc18xx.h	21833;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_15_Pos	inc/lpc18xx.h	21832;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_16_Msk	inc/lpc18xx.h	21835;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_16_Pos	inc/lpc18xx.h	21834;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_17_Msk	inc/lpc18xx.h	21837;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_17_Pos	inc/lpc18xx.h	21836;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_18_Msk	inc/lpc18xx.h	21839;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_18_Pos	inc/lpc18xx.h	21838;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_19_Msk	inc/lpc18xx.h	21841;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_19_Pos	inc/lpc18xx.h	21840;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_1_Msk	inc/lpc18xx.h	21805;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_1_Pos	inc/lpc18xx.h	21804;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_20_Msk	inc/lpc18xx.h	21843;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_20_Pos	inc/lpc18xx.h	21842;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_21_Msk	inc/lpc18xx.h	21845;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_21_Pos	inc/lpc18xx.h	21844;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_22_Msk	inc/lpc18xx.h	21847;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_22_Pos	inc/lpc18xx.h	21846;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_23_Msk	inc/lpc18xx.h	21849;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_23_Pos	inc/lpc18xx.h	21848;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_24_Msk	inc/lpc18xx.h	21851;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_24_Pos	inc/lpc18xx.h	21850;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_25_Msk	inc/lpc18xx.h	21853;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_25_Pos	inc/lpc18xx.h	21852;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_26_Msk	inc/lpc18xx.h	21855;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_26_Pos	inc/lpc18xx.h	21854;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_27_Msk	inc/lpc18xx.h	21857;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_27_Pos	inc/lpc18xx.h	21856;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_28_Msk	inc/lpc18xx.h	21859;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_28_Pos	inc/lpc18xx.h	21858;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_29_Msk	inc/lpc18xx.h	21861;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_29_Pos	inc/lpc18xx.h	21860;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_2_Msk	inc/lpc18xx.h	21807;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_2_Pos	inc/lpc18xx.h	21806;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_30_Msk	inc/lpc18xx.h	21863;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_30_Pos	inc/lpc18xx.h	21862;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_31_Msk	inc/lpc18xx.h	21865;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_31_Pos	inc/lpc18xx.h	21864;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_3_Msk	inc/lpc18xx.h	21809;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_3_Pos	inc/lpc18xx.h	21808;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_4_Msk	inc/lpc18xx.h	21811;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_4_Pos	inc/lpc18xx.h	21810;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_5_Msk	inc/lpc18xx.h	21813;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_5_Pos	inc/lpc18xx.h	21812;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_6_Msk	inc/lpc18xx.h	21815;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_6_Pos	inc/lpc18xx.h	21814;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_7_Msk	inc/lpc18xx.h	21817;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_7_Pos	inc/lpc18xx.h	21816;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_8_Msk	inc/lpc18xx.h	21819;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_8_Pos	inc/lpc18xx.h	21818;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_9_Msk	inc/lpc18xx.h	21821;"	d
GPIO_GROUP_INTn_PORT_POL2_POL_9_Pos	inc/lpc18xx.h	21820;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_0_Msk	inc/lpc18xx.h	21869;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_0_Pos	inc/lpc18xx.h	21868;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_10_Msk	inc/lpc18xx.h	21889;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_10_Pos	inc/lpc18xx.h	21888;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_11_Msk	inc/lpc18xx.h	21891;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_11_Pos	inc/lpc18xx.h	21890;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_12_Msk	inc/lpc18xx.h	21893;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_12_Pos	inc/lpc18xx.h	21892;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_13_Msk	inc/lpc18xx.h	21895;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_13_Pos	inc/lpc18xx.h	21894;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_14_Msk	inc/lpc18xx.h	21897;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_14_Pos	inc/lpc18xx.h	21896;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_15_Msk	inc/lpc18xx.h	21899;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_15_Pos	inc/lpc18xx.h	21898;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_16_Msk	inc/lpc18xx.h	21901;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_16_Pos	inc/lpc18xx.h	21900;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_17_Msk	inc/lpc18xx.h	21903;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_17_Pos	inc/lpc18xx.h	21902;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_18_Msk	inc/lpc18xx.h	21905;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_18_Pos	inc/lpc18xx.h	21904;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_19_Msk	inc/lpc18xx.h	21907;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_19_Pos	inc/lpc18xx.h	21906;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_1_Msk	inc/lpc18xx.h	21871;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_1_Pos	inc/lpc18xx.h	21870;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_20_Msk	inc/lpc18xx.h	21909;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_20_Pos	inc/lpc18xx.h	21908;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_21_Msk	inc/lpc18xx.h	21911;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_21_Pos	inc/lpc18xx.h	21910;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_22_Msk	inc/lpc18xx.h	21913;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_22_Pos	inc/lpc18xx.h	21912;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_23_Msk	inc/lpc18xx.h	21915;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_23_Pos	inc/lpc18xx.h	21914;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_24_Msk	inc/lpc18xx.h	21917;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_24_Pos	inc/lpc18xx.h	21916;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_25_Msk	inc/lpc18xx.h	21919;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_25_Pos	inc/lpc18xx.h	21918;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_26_Msk	inc/lpc18xx.h	21921;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_26_Pos	inc/lpc18xx.h	21920;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_27_Msk	inc/lpc18xx.h	21923;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_27_Pos	inc/lpc18xx.h	21922;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_28_Msk	inc/lpc18xx.h	21925;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_28_Pos	inc/lpc18xx.h	21924;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_29_Msk	inc/lpc18xx.h	21927;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_29_Pos	inc/lpc18xx.h	21926;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_2_Msk	inc/lpc18xx.h	21873;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_2_Pos	inc/lpc18xx.h	21872;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_30_Msk	inc/lpc18xx.h	21929;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_30_Pos	inc/lpc18xx.h	21928;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_31_Msk	inc/lpc18xx.h	21931;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_31_Pos	inc/lpc18xx.h	21930;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_3_Msk	inc/lpc18xx.h	21875;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_3_Pos	inc/lpc18xx.h	21874;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_4_Msk	inc/lpc18xx.h	21877;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_4_Pos	inc/lpc18xx.h	21876;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_5_Msk	inc/lpc18xx.h	21879;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_5_Pos	inc/lpc18xx.h	21878;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_6_Msk	inc/lpc18xx.h	21881;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_6_Pos	inc/lpc18xx.h	21880;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_7_Msk	inc/lpc18xx.h	21883;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_7_Pos	inc/lpc18xx.h	21882;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_8_Msk	inc/lpc18xx.h	21885;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_8_Pos	inc/lpc18xx.h	21884;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_9_Msk	inc/lpc18xx.h	21887;"	d
GPIO_GROUP_INTn_PORT_POL3_POL_9_Pos	inc/lpc18xx.h	21886;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_0_Msk	inc/lpc18xx.h	21935;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_0_Pos	inc/lpc18xx.h	21934;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_10_Msk	inc/lpc18xx.h	21955;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_10_Pos	inc/lpc18xx.h	21954;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_11_Msk	inc/lpc18xx.h	21957;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_11_Pos	inc/lpc18xx.h	21956;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_12_Msk	inc/lpc18xx.h	21959;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_12_Pos	inc/lpc18xx.h	21958;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_13_Msk	inc/lpc18xx.h	21961;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_13_Pos	inc/lpc18xx.h	21960;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_14_Msk	inc/lpc18xx.h	21963;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_14_Pos	inc/lpc18xx.h	21962;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_15_Msk	inc/lpc18xx.h	21965;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_15_Pos	inc/lpc18xx.h	21964;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_16_Msk	inc/lpc18xx.h	21967;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_16_Pos	inc/lpc18xx.h	21966;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_17_Msk	inc/lpc18xx.h	21969;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_17_Pos	inc/lpc18xx.h	21968;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_18_Msk	inc/lpc18xx.h	21971;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_18_Pos	inc/lpc18xx.h	21970;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_19_Msk	inc/lpc18xx.h	21973;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_19_Pos	inc/lpc18xx.h	21972;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_1_Msk	inc/lpc18xx.h	21937;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_1_Pos	inc/lpc18xx.h	21936;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_20_Msk	inc/lpc18xx.h	21975;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_20_Pos	inc/lpc18xx.h	21974;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_21_Msk	inc/lpc18xx.h	21977;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_21_Pos	inc/lpc18xx.h	21976;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_22_Msk	inc/lpc18xx.h	21979;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_22_Pos	inc/lpc18xx.h	21978;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_23_Msk	inc/lpc18xx.h	21981;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_23_Pos	inc/lpc18xx.h	21980;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_24_Msk	inc/lpc18xx.h	21983;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_24_Pos	inc/lpc18xx.h	21982;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_25_Msk	inc/lpc18xx.h	21985;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_25_Pos	inc/lpc18xx.h	21984;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_26_Msk	inc/lpc18xx.h	21987;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_26_Pos	inc/lpc18xx.h	21986;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_27_Msk	inc/lpc18xx.h	21989;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_27_Pos	inc/lpc18xx.h	21988;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_28_Msk	inc/lpc18xx.h	21991;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_28_Pos	inc/lpc18xx.h	21990;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_29_Msk	inc/lpc18xx.h	21993;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_29_Pos	inc/lpc18xx.h	21992;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_2_Msk	inc/lpc18xx.h	21939;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_2_Pos	inc/lpc18xx.h	21938;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_30_Msk	inc/lpc18xx.h	21995;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_30_Pos	inc/lpc18xx.h	21994;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_31_Msk	inc/lpc18xx.h	21997;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_31_Pos	inc/lpc18xx.h	21996;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_3_Msk	inc/lpc18xx.h	21941;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_3_Pos	inc/lpc18xx.h	21940;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_4_Msk	inc/lpc18xx.h	21943;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_4_Pos	inc/lpc18xx.h	21942;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_5_Msk	inc/lpc18xx.h	21945;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_5_Pos	inc/lpc18xx.h	21944;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_6_Msk	inc/lpc18xx.h	21947;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_6_Pos	inc/lpc18xx.h	21946;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_7_Msk	inc/lpc18xx.h	21949;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_7_Pos	inc/lpc18xx.h	21948;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_8_Msk	inc/lpc18xx.h	21951;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_8_Pos	inc/lpc18xx.h	21950;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_9_Msk	inc/lpc18xx.h	21953;"	d
GPIO_GROUP_INTn_PORT_POL4_POL_9_Pos	inc/lpc18xx.h	21952;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_0_Msk	inc/lpc18xx.h	22001;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_0_Pos	inc/lpc18xx.h	22000;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_10_Msk	inc/lpc18xx.h	22021;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_10_Pos	inc/lpc18xx.h	22020;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_11_Msk	inc/lpc18xx.h	22023;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_11_Pos	inc/lpc18xx.h	22022;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_12_Msk	inc/lpc18xx.h	22025;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_12_Pos	inc/lpc18xx.h	22024;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_13_Msk	inc/lpc18xx.h	22027;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_13_Pos	inc/lpc18xx.h	22026;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_14_Msk	inc/lpc18xx.h	22029;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_14_Pos	inc/lpc18xx.h	22028;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_15_Msk	inc/lpc18xx.h	22031;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_15_Pos	inc/lpc18xx.h	22030;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_16_Msk	inc/lpc18xx.h	22033;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_16_Pos	inc/lpc18xx.h	22032;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_17_Msk	inc/lpc18xx.h	22035;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_17_Pos	inc/lpc18xx.h	22034;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_18_Msk	inc/lpc18xx.h	22037;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_18_Pos	inc/lpc18xx.h	22036;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_19_Msk	inc/lpc18xx.h	22039;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_19_Pos	inc/lpc18xx.h	22038;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_1_Msk	inc/lpc18xx.h	22003;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_1_Pos	inc/lpc18xx.h	22002;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_20_Msk	inc/lpc18xx.h	22041;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_20_Pos	inc/lpc18xx.h	22040;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_21_Msk	inc/lpc18xx.h	22043;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_21_Pos	inc/lpc18xx.h	22042;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_22_Msk	inc/lpc18xx.h	22045;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_22_Pos	inc/lpc18xx.h	22044;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_23_Msk	inc/lpc18xx.h	22047;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_23_Pos	inc/lpc18xx.h	22046;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_24_Msk	inc/lpc18xx.h	22049;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_24_Pos	inc/lpc18xx.h	22048;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_25_Msk	inc/lpc18xx.h	22051;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_25_Pos	inc/lpc18xx.h	22050;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_26_Msk	inc/lpc18xx.h	22053;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_26_Pos	inc/lpc18xx.h	22052;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_27_Msk	inc/lpc18xx.h	22055;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_27_Pos	inc/lpc18xx.h	22054;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_28_Msk	inc/lpc18xx.h	22057;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_28_Pos	inc/lpc18xx.h	22056;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_29_Msk	inc/lpc18xx.h	22059;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_29_Pos	inc/lpc18xx.h	22058;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_2_Msk	inc/lpc18xx.h	22005;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_2_Pos	inc/lpc18xx.h	22004;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_30_Msk	inc/lpc18xx.h	22061;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_30_Pos	inc/lpc18xx.h	22060;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_31_Msk	inc/lpc18xx.h	22063;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_31_Pos	inc/lpc18xx.h	22062;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_3_Msk	inc/lpc18xx.h	22007;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_3_Pos	inc/lpc18xx.h	22006;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_4_Msk	inc/lpc18xx.h	22009;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_4_Pos	inc/lpc18xx.h	22008;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_5_Msk	inc/lpc18xx.h	22011;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_5_Pos	inc/lpc18xx.h	22010;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_6_Msk	inc/lpc18xx.h	22013;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_6_Pos	inc/lpc18xx.h	22012;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_7_Msk	inc/lpc18xx.h	22015;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_7_Pos	inc/lpc18xx.h	22014;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_8_Msk	inc/lpc18xx.h	22017;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_8_Pos	inc/lpc18xx.h	22016;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_9_Msk	inc/lpc18xx.h	22019;"	d
GPIO_GROUP_INTn_PORT_POL5_POL_9_Pos	inc/lpc18xx.h	22018;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_0_Msk	inc/lpc18xx.h	22067;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_0_Pos	inc/lpc18xx.h	22066;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_10_Msk	inc/lpc18xx.h	22087;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_10_Pos	inc/lpc18xx.h	22086;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_11_Msk	inc/lpc18xx.h	22089;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_11_Pos	inc/lpc18xx.h	22088;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_12_Msk	inc/lpc18xx.h	22091;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_12_Pos	inc/lpc18xx.h	22090;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_13_Msk	inc/lpc18xx.h	22093;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_13_Pos	inc/lpc18xx.h	22092;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_14_Msk	inc/lpc18xx.h	22095;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_14_Pos	inc/lpc18xx.h	22094;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_15_Msk	inc/lpc18xx.h	22097;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_15_Pos	inc/lpc18xx.h	22096;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_16_Msk	inc/lpc18xx.h	22099;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_16_Pos	inc/lpc18xx.h	22098;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_17_Msk	inc/lpc18xx.h	22101;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_17_Pos	inc/lpc18xx.h	22100;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_18_Msk	inc/lpc18xx.h	22103;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_18_Pos	inc/lpc18xx.h	22102;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_19_Msk	inc/lpc18xx.h	22105;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_19_Pos	inc/lpc18xx.h	22104;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_1_Msk	inc/lpc18xx.h	22069;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_1_Pos	inc/lpc18xx.h	22068;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_20_Msk	inc/lpc18xx.h	22107;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_20_Pos	inc/lpc18xx.h	22106;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_21_Msk	inc/lpc18xx.h	22109;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_21_Pos	inc/lpc18xx.h	22108;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_22_Msk	inc/lpc18xx.h	22111;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_22_Pos	inc/lpc18xx.h	22110;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_23_Msk	inc/lpc18xx.h	22113;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_23_Pos	inc/lpc18xx.h	22112;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_24_Msk	inc/lpc18xx.h	22115;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_24_Pos	inc/lpc18xx.h	22114;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_25_Msk	inc/lpc18xx.h	22117;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_25_Pos	inc/lpc18xx.h	22116;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_26_Msk	inc/lpc18xx.h	22119;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_26_Pos	inc/lpc18xx.h	22118;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_27_Msk	inc/lpc18xx.h	22121;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_27_Pos	inc/lpc18xx.h	22120;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_28_Msk	inc/lpc18xx.h	22123;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_28_Pos	inc/lpc18xx.h	22122;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_29_Msk	inc/lpc18xx.h	22125;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_29_Pos	inc/lpc18xx.h	22124;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_2_Msk	inc/lpc18xx.h	22071;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_2_Pos	inc/lpc18xx.h	22070;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_30_Msk	inc/lpc18xx.h	22127;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_30_Pos	inc/lpc18xx.h	22126;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_31_Msk	inc/lpc18xx.h	22129;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_31_Pos	inc/lpc18xx.h	22128;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_3_Msk	inc/lpc18xx.h	22073;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_3_Pos	inc/lpc18xx.h	22072;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_4_Msk	inc/lpc18xx.h	22075;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_4_Pos	inc/lpc18xx.h	22074;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_5_Msk	inc/lpc18xx.h	22077;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_5_Pos	inc/lpc18xx.h	22076;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_6_Msk	inc/lpc18xx.h	22079;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_6_Pos	inc/lpc18xx.h	22078;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_7_Msk	inc/lpc18xx.h	22081;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_7_Pos	inc/lpc18xx.h	22080;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_8_Msk	inc/lpc18xx.h	22083;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_8_Pos	inc/lpc18xx.h	22082;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_9_Msk	inc/lpc18xx.h	22085;"	d
GPIO_GROUP_INTn_PORT_POL6_POL_9_Pos	inc/lpc18xx.h	22084;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_0_Msk	inc/lpc18xx.h	22133;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_0_Pos	inc/lpc18xx.h	22132;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_10_Msk	inc/lpc18xx.h	22153;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_10_Pos	inc/lpc18xx.h	22152;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_11_Msk	inc/lpc18xx.h	22155;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_11_Pos	inc/lpc18xx.h	22154;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_12_Msk	inc/lpc18xx.h	22157;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_12_Pos	inc/lpc18xx.h	22156;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_13_Msk	inc/lpc18xx.h	22159;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_13_Pos	inc/lpc18xx.h	22158;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_14_Msk	inc/lpc18xx.h	22161;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_14_Pos	inc/lpc18xx.h	22160;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_15_Msk	inc/lpc18xx.h	22163;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_15_Pos	inc/lpc18xx.h	22162;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_16_Msk	inc/lpc18xx.h	22165;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_16_Pos	inc/lpc18xx.h	22164;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_17_Msk	inc/lpc18xx.h	22167;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_17_Pos	inc/lpc18xx.h	22166;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_18_Msk	inc/lpc18xx.h	22169;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_18_Pos	inc/lpc18xx.h	22168;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_19_Msk	inc/lpc18xx.h	22171;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_19_Pos	inc/lpc18xx.h	22170;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_1_Msk	inc/lpc18xx.h	22135;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_1_Pos	inc/lpc18xx.h	22134;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_20_Msk	inc/lpc18xx.h	22173;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_20_Pos	inc/lpc18xx.h	22172;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_21_Msk	inc/lpc18xx.h	22175;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_21_Pos	inc/lpc18xx.h	22174;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_22_Msk	inc/lpc18xx.h	22177;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_22_Pos	inc/lpc18xx.h	22176;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_23_Msk	inc/lpc18xx.h	22179;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_23_Pos	inc/lpc18xx.h	22178;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_24_Msk	inc/lpc18xx.h	22181;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_24_Pos	inc/lpc18xx.h	22180;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_25_Msk	inc/lpc18xx.h	22183;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_25_Pos	inc/lpc18xx.h	22182;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_26_Msk	inc/lpc18xx.h	22185;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_26_Pos	inc/lpc18xx.h	22184;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_27_Msk	inc/lpc18xx.h	22187;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_27_Pos	inc/lpc18xx.h	22186;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_28_Msk	inc/lpc18xx.h	22189;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_28_Pos	inc/lpc18xx.h	22188;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_29_Msk	inc/lpc18xx.h	22191;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_29_Pos	inc/lpc18xx.h	22190;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_2_Msk	inc/lpc18xx.h	22137;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_2_Pos	inc/lpc18xx.h	22136;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_30_Msk	inc/lpc18xx.h	22193;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_30_Pos	inc/lpc18xx.h	22192;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_31_Msk	inc/lpc18xx.h	22195;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_31_Pos	inc/lpc18xx.h	22194;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_3_Msk	inc/lpc18xx.h	22139;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_3_Pos	inc/lpc18xx.h	22138;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_4_Msk	inc/lpc18xx.h	22141;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_4_Pos	inc/lpc18xx.h	22140;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_5_Msk	inc/lpc18xx.h	22143;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_5_Pos	inc/lpc18xx.h	22142;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_6_Msk	inc/lpc18xx.h	22145;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_6_Pos	inc/lpc18xx.h	22144;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_7_Msk	inc/lpc18xx.h	22147;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_7_Pos	inc/lpc18xx.h	22146;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_8_Msk	inc/lpc18xx.h	22149;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_8_Pos	inc/lpc18xx.h	22148;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_9_Msk	inc/lpc18xx.h	22151;"	d
GPIO_GROUP_INTn_PORT_POL7_POL_9_Pos	inc/lpc18xx.h	22150;"	d
GPIO_GetIntStatus	src/lpc18xx_gpio.c	/^FunctionalState GPIO_GetIntStatus(uint8_t portNum, uint32_t pinNum, uint8_t edgeState)$/;"	f
GPIO_IntCmd	src/lpc18xx_gpio.c	/^void GPIO_IntCmd(uint8_t portNum, uint32_t bitValue, uint8_t edgeState)$/;"	f
GPIO_PIN_INT_CIENF_CENAF0_Msk	inc/lpc18xx.h	21585;"	d
GPIO_PIN_INT_CIENF_CENAF0_Pos	inc/lpc18xx.h	21584;"	d
GPIO_PIN_INT_CIENF_CENAF1_Msk	inc/lpc18xx.h	21587;"	d
GPIO_PIN_INT_CIENF_CENAF1_Pos	inc/lpc18xx.h	21586;"	d
GPIO_PIN_INT_CIENF_CENAF2_Msk	inc/lpc18xx.h	21589;"	d
GPIO_PIN_INT_CIENF_CENAF2_Pos	inc/lpc18xx.h	21588;"	d
GPIO_PIN_INT_CIENF_CENAF3_Msk	inc/lpc18xx.h	21591;"	d
GPIO_PIN_INT_CIENF_CENAF3_Pos	inc/lpc18xx.h	21590;"	d
GPIO_PIN_INT_CIENF_CENAF4_Msk	inc/lpc18xx.h	21593;"	d
GPIO_PIN_INT_CIENF_CENAF4_Pos	inc/lpc18xx.h	21592;"	d
GPIO_PIN_INT_CIENF_CENAF5_Msk	inc/lpc18xx.h	21595;"	d
GPIO_PIN_INT_CIENF_CENAF5_Pos	inc/lpc18xx.h	21594;"	d
GPIO_PIN_INT_CIENF_CENAF6_Msk	inc/lpc18xx.h	21597;"	d
GPIO_PIN_INT_CIENF_CENAF6_Pos	inc/lpc18xx.h	21596;"	d
GPIO_PIN_INT_CIENF_CENAF7_Msk	inc/lpc18xx.h	21599;"	d
GPIO_PIN_INT_CIENF_CENAF7_Pos	inc/lpc18xx.h	21598;"	d
GPIO_PIN_INT_CIENR_CENRL0_Msk	inc/lpc18xx.h	21531;"	d
GPIO_PIN_INT_CIENR_CENRL0_Pos	inc/lpc18xx.h	21530;"	d
GPIO_PIN_INT_CIENR_CENRL1_Msk	inc/lpc18xx.h	21533;"	d
GPIO_PIN_INT_CIENR_CENRL1_Pos	inc/lpc18xx.h	21532;"	d
GPIO_PIN_INT_CIENR_CENRL2_Msk	inc/lpc18xx.h	21535;"	d
GPIO_PIN_INT_CIENR_CENRL2_Pos	inc/lpc18xx.h	21534;"	d
GPIO_PIN_INT_CIENR_CENRL3_Msk	inc/lpc18xx.h	21537;"	d
GPIO_PIN_INT_CIENR_CENRL3_Pos	inc/lpc18xx.h	21536;"	d
GPIO_PIN_INT_CIENR_CENRL4_Msk	inc/lpc18xx.h	21539;"	d
GPIO_PIN_INT_CIENR_CENRL4_Pos	inc/lpc18xx.h	21538;"	d
GPIO_PIN_INT_CIENR_CENRL5_Msk	inc/lpc18xx.h	21541;"	d
GPIO_PIN_INT_CIENR_CENRL5_Pos	inc/lpc18xx.h	21540;"	d
GPIO_PIN_INT_CIENR_CENRL6_Msk	inc/lpc18xx.h	21543;"	d
GPIO_PIN_INT_CIENR_CENRL6_Pos	inc/lpc18xx.h	21542;"	d
GPIO_PIN_INT_CIENR_CENRL7_Msk	inc/lpc18xx.h	21545;"	d
GPIO_PIN_INT_CIENR_CENRL7_Pos	inc/lpc18xx.h	21544;"	d
GPIO_PIN_INT_FALL_FDET0_Msk	inc/lpc18xx.h	21621;"	d
GPIO_PIN_INT_FALL_FDET0_Pos	inc/lpc18xx.h	21620;"	d
GPIO_PIN_INT_FALL_FDET1_Msk	inc/lpc18xx.h	21623;"	d
GPIO_PIN_INT_FALL_FDET1_Pos	inc/lpc18xx.h	21622;"	d
GPIO_PIN_INT_FALL_FDET2_Msk	inc/lpc18xx.h	21625;"	d
GPIO_PIN_INT_FALL_FDET2_Pos	inc/lpc18xx.h	21624;"	d
GPIO_PIN_INT_FALL_FDET3_Msk	inc/lpc18xx.h	21627;"	d
GPIO_PIN_INT_FALL_FDET3_Pos	inc/lpc18xx.h	21626;"	d
GPIO_PIN_INT_FALL_FDET4_Msk	inc/lpc18xx.h	21629;"	d
GPIO_PIN_INT_FALL_FDET4_Pos	inc/lpc18xx.h	21628;"	d
GPIO_PIN_INT_FALL_FDET5_Msk	inc/lpc18xx.h	21631;"	d
GPIO_PIN_INT_FALL_FDET5_Pos	inc/lpc18xx.h	21630;"	d
GPIO_PIN_INT_FALL_FDET6_Msk	inc/lpc18xx.h	21633;"	d
GPIO_PIN_INT_FALL_FDET6_Pos	inc/lpc18xx.h	21632;"	d
GPIO_PIN_INT_FALL_FDET7_Msk	inc/lpc18xx.h	21635;"	d
GPIO_PIN_INT_FALL_FDET7_Pos	inc/lpc18xx.h	21634;"	d
GPIO_PIN_INT_IENF_ENAF0_Msk	inc/lpc18xx.h	21549;"	d
GPIO_PIN_INT_IENF_ENAF0_Pos	inc/lpc18xx.h	21548;"	d
GPIO_PIN_INT_IENF_ENAF1_Msk	inc/lpc18xx.h	21551;"	d
GPIO_PIN_INT_IENF_ENAF1_Pos	inc/lpc18xx.h	21550;"	d
GPIO_PIN_INT_IENF_ENAF2_Msk	inc/lpc18xx.h	21553;"	d
GPIO_PIN_INT_IENF_ENAF2_Pos	inc/lpc18xx.h	21552;"	d
GPIO_PIN_INT_IENF_ENAF3_Msk	inc/lpc18xx.h	21555;"	d
GPIO_PIN_INT_IENF_ENAF3_Pos	inc/lpc18xx.h	21554;"	d
GPIO_PIN_INT_IENF_ENAF4_Msk	inc/lpc18xx.h	21557;"	d
GPIO_PIN_INT_IENF_ENAF4_Pos	inc/lpc18xx.h	21556;"	d
GPIO_PIN_INT_IENF_ENAF5_Msk	inc/lpc18xx.h	21559;"	d
GPIO_PIN_INT_IENF_ENAF5_Pos	inc/lpc18xx.h	21558;"	d
GPIO_PIN_INT_IENF_ENAF6_Msk	inc/lpc18xx.h	21561;"	d
GPIO_PIN_INT_IENF_ENAF6_Pos	inc/lpc18xx.h	21560;"	d
GPIO_PIN_INT_IENF_ENAF7_Msk	inc/lpc18xx.h	21563;"	d
GPIO_PIN_INT_IENF_ENAF7_Pos	inc/lpc18xx.h	21562;"	d
GPIO_PIN_INT_IENR_ENRL0_Msk	inc/lpc18xx.h	21495;"	d
GPIO_PIN_INT_IENR_ENRL0_Pos	inc/lpc18xx.h	21494;"	d
GPIO_PIN_INT_IENR_ENRL1_Msk	inc/lpc18xx.h	21497;"	d
GPIO_PIN_INT_IENR_ENRL1_Pos	inc/lpc18xx.h	21496;"	d
GPIO_PIN_INT_IENR_ENRL2_Msk	inc/lpc18xx.h	21499;"	d
GPIO_PIN_INT_IENR_ENRL2_Pos	inc/lpc18xx.h	21498;"	d
GPIO_PIN_INT_IENR_ENRL3_Msk	inc/lpc18xx.h	21501;"	d
GPIO_PIN_INT_IENR_ENRL3_Pos	inc/lpc18xx.h	21500;"	d
GPIO_PIN_INT_IENR_ENRL4_Msk	inc/lpc18xx.h	21503;"	d
GPIO_PIN_INT_IENR_ENRL4_Pos	inc/lpc18xx.h	21502;"	d
GPIO_PIN_INT_IENR_ENRL5_Msk	inc/lpc18xx.h	21505;"	d
GPIO_PIN_INT_IENR_ENRL5_Pos	inc/lpc18xx.h	21504;"	d
GPIO_PIN_INT_IENR_ENRL6_Msk	inc/lpc18xx.h	21507;"	d
GPIO_PIN_INT_IENR_ENRL6_Pos	inc/lpc18xx.h	21506;"	d
GPIO_PIN_INT_IENR_ENRL7_Msk	inc/lpc18xx.h	21509;"	d
GPIO_PIN_INT_IENR_ENRL7_Pos	inc/lpc18xx.h	21508;"	d
GPIO_PIN_INT_ISEL_PMODE0_Msk	inc/lpc18xx.h	21477;"	d
GPIO_PIN_INT_ISEL_PMODE0_Pos	inc/lpc18xx.h	21476;"	d
GPIO_PIN_INT_ISEL_PMODE1_Msk	inc/lpc18xx.h	21479;"	d
GPIO_PIN_INT_ISEL_PMODE1_Pos	inc/lpc18xx.h	21478;"	d
GPIO_PIN_INT_ISEL_PMODE2_Msk	inc/lpc18xx.h	21481;"	d
GPIO_PIN_INT_ISEL_PMODE2_Pos	inc/lpc18xx.h	21480;"	d
GPIO_PIN_INT_ISEL_PMODE3_Msk	inc/lpc18xx.h	21483;"	d
GPIO_PIN_INT_ISEL_PMODE3_Pos	inc/lpc18xx.h	21482;"	d
GPIO_PIN_INT_ISEL_PMODE4_Msk	inc/lpc18xx.h	21485;"	d
GPIO_PIN_INT_ISEL_PMODE4_Pos	inc/lpc18xx.h	21484;"	d
GPIO_PIN_INT_ISEL_PMODE5_Msk	inc/lpc18xx.h	21487;"	d
GPIO_PIN_INT_ISEL_PMODE5_Pos	inc/lpc18xx.h	21486;"	d
GPIO_PIN_INT_ISEL_PMODE6_Msk	inc/lpc18xx.h	21489;"	d
GPIO_PIN_INT_ISEL_PMODE6_Pos	inc/lpc18xx.h	21488;"	d
GPIO_PIN_INT_ISEL_PMODE7_Msk	inc/lpc18xx.h	21491;"	d
GPIO_PIN_INT_ISEL_PMODE7_Pos	inc/lpc18xx.h	21490;"	d
GPIO_PIN_INT_IST_PSTAT0_Msk	inc/lpc18xx.h	21639;"	d
GPIO_PIN_INT_IST_PSTAT0_Pos	inc/lpc18xx.h	21638;"	d
GPIO_PIN_INT_IST_PSTAT1_Msk	inc/lpc18xx.h	21641;"	d
GPIO_PIN_INT_IST_PSTAT1_Pos	inc/lpc18xx.h	21640;"	d
GPIO_PIN_INT_IST_PSTAT2_Msk	inc/lpc18xx.h	21643;"	d
GPIO_PIN_INT_IST_PSTAT2_Pos	inc/lpc18xx.h	21642;"	d
GPIO_PIN_INT_IST_PSTAT3_Msk	inc/lpc18xx.h	21645;"	d
GPIO_PIN_INT_IST_PSTAT3_Pos	inc/lpc18xx.h	21644;"	d
GPIO_PIN_INT_IST_PSTAT4_Msk	inc/lpc18xx.h	21647;"	d
GPIO_PIN_INT_IST_PSTAT4_Pos	inc/lpc18xx.h	21646;"	d
GPIO_PIN_INT_IST_PSTAT5_Msk	inc/lpc18xx.h	21649;"	d
GPIO_PIN_INT_IST_PSTAT5_Pos	inc/lpc18xx.h	21648;"	d
GPIO_PIN_INT_IST_PSTAT6_Msk	inc/lpc18xx.h	21651;"	d
GPIO_PIN_INT_IST_PSTAT6_Pos	inc/lpc18xx.h	21650;"	d
GPIO_PIN_INT_IST_PSTAT7_Msk	inc/lpc18xx.h	21653;"	d
GPIO_PIN_INT_IST_PSTAT7_Pos	inc/lpc18xx.h	21652;"	d
GPIO_PIN_INT_RISE_RDET0_Msk	inc/lpc18xx.h	21603;"	d
GPIO_PIN_INT_RISE_RDET0_Pos	inc/lpc18xx.h	21602;"	d
GPIO_PIN_INT_RISE_RDET1_Msk	inc/lpc18xx.h	21605;"	d
GPIO_PIN_INT_RISE_RDET1_Pos	inc/lpc18xx.h	21604;"	d
GPIO_PIN_INT_RISE_RDET2_Msk	inc/lpc18xx.h	21607;"	d
GPIO_PIN_INT_RISE_RDET2_Pos	inc/lpc18xx.h	21606;"	d
GPIO_PIN_INT_RISE_RDET3_Msk	inc/lpc18xx.h	21609;"	d
GPIO_PIN_INT_RISE_RDET3_Pos	inc/lpc18xx.h	21608;"	d
GPIO_PIN_INT_RISE_RDET4_Msk	inc/lpc18xx.h	21611;"	d
GPIO_PIN_INT_RISE_RDET4_Pos	inc/lpc18xx.h	21610;"	d
GPIO_PIN_INT_RISE_RDET5_Msk	inc/lpc18xx.h	21613;"	d
GPIO_PIN_INT_RISE_RDET5_Pos	inc/lpc18xx.h	21612;"	d
GPIO_PIN_INT_RISE_RDET6_Msk	inc/lpc18xx.h	21615;"	d
GPIO_PIN_INT_RISE_RDET6_Pos	inc/lpc18xx.h	21614;"	d
GPIO_PIN_INT_RISE_RDET7_Msk	inc/lpc18xx.h	21617;"	d
GPIO_PIN_INT_RISE_RDET7_Pos	inc/lpc18xx.h	21616;"	d
GPIO_PIN_INT_SIENF_SETENAF0_Msk	inc/lpc18xx.h	21567;"	d
GPIO_PIN_INT_SIENF_SETENAF0_Pos	inc/lpc18xx.h	21566;"	d
GPIO_PIN_INT_SIENF_SETENAF1_Msk	inc/lpc18xx.h	21569;"	d
GPIO_PIN_INT_SIENF_SETENAF1_Pos	inc/lpc18xx.h	21568;"	d
GPIO_PIN_INT_SIENF_SETENAF2_Msk	inc/lpc18xx.h	21571;"	d
GPIO_PIN_INT_SIENF_SETENAF2_Pos	inc/lpc18xx.h	21570;"	d
GPIO_PIN_INT_SIENF_SETENAF3_Msk	inc/lpc18xx.h	21573;"	d
GPIO_PIN_INT_SIENF_SETENAF3_Pos	inc/lpc18xx.h	21572;"	d
GPIO_PIN_INT_SIENF_SETENAF4_Msk	inc/lpc18xx.h	21575;"	d
GPIO_PIN_INT_SIENF_SETENAF4_Pos	inc/lpc18xx.h	21574;"	d
GPIO_PIN_INT_SIENF_SETENAF5_Msk	inc/lpc18xx.h	21577;"	d
GPIO_PIN_INT_SIENF_SETENAF5_Pos	inc/lpc18xx.h	21576;"	d
GPIO_PIN_INT_SIENF_SETENAF6_Msk	inc/lpc18xx.h	21579;"	d
GPIO_PIN_INT_SIENF_SETENAF6_Pos	inc/lpc18xx.h	21578;"	d
GPIO_PIN_INT_SIENF_SETENAF7_Msk	inc/lpc18xx.h	21581;"	d
GPIO_PIN_INT_SIENF_SETENAF7_Pos	inc/lpc18xx.h	21580;"	d
GPIO_PIN_INT_SIENR_SETENRL0_Msk	inc/lpc18xx.h	21513;"	d
GPIO_PIN_INT_SIENR_SETENRL0_Pos	inc/lpc18xx.h	21512;"	d
GPIO_PIN_INT_SIENR_SETENRL1_Msk	inc/lpc18xx.h	21515;"	d
GPIO_PIN_INT_SIENR_SETENRL1_Pos	inc/lpc18xx.h	21514;"	d
GPIO_PIN_INT_SIENR_SETENRL2_Msk	inc/lpc18xx.h	21517;"	d
GPIO_PIN_INT_SIENR_SETENRL2_Pos	inc/lpc18xx.h	21516;"	d
GPIO_PIN_INT_SIENR_SETENRL3_Msk	inc/lpc18xx.h	21519;"	d
GPIO_PIN_INT_SIENR_SETENRL3_Pos	inc/lpc18xx.h	21518;"	d
GPIO_PIN_INT_SIENR_SETENRL4_Msk	inc/lpc18xx.h	21521;"	d
GPIO_PIN_INT_SIENR_SETENRL4_Pos	inc/lpc18xx.h	21520;"	d
GPIO_PIN_INT_SIENR_SETENRL5_Msk	inc/lpc18xx.h	21523;"	d
GPIO_PIN_INT_SIENR_SETENRL5_Pos	inc/lpc18xx.h	21522;"	d
GPIO_PIN_INT_SIENR_SETENRL6_Msk	inc/lpc18xx.h	21525;"	d
GPIO_PIN_INT_SIENR_SETENRL6_Pos	inc/lpc18xx.h	21524;"	d
GPIO_PIN_INT_SIENR_SETENRL7_Msk	inc/lpc18xx.h	21527;"	d
GPIO_PIN_INT_SIENR_SETENRL7_Pos	inc/lpc18xx.h	21526;"	d
GPIO_PORT_B0_PBYTE_Msk	inc/lpc18xx.h	26475;"	d
GPIO_PORT_B0_PBYTE_Pos	inc/lpc18xx.h	26474;"	d
GPIO_PORT_B100_PBYTE_Msk	inc/lpc18xx.h	26875;"	d
GPIO_PORT_B100_PBYTE_Pos	inc/lpc18xx.h	26874;"	d
GPIO_PORT_B101_PBYTE_Msk	inc/lpc18xx.h	26879;"	d
GPIO_PORT_B101_PBYTE_Pos	inc/lpc18xx.h	26878;"	d
GPIO_PORT_B102_PBYTE_Msk	inc/lpc18xx.h	26883;"	d
GPIO_PORT_B102_PBYTE_Pos	inc/lpc18xx.h	26882;"	d
GPIO_PORT_B103_PBYTE_Msk	inc/lpc18xx.h	26887;"	d
GPIO_PORT_B103_PBYTE_Pos	inc/lpc18xx.h	26886;"	d
GPIO_PORT_B104_PBYTE_Msk	inc/lpc18xx.h	26891;"	d
GPIO_PORT_B104_PBYTE_Pos	inc/lpc18xx.h	26890;"	d
GPIO_PORT_B105_PBYTE_Msk	inc/lpc18xx.h	26895;"	d
GPIO_PORT_B105_PBYTE_Pos	inc/lpc18xx.h	26894;"	d
GPIO_PORT_B106_PBYTE_Msk	inc/lpc18xx.h	26899;"	d
GPIO_PORT_B106_PBYTE_Pos	inc/lpc18xx.h	26898;"	d
GPIO_PORT_B107_PBYTE_Msk	inc/lpc18xx.h	26903;"	d
GPIO_PORT_B107_PBYTE_Pos	inc/lpc18xx.h	26902;"	d
GPIO_PORT_B108_PBYTE_Msk	inc/lpc18xx.h	26907;"	d
GPIO_PORT_B108_PBYTE_Pos	inc/lpc18xx.h	26906;"	d
GPIO_PORT_B109_PBYTE_Msk	inc/lpc18xx.h	26911;"	d
GPIO_PORT_B109_PBYTE_Pos	inc/lpc18xx.h	26910;"	d
GPIO_PORT_B10_PBYTE_Msk	inc/lpc18xx.h	26515;"	d
GPIO_PORT_B10_PBYTE_Pos	inc/lpc18xx.h	26514;"	d
GPIO_PORT_B110_PBYTE_Msk	inc/lpc18xx.h	26915;"	d
GPIO_PORT_B110_PBYTE_Pos	inc/lpc18xx.h	26914;"	d
GPIO_PORT_B111_PBYTE_Msk	inc/lpc18xx.h	26919;"	d
GPIO_PORT_B111_PBYTE_Pos	inc/lpc18xx.h	26918;"	d
GPIO_PORT_B112_PBYTE_Msk	inc/lpc18xx.h	26923;"	d
GPIO_PORT_B112_PBYTE_Pos	inc/lpc18xx.h	26922;"	d
GPIO_PORT_B113_PBYTE_Msk	inc/lpc18xx.h	26927;"	d
GPIO_PORT_B113_PBYTE_Pos	inc/lpc18xx.h	26926;"	d
GPIO_PORT_B114_PBYTE_Msk	inc/lpc18xx.h	26931;"	d
GPIO_PORT_B114_PBYTE_Pos	inc/lpc18xx.h	26930;"	d
GPIO_PORT_B115_PBYTE_Msk	inc/lpc18xx.h	26935;"	d
GPIO_PORT_B115_PBYTE_Pos	inc/lpc18xx.h	26934;"	d
GPIO_PORT_B116_PBYTE_Msk	inc/lpc18xx.h	26939;"	d
GPIO_PORT_B116_PBYTE_Pos	inc/lpc18xx.h	26938;"	d
GPIO_PORT_B117_PBYTE_Msk	inc/lpc18xx.h	26943;"	d
GPIO_PORT_B117_PBYTE_Pos	inc/lpc18xx.h	26942;"	d
GPIO_PORT_B118_PBYTE_Msk	inc/lpc18xx.h	26947;"	d
GPIO_PORT_B118_PBYTE_Pos	inc/lpc18xx.h	26946;"	d
GPIO_PORT_B119_PBYTE_Msk	inc/lpc18xx.h	26951;"	d
GPIO_PORT_B119_PBYTE_Pos	inc/lpc18xx.h	26950;"	d
GPIO_PORT_B11_PBYTE_Msk	inc/lpc18xx.h	26519;"	d
GPIO_PORT_B11_PBYTE_Pos	inc/lpc18xx.h	26518;"	d
GPIO_PORT_B120_PBYTE_Msk	inc/lpc18xx.h	26955;"	d
GPIO_PORT_B120_PBYTE_Pos	inc/lpc18xx.h	26954;"	d
GPIO_PORT_B121_PBYTE_Msk	inc/lpc18xx.h	26959;"	d
GPIO_PORT_B121_PBYTE_Pos	inc/lpc18xx.h	26958;"	d
GPIO_PORT_B122_PBYTE_Msk	inc/lpc18xx.h	26963;"	d
GPIO_PORT_B122_PBYTE_Pos	inc/lpc18xx.h	26962;"	d
GPIO_PORT_B123_PBYTE_Msk	inc/lpc18xx.h	26967;"	d
GPIO_PORT_B123_PBYTE_Pos	inc/lpc18xx.h	26966;"	d
GPIO_PORT_B124_PBYTE_Msk	inc/lpc18xx.h	26971;"	d
GPIO_PORT_B124_PBYTE_Pos	inc/lpc18xx.h	26970;"	d
GPIO_PORT_B125_PBYTE_Msk	inc/lpc18xx.h	26975;"	d
GPIO_PORT_B125_PBYTE_Pos	inc/lpc18xx.h	26974;"	d
GPIO_PORT_B126_PBYTE_Msk	inc/lpc18xx.h	26979;"	d
GPIO_PORT_B126_PBYTE_Pos	inc/lpc18xx.h	26978;"	d
GPIO_PORT_B127_PBYTE_Msk	inc/lpc18xx.h	26983;"	d
GPIO_PORT_B127_PBYTE_Pos	inc/lpc18xx.h	26982;"	d
GPIO_PORT_B128_PBYTE_Msk	inc/lpc18xx.h	26987;"	d
GPIO_PORT_B128_PBYTE_Pos	inc/lpc18xx.h	26986;"	d
GPIO_PORT_B129_PBYTE_Msk	inc/lpc18xx.h	26991;"	d
GPIO_PORT_B129_PBYTE_Pos	inc/lpc18xx.h	26990;"	d
GPIO_PORT_B12_PBYTE_Msk	inc/lpc18xx.h	26523;"	d
GPIO_PORT_B12_PBYTE_Pos	inc/lpc18xx.h	26522;"	d
GPIO_PORT_B130_PBYTE_Msk	inc/lpc18xx.h	26995;"	d
GPIO_PORT_B130_PBYTE_Pos	inc/lpc18xx.h	26994;"	d
GPIO_PORT_B131_PBYTE_Msk	inc/lpc18xx.h	26999;"	d
GPIO_PORT_B131_PBYTE_Pos	inc/lpc18xx.h	26998;"	d
GPIO_PORT_B132_PBYTE_Msk	inc/lpc18xx.h	27003;"	d
GPIO_PORT_B132_PBYTE_Pos	inc/lpc18xx.h	27002;"	d
GPIO_PORT_B133_PBYTE_Msk	inc/lpc18xx.h	27007;"	d
GPIO_PORT_B133_PBYTE_Pos	inc/lpc18xx.h	27006;"	d
GPIO_PORT_B134_PBYTE_Msk	inc/lpc18xx.h	27011;"	d
GPIO_PORT_B134_PBYTE_Pos	inc/lpc18xx.h	27010;"	d
GPIO_PORT_B135_PBYTE_Msk	inc/lpc18xx.h	27015;"	d
GPIO_PORT_B135_PBYTE_Pos	inc/lpc18xx.h	27014;"	d
GPIO_PORT_B136_PBYTE_Msk	inc/lpc18xx.h	27019;"	d
GPIO_PORT_B136_PBYTE_Pos	inc/lpc18xx.h	27018;"	d
GPIO_PORT_B137_PBYTE_Msk	inc/lpc18xx.h	27023;"	d
GPIO_PORT_B137_PBYTE_Pos	inc/lpc18xx.h	27022;"	d
GPIO_PORT_B138_PBYTE_Msk	inc/lpc18xx.h	27027;"	d
GPIO_PORT_B138_PBYTE_Pos	inc/lpc18xx.h	27026;"	d
GPIO_PORT_B139_PBYTE_Msk	inc/lpc18xx.h	27031;"	d
GPIO_PORT_B139_PBYTE_Pos	inc/lpc18xx.h	27030;"	d
GPIO_PORT_B13_PBYTE_Msk	inc/lpc18xx.h	26527;"	d
GPIO_PORT_B13_PBYTE_Pos	inc/lpc18xx.h	26526;"	d
GPIO_PORT_B140_PBYTE_Msk	inc/lpc18xx.h	27035;"	d
GPIO_PORT_B140_PBYTE_Pos	inc/lpc18xx.h	27034;"	d
GPIO_PORT_B141_PBYTE_Msk	inc/lpc18xx.h	27039;"	d
GPIO_PORT_B141_PBYTE_Pos	inc/lpc18xx.h	27038;"	d
GPIO_PORT_B142_PBYTE_Msk	inc/lpc18xx.h	27043;"	d
GPIO_PORT_B142_PBYTE_Pos	inc/lpc18xx.h	27042;"	d
GPIO_PORT_B143_PBYTE_Msk	inc/lpc18xx.h	27047;"	d
GPIO_PORT_B143_PBYTE_Pos	inc/lpc18xx.h	27046;"	d
GPIO_PORT_B144_PBYTE_Msk	inc/lpc18xx.h	27051;"	d
GPIO_PORT_B144_PBYTE_Pos	inc/lpc18xx.h	27050;"	d
GPIO_PORT_B145_PBYTE_Msk	inc/lpc18xx.h	27055;"	d
GPIO_PORT_B145_PBYTE_Pos	inc/lpc18xx.h	27054;"	d
GPIO_PORT_B146_PBYTE_Msk	inc/lpc18xx.h	27059;"	d
GPIO_PORT_B146_PBYTE_Pos	inc/lpc18xx.h	27058;"	d
GPIO_PORT_B147_PBYTE_Msk	inc/lpc18xx.h	27063;"	d
GPIO_PORT_B147_PBYTE_Pos	inc/lpc18xx.h	27062;"	d
GPIO_PORT_B148_PBYTE_Msk	inc/lpc18xx.h	27067;"	d
GPIO_PORT_B148_PBYTE_Pos	inc/lpc18xx.h	27066;"	d
GPIO_PORT_B149_PBYTE_Msk	inc/lpc18xx.h	27071;"	d
GPIO_PORT_B149_PBYTE_Pos	inc/lpc18xx.h	27070;"	d
GPIO_PORT_B14_PBYTE_Msk	inc/lpc18xx.h	26531;"	d
GPIO_PORT_B14_PBYTE_Pos	inc/lpc18xx.h	26530;"	d
GPIO_PORT_B150_PBYTE_Msk	inc/lpc18xx.h	27075;"	d
GPIO_PORT_B150_PBYTE_Pos	inc/lpc18xx.h	27074;"	d
GPIO_PORT_B151_PBYTE_Msk	inc/lpc18xx.h	27079;"	d
GPIO_PORT_B151_PBYTE_Pos	inc/lpc18xx.h	27078;"	d
GPIO_PORT_B152_PBYTE_Msk	inc/lpc18xx.h	27083;"	d
GPIO_PORT_B152_PBYTE_Pos	inc/lpc18xx.h	27082;"	d
GPIO_PORT_B153_PBYTE_Msk	inc/lpc18xx.h	27087;"	d
GPIO_PORT_B153_PBYTE_Pos	inc/lpc18xx.h	27086;"	d
GPIO_PORT_B154_PBYTE_Msk	inc/lpc18xx.h	27091;"	d
GPIO_PORT_B154_PBYTE_Pos	inc/lpc18xx.h	27090;"	d
GPIO_PORT_B155_PBYTE_Msk	inc/lpc18xx.h	27095;"	d
GPIO_PORT_B155_PBYTE_Pos	inc/lpc18xx.h	27094;"	d
GPIO_PORT_B156_PBYTE_Msk	inc/lpc18xx.h	27099;"	d
GPIO_PORT_B156_PBYTE_Pos	inc/lpc18xx.h	27098;"	d
GPIO_PORT_B157_PBYTE_Msk	inc/lpc18xx.h	27103;"	d
GPIO_PORT_B157_PBYTE_Pos	inc/lpc18xx.h	27102;"	d
GPIO_PORT_B158_PBYTE_Msk	inc/lpc18xx.h	27107;"	d
GPIO_PORT_B158_PBYTE_Pos	inc/lpc18xx.h	27106;"	d
GPIO_PORT_B159_PBYTE_Msk	inc/lpc18xx.h	27111;"	d
GPIO_PORT_B159_PBYTE_Pos	inc/lpc18xx.h	27110;"	d
GPIO_PORT_B15_PBYTE_Msk	inc/lpc18xx.h	26535;"	d
GPIO_PORT_B15_PBYTE_Pos	inc/lpc18xx.h	26534;"	d
GPIO_PORT_B160_PBYTE_Msk	inc/lpc18xx.h	27115;"	d
GPIO_PORT_B160_PBYTE_Pos	inc/lpc18xx.h	27114;"	d
GPIO_PORT_B161_PBYTE_Msk	inc/lpc18xx.h	27119;"	d
GPIO_PORT_B161_PBYTE_Pos	inc/lpc18xx.h	27118;"	d
GPIO_PORT_B162_PBYTE_Msk	inc/lpc18xx.h	27123;"	d
GPIO_PORT_B162_PBYTE_Pos	inc/lpc18xx.h	27122;"	d
GPIO_PORT_B163_PBYTE_Msk	inc/lpc18xx.h	27127;"	d
GPIO_PORT_B163_PBYTE_Pos	inc/lpc18xx.h	27126;"	d
GPIO_PORT_B164_PBYTE_Msk	inc/lpc18xx.h	27131;"	d
GPIO_PORT_B164_PBYTE_Pos	inc/lpc18xx.h	27130;"	d
GPIO_PORT_B165_PBYTE_Msk	inc/lpc18xx.h	27135;"	d
GPIO_PORT_B165_PBYTE_Pos	inc/lpc18xx.h	27134;"	d
GPIO_PORT_B166_PBYTE_Msk	inc/lpc18xx.h	27139;"	d
GPIO_PORT_B166_PBYTE_Pos	inc/lpc18xx.h	27138;"	d
GPIO_PORT_B167_PBYTE_Msk	inc/lpc18xx.h	27143;"	d
GPIO_PORT_B167_PBYTE_Pos	inc/lpc18xx.h	27142;"	d
GPIO_PORT_B168_PBYTE_Msk	inc/lpc18xx.h	27147;"	d
GPIO_PORT_B168_PBYTE_Pos	inc/lpc18xx.h	27146;"	d
GPIO_PORT_B169_PBYTE_Msk	inc/lpc18xx.h	27151;"	d
GPIO_PORT_B169_PBYTE_Pos	inc/lpc18xx.h	27150;"	d
GPIO_PORT_B16_PBYTE_Msk	inc/lpc18xx.h	26539;"	d
GPIO_PORT_B16_PBYTE_Pos	inc/lpc18xx.h	26538;"	d
GPIO_PORT_B170_PBYTE_Msk	inc/lpc18xx.h	27155;"	d
GPIO_PORT_B170_PBYTE_Pos	inc/lpc18xx.h	27154;"	d
GPIO_PORT_B171_PBYTE_Msk	inc/lpc18xx.h	27159;"	d
GPIO_PORT_B171_PBYTE_Pos	inc/lpc18xx.h	27158;"	d
GPIO_PORT_B172_PBYTE_Msk	inc/lpc18xx.h	27163;"	d
GPIO_PORT_B172_PBYTE_Pos	inc/lpc18xx.h	27162;"	d
GPIO_PORT_B173_PBYTE_Msk	inc/lpc18xx.h	27167;"	d
GPIO_PORT_B173_PBYTE_Pos	inc/lpc18xx.h	27166;"	d
GPIO_PORT_B174_PBYTE_Msk	inc/lpc18xx.h	27171;"	d
GPIO_PORT_B174_PBYTE_Pos	inc/lpc18xx.h	27170;"	d
GPIO_PORT_B175_PBYTE_Msk	inc/lpc18xx.h	27175;"	d
GPIO_PORT_B175_PBYTE_Pos	inc/lpc18xx.h	27174;"	d
GPIO_PORT_B176_PBYTE_Msk	inc/lpc18xx.h	27179;"	d
GPIO_PORT_B176_PBYTE_Pos	inc/lpc18xx.h	27178;"	d
GPIO_PORT_B177_PBYTE_Msk	inc/lpc18xx.h	27183;"	d
GPIO_PORT_B177_PBYTE_Pos	inc/lpc18xx.h	27182;"	d
GPIO_PORT_B178_PBYTE_Msk	inc/lpc18xx.h	27187;"	d
GPIO_PORT_B178_PBYTE_Pos	inc/lpc18xx.h	27186;"	d
GPIO_PORT_B179_PBYTE_Msk	inc/lpc18xx.h	27191;"	d
GPIO_PORT_B179_PBYTE_Pos	inc/lpc18xx.h	27190;"	d
GPIO_PORT_B17_PBYTE_Msk	inc/lpc18xx.h	26543;"	d
GPIO_PORT_B17_PBYTE_Pos	inc/lpc18xx.h	26542;"	d
GPIO_PORT_B180_PBYTE_Msk	inc/lpc18xx.h	27195;"	d
GPIO_PORT_B180_PBYTE_Pos	inc/lpc18xx.h	27194;"	d
GPIO_PORT_B181_PBYTE_Msk	inc/lpc18xx.h	27199;"	d
GPIO_PORT_B181_PBYTE_Pos	inc/lpc18xx.h	27198;"	d
GPIO_PORT_B182_PBYTE_Msk	inc/lpc18xx.h	27203;"	d
GPIO_PORT_B182_PBYTE_Pos	inc/lpc18xx.h	27202;"	d
GPIO_PORT_B183_PBYTE_Msk	inc/lpc18xx.h	27207;"	d
GPIO_PORT_B183_PBYTE_Pos	inc/lpc18xx.h	27206;"	d
GPIO_PORT_B184_PBYTE_Msk	inc/lpc18xx.h	27211;"	d
GPIO_PORT_B184_PBYTE_Pos	inc/lpc18xx.h	27210;"	d
GPIO_PORT_B185_PBYTE_Msk	inc/lpc18xx.h	27215;"	d
GPIO_PORT_B185_PBYTE_Pos	inc/lpc18xx.h	27214;"	d
GPIO_PORT_B186_PBYTE_Msk	inc/lpc18xx.h	27219;"	d
GPIO_PORT_B186_PBYTE_Pos	inc/lpc18xx.h	27218;"	d
GPIO_PORT_B187_PBYTE_Msk	inc/lpc18xx.h	27223;"	d
GPIO_PORT_B187_PBYTE_Pos	inc/lpc18xx.h	27222;"	d
GPIO_PORT_B188_PBYTE_Msk	inc/lpc18xx.h	27227;"	d
GPIO_PORT_B188_PBYTE_Pos	inc/lpc18xx.h	27226;"	d
GPIO_PORT_B189_PBYTE_Msk	inc/lpc18xx.h	27231;"	d
GPIO_PORT_B189_PBYTE_Pos	inc/lpc18xx.h	27230;"	d
GPIO_PORT_B18_PBYTE_Msk	inc/lpc18xx.h	26547;"	d
GPIO_PORT_B18_PBYTE_Pos	inc/lpc18xx.h	26546;"	d
GPIO_PORT_B190_PBYTE_Msk	inc/lpc18xx.h	27235;"	d
GPIO_PORT_B190_PBYTE_Pos	inc/lpc18xx.h	27234;"	d
GPIO_PORT_B191_PBYTE_Msk	inc/lpc18xx.h	27239;"	d
GPIO_PORT_B191_PBYTE_Pos	inc/lpc18xx.h	27238;"	d
GPIO_PORT_B192_PBYTE_Msk	inc/lpc18xx.h	27243;"	d
GPIO_PORT_B192_PBYTE_Pos	inc/lpc18xx.h	27242;"	d
GPIO_PORT_B193_PBYTE_Msk	inc/lpc18xx.h	27247;"	d
GPIO_PORT_B193_PBYTE_Pos	inc/lpc18xx.h	27246;"	d
GPIO_PORT_B194_PBYTE_Msk	inc/lpc18xx.h	27251;"	d
GPIO_PORT_B194_PBYTE_Pos	inc/lpc18xx.h	27250;"	d
GPIO_PORT_B195_PBYTE_Msk	inc/lpc18xx.h	27255;"	d
GPIO_PORT_B195_PBYTE_Pos	inc/lpc18xx.h	27254;"	d
GPIO_PORT_B196_PBYTE_Msk	inc/lpc18xx.h	27259;"	d
GPIO_PORT_B196_PBYTE_Pos	inc/lpc18xx.h	27258;"	d
GPIO_PORT_B197_PBYTE_Msk	inc/lpc18xx.h	27263;"	d
GPIO_PORT_B197_PBYTE_Pos	inc/lpc18xx.h	27262;"	d
GPIO_PORT_B198_PBYTE_Msk	inc/lpc18xx.h	27267;"	d
GPIO_PORT_B198_PBYTE_Pos	inc/lpc18xx.h	27266;"	d
GPIO_PORT_B199_PBYTE_Msk	inc/lpc18xx.h	27271;"	d
GPIO_PORT_B199_PBYTE_Pos	inc/lpc18xx.h	27270;"	d
GPIO_PORT_B19_PBYTE_Msk	inc/lpc18xx.h	26551;"	d
GPIO_PORT_B19_PBYTE_Pos	inc/lpc18xx.h	26550;"	d
GPIO_PORT_B1_PBYTE_Msk	inc/lpc18xx.h	26479;"	d
GPIO_PORT_B1_PBYTE_Pos	inc/lpc18xx.h	26478;"	d
GPIO_PORT_B200_PBYTE_Msk	inc/lpc18xx.h	27275;"	d
GPIO_PORT_B200_PBYTE_Pos	inc/lpc18xx.h	27274;"	d
GPIO_PORT_B201_PBYTE_Msk	inc/lpc18xx.h	27279;"	d
GPIO_PORT_B201_PBYTE_Pos	inc/lpc18xx.h	27278;"	d
GPIO_PORT_B202_PBYTE_Msk	inc/lpc18xx.h	27283;"	d
GPIO_PORT_B202_PBYTE_Pos	inc/lpc18xx.h	27282;"	d
GPIO_PORT_B203_PBYTE_Msk	inc/lpc18xx.h	27287;"	d
GPIO_PORT_B203_PBYTE_Pos	inc/lpc18xx.h	27286;"	d
GPIO_PORT_B204_PBYTE_Msk	inc/lpc18xx.h	27291;"	d
GPIO_PORT_B204_PBYTE_Pos	inc/lpc18xx.h	27290;"	d
GPIO_PORT_B205_PBYTE_Msk	inc/lpc18xx.h	27295;"	d
GPIO_PORT_B205_PBYTE_Pos	inc/lpc18xx.h	27294;"	d
GPIO_PORT_B206_PBYTE_Msk	inc/lpc18xx.h	27299;"	d
GPIO_PORT_B206_PBYTE_Pos	inc/lpc18xx.h	27298;"	d
GPIO_PORT_B207_PBYTE_Msk	inc/lpc18xx.h	27303;"	d
GPIO_PORT_B207_PBYTE_Pos	inc/lpc18xx.h	27302;"	d
GPIO_PORT_B208_PBYTE_Msk	inc/lpc18xx.h	27307;"	d
GPIO_PORT_B208_PBYTE_Pos	inc/lpc18xx.h	27306;"	d
GPIO_PORT_B209_PBYTE_Msk	inc/lpc18xx.h	27311;"	d
GPIO_PORT_B209_PBYTE_Pos	inc/lpc18xx.h	27310;"	d
GPIO_PORT_B20_PBYTE_Msk	inc/lpc18xx.h	26555;"	d
GPIO_PORT_B20_PBYTE_Pos	inc/lpc18xx.h	26554;"	d
GPIO_PORT_B210_PBYTE_Msk	inc/lpc18xx.h	27315;"	d
GPIO_PORT_B210_PBYTE_Pos	inc/lpc18xx.h	27314;"	d
GPIO_PORT_B211_PBYTE_Msk	inc/lpc18xx.h	27319;"	d
GPIO_PORT_B211_PBYTE_Pos	inc/lpc18xx.h	27318;"	d
GPIO_PORT_B212_PBYTE_Msk	inc/lpc18xx.h	27323;"	d
GPIO_PORT_B212_PBYTE_Pos	inc/lpc18xx.h	27322;"	d
GPIO_PORT_B213_PBYTE_Msk	inc/lpc18xx.h	27327;"	d
GPIO_PORT_B213_PBYTE_Pos	inc/lpc18xx.h	27326;"	d
GPIO_PORT_B214_PBYTE_Msk	inc/lpc18xx.h	27331;"	d
GPIO_PORT_B214_PBYTE_Pos	inc/lpc18xx.h	27330;"	d
GPIO_PORT_B215_PBYTE_Msk	inc/lpc18xx.h	27335;"	d
GPIO_PORT_B215_PBYTE_Pos	inc/lpc18xx.h	27334;"	d
GPIO_PORT_B216_PBYTE_Msk	inc/lpc18xx.h	27339;"	d
GPIO_PORT_B216_PBYTE_Pos	inc/lpc18xx.h	27338;"	d
GPIO_PORT_B217_PBYTE_Msk	inc/lpc18xx.h	27343;"	d
GPIO_PORT_B217_PBYTE_Pos	inc/lpc18xx.h	27342;"	d
GPIO_PORT_B218_PBYTE_Msk	inc/lpc18xx.h	27347;"	d
GPIO_PORT_B218_PBYTE_Pos	inc/lpc18xx.h	27346;"	d
GPIO_PORT_B219_PBYTE_Msk	inc/lpc18xx.h	27351;"	d
GPIO_PORT_B219_PBYTE_Pos	inc/lpc18xx.h	27350;"	d
GPIO_PORT_B21_PBYTE_Msk	inc/lpc18xx.h	26559;"	d
GPIO_PORT_B21_PBYTE_Pos	inc/lpc18xx.h	26558;"	d
GPIO_PORT_B220_PBYTE_Msk	inc/lpc18xx.h	27355;"	d
GPIO_PORT_B220_PBYTE_Pos	inc/lpc18xx.h	27354;"	d
GPIO_PORT_B221_PBYTE_Msk	inc/lpc18xx.h	27359;"	d
GPIO_PORT_B221_PBYTE_Pos	inc/lpc18xx.h	27358;"	d
GPIO_PORT_B222_PBYTE_Msk	inc/lpc18xx.h	27363;"	d
GPIO_PORT_B222_PBYTE_Pos	inc/lpc18xx.h	27362;"	d
GPIO_PORT_B223_PBYTE_Msk	inc/lpc18xx.h	27367;"	d
GPIO_PORT_B223_PBYTE_Pos	inc/lpc18xx.h	27366;"	d
GPIO_PORT_B224_PBYTE_Msk	inc/lpc18xx.h	27371;"	d
GPIO_PORT_B224_PBYTE_Pos	inc/lpc18xx.h	27370;"	d
GPIO_PORT_B225_PBYTE_Msk	inc/lpc18xx.h	27375;"	d
GPIO_PORT_B225_PBYTE_Pos	inc/lpc18xx.h	27374;"	d
GPIO_PORT_B226_PBYTE_Msk	inc/lpc18xx.h	27379;"	d
GPIO_PORT_B226_PBYTE_Pos	inc/lpc18xx.h	27378;"	d
GPIO_PORT_B227_PBYTE_Msk	inc/lpc18xx.h	27383;"	d
GPIO_PORT_B227_PBYTE_Pos	inc/lpc18xx.h	27382;"	d
GPIO_PORT_B228_PBYTE_Msk	inc/lpc18xx.h	27387;"	d
GPIO_PORT_B228_PBYTE_Pos	inc/lpc18xx.h	27386;"	d
GPIO_PORT_B229_PBYTE_Msk	inc/lpc18xx.h	27391;"	d
GPIO_PORT_B229_PBYTE_Pos	inc/lpc18xx.h	27390;"	d
GPIO_PORT_B22_PBYTE_Msk	inc/lpc18xx.h	26563;"	d
GPIO_PORT_B22_PBYTE_Pos	inc/lpc18xx.h	26562;"	d
GPIO_PORT_B230_PBYTE_Msk	inc/lpc18xx.h	27395;"	d
GPIO_PORT_B230_PBYTE_Pos	inc/lpc18xx.h	27394;"	d
GPIO_PORT_B231_PBYTE_Msk	inc/lpc18xx.h	27399;"	d
GPIO_PORT_B231_PBYTE_Pos	inc/lpc18xx.h	27398;"	d
GPIO_PORT_B232_PBYTE_Msk	inc/lpc18xx.h	27403;"	d
GPIO_PORT_B232_PBYTE_Pos	inc/lpc18xx.h	27402;"	d
GPIO_PORT_B233_PBYTE_Msk	inc/lpc18xx.h	27407;"	d
GPIO_PORT_B233_PBYTE_Pos	inc/lpc18xx.h	27406;"	d
GPIO_PORT_B234_PBYTE_Msk	inc/lpc18xx.h	27411;"	d
GPIO_PORT_B234_PBYTE_Pos	inc/lpc18xx.h	27410;"	d
GPIO_PORT_B235_PBYTE_Msk	inc/lpc18xx.h	27415;"	d
GPIO_PORT_B235_PBYTE_Pos	inc/lpc18xx.h	27414;"	d
GPIO_PORT_B236_PBYTE_Msk	inc/lpc18xx.h	27419;"	d
GPIO_PORT_B236_PBYTE_Pos	inc/lpc18xx.h	27418;"	d
GPIO_PORT_B237_PBYTE_Msk	inc/lpc18xx.h	27423;"	d
GPIO_PORT_B237_PBYTE_Pos	inc/lpc18xx.h	27422;"	d
GPIO_PORT_B238_PBYTE_Msk	inc/lpc18xx.h	27427;"	d
GPIO_PORT_B238_PBYTE_Pos	inc/lpc18xx.h	27426;"	d
GPIO_PORT_B239_PBYTE_Msk	inc/lpc18xx.h	27431;"	d
GPIO_PORT_B239_PBYTE_Pos	inc/lpc18xx.h	27430;"	d
GPIO_PORT_B23_PBYTE_Msk	inc/lpc18xx.h	26567;"	d
GPIO_PORT_B23_PBYTE_Pos	inc/lpc18xx.h	26566;"	d
GPIO_PORT_B240_PBYTE_Msk	inc/lpc18xx.h	27435;"	d
GPIO_PORT_B240_PBYTE_Pos	inc/lpc18xx.h	27434;"	d
GPIO_PORT_B241_PBYTE_Msk	inc/lpc18xx.h	27439;"	d
GPIO_PORT_B241_PBYTE_Pos	inc/lpc18xx.h	27438;"	d
GPIO_PORT_B242_PBYTE_Msk	inc/lpc18xx.h	27443;"	d
GPIO_PORT_B242_PBYTE_Pos	inc/lpc18xx.h	27442;"	d
GPIO_PORT_B243_PBYTE_Msk	inc/lpc18xx.h	27447;"	d
GPIO_PORT_B243_PBYTE_Pos	inc/lpc18xx.h	27446;"	d
GPIO_PORT_B244_PBYTE_Msk	inc/lpc18xx.h	27451;"	d
GPIO_PORT_B244_PBYTE_Pos	inc/lpc18xx.h	27450;"	d
GPIO_PORT_B245_PBYTE_Msk	inc/lpc18xx.h	27455;"	d
GPIO_PORT_B245_PBYTE_Pos	inc/lpc18xx.h	27454;"	d
GPIO_PORT_B246_PBYTE_Msk	inc/lpc18xx.h	27459;"	d
GPIO_PORT_B246_PBYTE_Pos	inc/lpc18xx.h	27458;"	d
GPIO_PORT_B247_PBYTE_Msk	inc/lpc18xx.h	27463;"	d
GPIO_PORT_B247_PBYTE_Pos	inc/lpc18xx.h	27462;"	d
GPIO_PORT_B248_PBYTE_Msk	inc/lpc18xx.h	27467;"	d
GPIO_PORT_B248_PBYTE_Pos	inc/lpc18xx.h	27466;"	d
GPIO_PORT_B249_PBYTE_Msk	inc/lpc18xx.h	27471;"	d
GPIO_PORT_B249_PBYTE_Pos	inc/lpc18xx.h	27470;"	d
GPIO_PORT_B24_PBYTE_Msk	inc/lpc18xx.h	26571;"	d
GPIO_PORT_B24_PBYTE_Pos	inc/lpc18xx.h	26570;"	d
GPIO_PORT_B250_PBYTE_Msk	inc/lpc18xx.h	27475;"	d
GPIO_PORT_B250_PBYTE_Pos	inc/lpc18xx.h	27474;"	d
GPIO_PORT_B251_PBYTE_Msk	inc/lpc18xx.h	27479;"	d
GPIO_PORT_B251_PBYTE_Pos	inc/lpc18xx.h	27478;"	d
GPIO_PORT_B252_PBYTE_Msk	inc/lpc18xx.h	27483;"	d
GPIO_PORT_B252_PBYTE_Pos	inc/lpc18xx.h	27482;"	d
GPIO_PORT_B253_PBYTE_Msk	inc/lpc18xx.h	27487;"	d
GPIO_PORT_B253_PBYTE_Pos	inc/lpc18xx.h	27486;"	d
GPIO_PORT_B254_PBYTE_Msk	inc/lpc18xx.h	27491;"	d
GPIO_PORT_B254_PBYTE_Pos	inc/lpc18xx.h	27490;"	d
GPIO_PORT_B255_PBYTE_Msk	inc/lpc18xx.h	27495;"	d
GPIO_PORT_B255_PBYTE_Pos	inc/lpc18xx.h	27494;"	d
GPIO_PORT_B25_PBYTE_Msk	inc/lpc18xx.h	26575;"	d
GPIO_PORT_B25_PBYTE_Pos	inc/lpc18xx.h	26574;"	d
GPIO_PORT_B26_PBYTE_Msk	inc/lpc18xx.h	26579;"	d
GPIO_PORT_B26_PBYTE_Pos	inc/lpc18xx.h	26578;"	d
GPIO_PORT_B27_PBYTE_Msk	inc/lpc18xx.h	26583;"	d
GPIO_PORT_B27_PBYTE_Pos	inc/lpc18xx.h	26582;"	d
GPIO_PORT_B28_PBYTE_Msk	inc/lpc18xx.h	26587;"	d
GPIO_PORT_B28_PBYTE_Pos	inc/lpc18xx.h	26586;"	d
GPIO_PORT_B29_PBYTE_Msk	inc/lpc18xx.h	26591;"	d
GPIO_PORT_B29_PBYTE_Pos	inc/lpc18xx.h	26590;"	d
GPIO_PORT_B2_PBYTE_Msk	inc/lpc18xx.h	26483;"	d
GPIO_PORT_B2_PBYTE_Pos	inc/lpc18xx.h	26482;"	d
GPIO_PORT_B30_PBYTE_Msk	inc/lpc18xx.h	26595;"	d
GPIO_PORT_B30_PBYTE_Pos	inc/lpc18xx.h	26594;"	d
GPIO_PORT_B31_PBYTE_Msk	inc/lpc18xx.h	26599;"	d
GPIO_PORT_B31_PBYTE_Pos	inc/lpc18xx.h	26598;"	d
GPIO_PORT_B32_PBYTE_Msk	inc/lpc18xx.h	26603;"	d
GPIO_PORT_B32_PBYTE_Pos	inc/lpc18xx.h	26602;"	d
GPIO_PORT_B33_PBYTE_Msk	inc/lpc18xx.h	26607;"	d
GPIO_PORT_B33_PBYTE_Pos	inc/lpc18xx.h	26606;"	d
GPIO_PORT_B34_PBYTE_Msk	inc/lpc18xx.h	26611;"	d
GPIO_PORT_B34_PBYTE_Pos	inc/lpc18xx.h	26610;"	d
GPIO_PORT_B35_PBYTE_Msk	inc/lpc18xx.h	26615;"	d
GPIO_PORT_B35_PBYTE_Pos	inc/lpc18xx.h	26614;"	d
GPIO_PORT_B36_PBYTE_Msk	inc/lpc18xx.h	26619;"	d
GPIO_PORT_B36_PBYTE_Pos	inc/lpc18xx.h	26618;"	d
GPIO_PORT_B37_PBYTE_Msk	inc/lpc18xx.h	26623;"	d
GPIO_PORT_B37_PBYTE_Pos	inc/lpc18xx.h	26622;"	d
GPIO_PORT_B38_PBYTE_Msk	inc/lpc18xx.h	26627;"	d
GPIO_PORT_B38_PBYTE_Pos	inc/lpc18xx.h	26626;"	d
GPIO_PORT_B39_PBYTE_Msk	inc/lpc18xx.h	26631;"	d
GPIO_PORT_B39_PBYTE_Pos	inc/lpc18xx.h	26630;"	d
GPIO_PORT_B3_PBYTE_Msk	inc/lpc18xx.h	26487;"	d
GPIO_PORT_B3_PBYTE_Pos	inc/lpc18xx.h	26486;"	d
GPIO_PORT_B40_PBYTE_Msk	inc/lpc18xx.h	26635;"	d
GPIO_PORT_B40_PBYTE_Pos	inc/lpc18xx.h	26634;"	d
GPIO_PORT_B41_PBYTE_Msk	inc/lpc18xx.h	26639;"	d
GPIO_PORT_B41_PBYTE_Pos	inc/lpc18xx.h	26638;"	d
GPIO_PORT_B42_PBYTE_Msk	inc/lpc18xx.h	26643;"	d
GPIO_PORT_B42_PBYTE_Pos	inc/lpc18xx.h	26642;"	d
GPIO_PORT_B43_PBYTE_Msk	inc/lpc18xx.h	26647;"	d
GPIO_PORT_B43_PBYTE_Pos	inc/lpc18xx.h	26646;"	d
GPIO_PORT_B44_PBYTE_Msk	inc/lpc18xx.h	26651;"	d
GPIO_PORT_B44_PBYTE_Pos	inc/lpc18xx.h	26650;"	d
GPIO_PORT_B45_PBYTE_Msk	inc/lpc18xx.h	26655;"	d
GPIO_PORT_B45_PBYTE_Pos	inc/lpc18xx.h	26654;"	d
GPIO_PORT_B46_PBYTE_Msk	inc/lpc18xx.h	26659;"	d
GPIO_PORT_B46_PBYTE_Pos	inc/lpc18xx.h	26658;"	d
GPIO_PORT_B47_PBYTE_Msk	inc/lpc18xx.h	26663;"	d
GPIO_PORT_B47_PBYTE_Pos	inc/lpc18xx.h	26662;"	d
GPIO_PORT_B48_PBYTE_Msk	inc/lpc18xx.h	26667;"	d
GPIO_PORT_B48_PBYTE_Pos	inc/lpc18xx.h	26666;"	d
GPIO_PORT_B49_PBYTE_Msk	inc/lpc18xx.h	26671;"	d
GPIO_PORT_B49_PBYTE_Pos	inc/lpc18xx.h	26670;"	d
GPIO_PORT_B4_PBYTE_Msk	inc/lpc18xx.h	26491;"	d
GPIO_PORT_B4_PBYTE_Pos	inc/lpc18xx.h	26490;"	d
GPIO_PORT_B50_PBYTE_Msk	inc/lpc18xx.h	26675;"	d
GPIO_PORT_B50_PBYTE_Pos	inc/lpc18xx.h	26674;"	d
GPIO_PORT_B51_PBYTE_Msk	inc/lpc18xx.h	26679;"	d
GPIO_PORT_B51_PBYTE_Pos	inc/lpc18xx.h	26678;"	d
GPIO_PORT_B52_PBYTE_Msk	inc/lpc18xx.h	26683;"	d
GPIO_PORT_B52_PBYTE_Pos	inc/lpc18xx.h	26682;"	d
GPIO_PORT_B53_PBYTE_Msk	inc/lpc18xx.h	26687;"	d
GPIO_PORT_B53_PBYTE_Pos	inc/lpc18xx.h	26686;"	d
GPIO_PORT_B54_PBYTE_Msk	inc/lpc18xx.h	26691;"	d
GPIO_PORT_B54_PBYTE_Pos	inc/lpc18xx.h	26690;"	d
GPIO_PORT_B55_PBYTE_Msk	inc/lpc18xx.h	26695;"	d
GPIO_PORT_B55_PBYTE_Pos	inc/lpc18xx.h	26694;"	d
GPIO_PORT_B56_PBYTE_Msk	inc/lpc18xx.h	26699;"	d
GPIO_PORT_B56_PBYTE_Pos	inc/lpc18xx.h	26698;"	d
GPIO_PORT_B57_PBYTE_Msk	inc/lpc18xx.h	26703;"	d
GPIO_PORT_B57_PBYTE_Pos	inc/lpc18xx.h	26702;"	d
GPIO_PORT_B58_PBYTE_Msk	inc/lpc18xx.h	26707;"	d
GPIO_PORT_B58_PBYTE_Pos	inc/lpc18xx.h	26706;"	d
GPIO_PORT_B59_PBYTE_Msk	inc/lpc18xx.h	26711;"	d
GPIO_PORT_B59_PBYTE_Pos	inc/lpc18xx.h	26710;"	d
GPIO_PORT_B5_PBYTE_Msk	inc/lpc18xx.h	26495;"	d
GPIO_PORT_B5_PBYTE_Pos	inc/lpc18xx.h	26494;"	d
GPIO_PORT_B60_PBYTE_Msk	inc/lpc18xx.h	26715;"	d
GPIO_PORT_B60_PBYTE_Pos	inc/lpc18xx.h	26714;"	d
GPIO_PORT_B61_PBYTE_Msk	inc/lpc18xx.h	26719;"	d
GPIO_PORT_B61_PBYTE_Pos	inc/lpc18xx.h	26718;"	d
GPIO_PORT_B62_PBYTE_Msk	inc/lpc18xx.h	26723;"	d
GPIO_PORT_B62_PBYTE_Pos	inc/lpc18xx.h	26722;"	d
GPIO_PORT_B63_PBYTE_Msk	inc/lpc18xx.h	26727;"	d
GPIO_PORT_B63_PBYTE_Pos	inc/lpc18xx.h	26726;"	d
GPIO_PORT_B64_PBYTE_Msk	inc/lpc18xx.h	26731;"	d
GPIO_PORT_B64_PBYTE_Pos	inc/lpc18xx.h	26730;"	d
GPIO_PORT_B65_PBYTE_Msk	inc/lpc18xx.h	26735;"	d
GPIO_PORT_B65_PBYTE_Pos	inc/lpc18xx.h	26734;"	d
GPIO_PORT_B66_PBYTE_Msk	inc/lpc18xx.h	26739;"	d
GPIO_PORT_B66_PBYTE_Pos	inc/lpc18xx.h	26738;"	d
GPIO_PORT_B67_PBYTE_Msk	inc/lpc18xx.h	26743;"	d
GPIO_PORT_B67_PBYTE_Pos	inc/lpc18xx.h	26742;"	d
GPIO_PORT_B68_PBYTE_Msk	inc/lpc18xx.h	26747;"	d
GPIO_PORT_B68_PBYTE_Pos	inc/lpc18xx.h	26746;"	d
GPIO_PORT_B69_PBYTE_Msk	inc/lpc18xx.h	26751;"	d
GPIO_PORT_B69_PBYTE_Pos	inc/lpc18xx.h	26750;"	d
GPIO_PORT_B6_PBYTE_Msk	inc/lpc18xx.h	26499;"	d
GPIO_PORT_B6_PBYTE_Pos	inc/lpc18xx.h	26498;"	d
GPIO_PORT_B70_PBYTE_Msk	inc/lpc18xx.h	26755;"	d
GPIO_PORT_B70_PBYTE_Pos	inc/lpc18xx.h	26754;"	d
GPIO_PORT_B71_PBYTE_Msk	inc/lpc18xx.h	26759;"	d
GPIO_PORT_B71_PBYTE_Pos	inc/lpc18xx.h	26758;"	d
GPIO_PORT_B72_PBYTE_Msk	inc/lpc18xx.h	26763;"	d
GPIO_PORT_B72_PBYTE_Pos	inc/lpc18xx.h	26762;"	d
GPIO_PORT_B73_PBYTE_Msk	inc/lpc18xx.h	26767;"	d
GPIO_PORT_B73_PBYTE_Pos	inc/lpc18xx.h	26766;"	d
GPIO_PORT_B74_PBYTE_Msk	inc/lpc18xx.h	26771;"	d
GPIO_PORT_B74_PBYTE_Pos	inc/lpc18xx.h	26770;"	d
GPIO_PORT_B75_PBYTE_Msk	inc/lpc18xx.h	26775;"	d
GPIO_PORT_B75_PBYTE_Pos	inc/lpc18xx.h	26774;"	d
GPIO_PORT_B76_PBYTE_Msk	inc/lpc18xx.h	26779;"	d
GPIO_PORT_B76_PBYTE_Pos	inc/lpc18xx.h	26778;"	d
GPIO_PORT_B77_PBYTE_Msk	inc/lpc18xx.h	26783;"	d
GPIO_PORT_B77_PBYTE_Pos	inc/lpc18xx.h	26782;"	d
GPIO_PORT_B78_PBYTE_Msk	inc/lpc18xx.h	26787;"	d
GPIO_PORT_B78_PBYTE_Pos	inc/lpc18xx.h	26786;"	d
GPIO_PORT_B79_PBYTE_Msk	inc/lpc18xx.h	26791;"	d
GPIO_PORT_B79_PBYTE_Pos	inc/lpc18xx.h	26790;"	d
GPIO_PORT_B7_PBYTE_Msk	inc/lpc18xx.h	26503;"	d
GPIO_PORT_B7_PBYTE_Pos	inc/lpc18xx.h	26502;"	d
GPIO_PORT_B80_PBYTE_Msk	inc/lpc18xx.h	26795;"	d
GPIO_PORT_B80_PBYTE_Pos	inc/lpc18xx.h	26794;"	d
GPIO_PORT_B81_PBYTE_Msk	inc/lpc18xx.h	26799;"	d
GPIO_PORT_B81_PBYTE_Pos	inc/lpc18xx.h	26798;"	d
GPIO_PORT_B82_PBYTE_Msk	inc/lpc18xx.h	26803;"	d
GPIO_PORT_B82_PBYTE_Pos	inc/lpc18xx.h	26802;"	d
GPIO_PORT_B83_PBYTE_Msk	inc/lpc18xx.h	26807;"	d
GPIO_PORT_B83_PBYTE_Pos	inc/lpc18xx.h	26806;"	d
GPIO_PORT_B84_PBYTE_Msk	inc/lpc18xx.h	26811;"	d
GPIO_PORT_B84_PBYTE_Pos	inc/lpc18xx.h	26810;"	d
GPIO_PORT_B85_PBYTE_Msk	inc/lpc18xx.h	26815;"	d
GPIO_PORT_B85_PBYTE_Pos	inc/lpc18xx.h	26814;"	d
GPIO_PORT_B86_PBYTE_Msk	inc/lpc18xx.h	26819;"	d
GPIO_PORT_B86_PBYTE_Pos	inc/lpc18xx.h	26818;"	d
GPIO_PORT_B87_PBYTE_Msk	inc/lpc18xx.h	26823;"	d
GPIO_PORT_B87_PBYTE_Pos	inc/lpc18xx.h	26822;"	d
GPIO_PORT_B88_PBYTE_Msk	inc/lpc18xx.h	26827;"	d
GPIO_PORT_B88_PBYTE_Pos	inc/lpc18xx.h	26826;"	d
GPIO_PORT_B89_PBYTE_Msk	inc/lpc18xx.h	26831;"	d
GPIO_PORT_B89_PBYTE_Pos	inc/lpc18xx.h	26830;"	d
GPIO_PORT_B8_PBYTE_Msk	inc/lpc18xx.h	26507;"	d
GPIO_PORT_B8_PBYTE_Pos	inc/lpc18xx.h	26506;"	d
GPIO_PORT_B90_PBYTE_Msk	inc/lpc18xx.h	26835;"	d
GPIO_PORT_B90_PBYTE_Pos	inc/lpc18xx.h	26834;"	d
GPIO_PORT_B91_PBYTE_Msk	inc/lpc18xx.h	26839;"	d
GPIO_PORT_B91_PBYTE_Pos	inc/lpc18xx.h	26838;"	d
GPIO_PORT_B92_PBYTE_Msk	inc/lpc18xx.h	26843;"	d
GPIO_PORT_B92_PBYTE_Pos	inc/lpc18xx.h	26842;"	d
GPIO_PORT_B93_PBYTE_Msk	inc/lpc18xx.h	26847;"	d
GPIO_PORT_B93_PBYTE_Pos	inc/lpc18xx.h	26846;"	d
GPIO_PORT_B94_PBYTE_Msk	inc/lpc18xx.h	26851;"	d
GPIO_PORT_B94_PBYTE_Pos	inc/lpc18xx.h	26850;"	d
GPIO_PORT_B95_PBYTE_Msk	inc/lpc18xx.h	26855;"	d
GPIO_PORT_B95_PBYTE_Pos	inc/lpc18xx.h	26854;"	d
GPIO_PORT_B96_PBYTE_Msk	inc/lpc18xx.h	26859;"	d
GPIO_PORT_B96_PBYTE_Pos	inc/lpc18xx.h	26858;"	d
GPIO_PORT_B97_PBYTE_Msk	inc/lpc18xx.h	26863;"	d
GPIO_PORT_B97_PBYTE_Pos	inc/lpc18xx.h	26862;"	d
GPIO_PORT_B98_PBYTE_Msk	inc/lpc18xx.h	26867;"	d
GPIO_PORT_B98_PBYTE_Pos	inc/lpc18xx.h	26866;"	d
GPIO_PORT_B99_PBYTE_Msk	inc/lpc18xx.h	26871;"	d
GPIO_PORT_B99_PBYTE_Pos	inc/lpc18xx.h	26870;"	d
GPIO_PORT_B9_PBYTE_Msk	inc/lpc18xx.h	26511;"	d
GPIO_PORT_B9_PBYTE_Pos	inc/lpc18xx.h	26510;"	d
GPIO_PORT_CLR0_CLRP00_Msk	inc/lpc18xx.h	31163;"	d
GPIO_PORT_CLR0_CLRP00_Pos	inc/lpc18xx.h	31162;"	d
GPIO_PORT_CLR0_CLRP010_Msk	inc/lpc18xx.h	31183;"	d
GPIO_PORT_CLR0_CLRP010_Pos	inc/lpc18xx.h	31182;"	d
GPIO_PORT_CLR0_CLRP011_Msk	inc/lpc18xx.h	31185;"	d
GPIO_PORT_CLR0_CLRP011_Pos	inc/lpc18xx.h	31184;"	d
GPIO_PORT_CLR0_CLRP012_Msk	inc/lpc18xx.h	31187;"	d
GPIO_PORT_CLR0_CLRP012_Pos	inc/lpc18xx.h	31186;"	d
GPIO_PORT_CLR0_CLRP013_Msk	inc/lpc18xx.h	31189;"	d
GPIO_PORT_CLR0_CLRP013_Pos	inc/lpc18xx.h	31188;"	d
GPIO_PORT_CLR0_CLRP014_Msk	inc/lpc18xx.h	31191;"	d
GPIO_PORT_CLR0_CLRP014_Pos	inc/lpc18xx.h	31190;"	d
GPIO_PORT_CLR0_CLRP015_Msk	inc/lpc18xx.h	31193;"	d
GPIO_PORT_CLR0_CLRP015_Pos	inc/lpc18xx.h	31192;"	d
GPIO_PORT_CLR0_CLRP016_Msk	inc/lpc18xx.h	31195;"	d
GPIO_PORT_CLR0_CLRP016_Pos	inc/lpc18xx.h	31194;"	d
GPIO_PORT_CLR0_CLRP017_Msk	inc/lpc18xx.h	31197;"	d
GPIO_PORT_CLR0_CLRP017_Pos	inc/lpc18xx.h	31196;"	d
GPIO_PORT_CLR0_CLRP018_Msk	inc/lpc18xx.h	31199;"	d
GPIO_PORT_CLR0_CLRP018_Pos	inc/lpc18xx.h	31198;"	d
GPIO_PORT_CLR0_CLRP019_Msk	inc/lpc18xx.h	31201;"	d
GPIO_PORT_CLR0_CLRP019_Pos	inc/lpc18xx.h	31200;"	d
GPIO_PORT_CLR0_CLRP01_Msk	inc/lpc18xx.h	31165;"	d
GPIO_PORT_CLR0_CLRP01_Pos	inc/lpc18xx.h	31164;"	d
GPIO_PORT_CLR0_CLRP020_Msk	inc/lpc18xx.h	31203;"	d
GPIO_PORT_CLR0_CLRP020_Pos	inc/lpc18xx.h	31202;"	d
GPIO_PORT_CLR0_CLRP021_Msk	inc/lpc18xx.h	31205;"	d
GPIO_PORT_CLR0_CLRP021_Pos	inc/lpc18xx.h	31204;"	d
GPIO_PORT_CLR0_CLRP022_Msk	inc/lpc18xx.h	31207;"	d
GPIO_PORT_CLR0_CLRP022_Pos	inc/lpc18xx.h	31206;"	d
GPIO_PORT_CLR0_CLRP023_Msk	inc/lpc18xx.h	31209;"	d
GPIO_PORT_CLR0_CLRP023_Pos	inc/lpc18xx.h	31208;"	d
GPIO_PORT_CLR0_CLRP024_Msk	inc/lpc18xx.h	31211;"	d
GPIO_PORT_CLR0_CLRP024_Pos	inc/lpc18xx.h	31210;"	d
GPIO_PORT_CLR0_CLRP025_Msk	inc/lpc18xx.h	31213;"	d
GPIO_PORT_CLR0_CLRP025_Pos	inc/lpc18xx.h	31212;"	d
GPIO_PORT_CLR0_CLRP026_Msk	inc/lpc18xx.h	31215;"	d
GPIO_PORT_CLR0_CLRP026_Pos	inc/lpc18xx.h	31214;"	d
GPIO_PORT_CLR0_CLRP027_Msk	inc/lpc18xx.h	31217;"	d
GPIO_PORT_CLR0_CLRP027_Pos	inc/lpc18xx.h	31216;"	d
GPIO_PORT_CLR0_CLRP028_Msk	inc/lpc18xx.h	31219;"	d
GPIO_PORT_CLR0_CLRP028_Pos	inc/lpc18xx.h	31218;"	d
GPIO_PORT_CLR0_CLRP029_Msk	inc/lpc18xx.h	31221;"	d
GPIO_PORT_CLR0_CLRP029_Pos	inc/lpc18xx.h	31220;"	d
GPIO_PORT_CLR0_CLRP02_Msk	inc/lpc18xx.h	31167;"	d
GPIO_PORT_CLR0_CLRP02_Pos	inc/lpc18xx.h	31166;"	d
GPIO_PORT_CLR0_CLRP030_Msk	inc/lpc18xx.h	31223;"	d
GPIO_PORT_CLR0_CLRP030_Pos	inc/lpc18xx.h	31222;"	d
GPIO_PORT_CLR0_CLRP031_Msk	inc/lpc18xx.h	31225;"	d
GPIO_PORT_CLR0_CLRP031_Pos	inc/lpc18xx.h	31224;"	d
GPIO_PORT_CLR0_CLRP03_Msk	inc/lpc18xx.h	31169;"	d
GPIO_PORT_CLR0_CLRP03_Pos	inc/lpc18xx.h	31168;"	d
GPIO_PORT_CLR0_CLRP04_Msk	inc/lpc18xx.h	31171;"	d
GPIO_PORT_CLR0_CLRP04_Pos	inc/lpc18xx.h	31170;"	d
GPIO_PORT_CLR0_CLRP05_Msk	inc/lpc18xx.h	31173;"	d
GPIO_PORT_CLR0_CLRP05_Pos	inc/lpc18xx.h	31172;"	d
GPIO_PORT_CLR0_CLRP06_Msk	inc/lpc18xx.h	31175;"	d
GPIO_PORT_CLR0_CLRP06_Pos	inc/lpc18xx.h	31174;"	d
GPIO_PORT_CLR0_CLRP07_Msk	inc/lpc18xx.h	31177;"	d
GPIO_PORT_CLR0_CLRP07_Pos	inc/lpc18xx.h	31176;"	d
GPIO_PORT_CLR0_CLRP08_Msk	inc/lpc18xx.h	31179;"	d
GPIO_PORT_CLR0_CLRP08_Pos	inc/lpc18xx.h	31178;"	d
GPIO_PORT_CLR0_CLRP09_Msk	inc/lpc18xx.h	31181;"	d
GPIO_PORT_CLR0_CLRP09_Pos	inc/lpc18xx.h	31180;"	d
GPIO_PORT_CLR1_CLRP00_Msk	inc/lpc18xx.h	31229;"	d
GPIO_PORT_CLR1_CLRP00_Pos	inc/lpc18xx.h	31228;"	d
GPIO_PORT_CLR1_CLRP010_Msk	inc/lpc18xx.h	31249;"	d
GPIO_PORT_CLR1_CLRP010_Pos	inc/lpc18xx.h	31248;"	d
GPIO_PORT_CLR1_CLRP011_Msk	inc/lpc18xx.h	31251;"	d
GPIO_PORT_CLR1_CLRP011_Pos	inc/lpc18xx.h	31250;"	d
GPIO_PORT_CLR1_CLRP012_Msk	inc/lpc18xx.h	31253;"	d
GPIO_PORT_CLR1_CLRP012_Pos	inc/lpc18xx.h	31252;"	d
GPIO_PORT_CLR1_CLRP013_Msk	inc/lpc18xx.h	31255;"	d
GPIO_PORT_CLR1_CLRP013_Pos	inc/lpc18xx.h	31254;"	d
GPIO_PORT_CLR1_CLRP014_Msk	inc/lpc18xx.h	31257;"	d
GPIO_PORT_CLR1_CLRP014_Pos	inc/lpc18xx.h	31256;"	d
GPIO_PORT_CLR1_CLRP015_Msk	inc/lpc18xx.h	31259;"	d
GPIO_PORT_CLR1_CLRP015_Pos	inc/lpc18xx.h	31258;"	d
GPIO_PORT_CLR1_CLRP016_Msk	inc/lpc18xx.h	31261;"	d
GPIO_PORT_CLR1_CLRP016_Pos	inc/lpc18xx.h	31260;"	d
GPIO_PORT_CLR1_CLRP017_Msk	inc/lpc18xx.h	31263;"	d
GPIO_PORT_CLR1_CLRP017_Pos	inc/lpc18xx.h	31262;"	d
GPIO_PORT_CLR1_CLRP018_Msk	inc/lpc18xx.h	31265;"	d
GPIO_PORT_CLR1_CLRP018_Pos	inc/lpc18xx.h	31264;"	d
GPIO_PORT_CLR1_CLRP019_Msk	inc/lpc18xx.h	31267;"	d
GPIO_PORT_CLR1_CLRP019_Pos	inc/lpc18xx.h	31266;"	d
GPIO_PORT_CLR1_CLRP01_Msk	inc/lpc18xx.h	31231;"	d
GPIO_PORT_CLR1_CLRP01_Pos	inc/lpc18xx.h	31230;"	d
GPIO_PORT_CLR1_CLRP020_Msk	inc/lpc18xx.h	31269;"	d
GPIO_PORT_CLR1_CLRP020_Pos	inc/lpc18xx.h	31268;"	d
GPIO_PORT_CLR1_CLRP021_Msk	inc/lpc18xx.h	31271;"	d
GPIO_PORT_CLR1_CLRP021_Pos	inc/lpc18xx.h	31270;"	d
GPIO_PORT_CLR1_CLRP022_Msk	inc/lpc18xx.h	31273;"	d
GPIO_PORT_CLR1_CLRP022_Pos	inc/lpc18xx.h	31272;"	d
GPIO_PORT_CLR1_CLRP023_Msk	inc/lpc18xx.h	31275;"	d
GPIO_PORT_CLR1_CLRP023_Pos	inc/lpc18xx.h	31274;"	d
GPIO_PORT_CLR1_CLRP024_Msk	inc/lpc18xx.h	31277;"	d
GPIO_PORT_CLR1_CLRP024_Pos	inc/lpc18xx.h	31276;"	d
GPIO_PORT_CLR1_CLRP025_Msk	inc/lpc18xx.h	31279;"	d
GPIO_PORT_CLR1_CLRP025_Pos	inc/lpc18xx.h	31278;"	d
GPIO_PORT_CLR1_CLRP026_Msk	inc/lpc18xx.h	31281;"	d
GPIO_PORT_CLR1_CLRP026_Pos	inc/lpc18xx.h	31280;"	d
GPIO_PORT_CLR1_CLRP027_Msk	inc/lpc18xx.h	31283;"	d
GPIO_PORT_CLR1_CLRP027_Pos	inc/lpc18xx.h	31282;"	d
GPIO_PORT_CLR1_CLRP028_Msk	inc/lpc18xx.h	31285;"	d
GPIO_PORT_CLR1_CLRP028_Pos	inc/lpc18xx.h	31284;"	d
GPIO_PORT_CLR1_CLRP029_Msk	inc/lpc18xx.h	31287;"	d
GPIO_PORT_CLR1_CLRP029_Pos	inc/lpc18xx.h	31286;"	d
GPIO_PORT_CLR1_CLRP02_Msk	inc/lpc18xx.h	31233;"	d
GPIO_PORT_CLR1_CLRP02_Pos	inc/lpc18xx.h	31232;"	d
GPIO_PORT_CLR1_CLRP030_Msk	inc/lpc18xx.h	31289;"	d
GPIO_PORT_CLR1_CLRP030_Pos	inc/lpc18xx.h	31288;"	d
GPIO_PORT_CLR1_CLRP031_Msk	inc/lpc18xx.h	31291;"	d
GPIO_PORT_CLR1_CLRP031_Pos	inc/lpc18xx.h	31290;"	d
GPIO_PORT_CLR1_CLRP03_Msk	inc/lpc18xx.h	31235;"	d
GPIO_PORT_CLR1_CLRP03_Pos	inc/lpc18xx.h	31234;"	d
GPIO_PORT_CLR1_CLRP04_Msk	inc/lpc18xx.h	31237;"	d
GPIO_PORT_CLR1_CLRP04_Pos	inc/lpc18xx.h	31236;"	d
GPIO_PORT_CLR1_CLRP05_Msk	inc/lpc18xx.h	31239;"	d
GPIO_PORT_CLR1_CLRP05_Pos	inc/lpc18xx.h	31238;"	d
GPIO_PORT_CLR1_CLRP06_Msk	inc/lpc18xx.h	31241;"	d
GPIO_PORT_CLR1_CLRP06_Pos	inc/lpc18xx.h	31240;"	d
GPIO_PORT_CLR1_CLRP07_Msk	inc/lpc18xx.h	31243;"	d
GPIO_PORT_CLR1_CLRP07_Pos	inc/lpc18xx.h	31242;"	d
GPIO_PORT_CLR1_CLRP08_Msk	inc/lpc18xx.h	31245;"	d
GPIO_PORT_CLR1_CLRP08_Pos	inc/lpc18xx.h	31244;"	d
GPIO_PORT_CLR1_CLRP09_Msk	inc/lpc18xx.h	31247;"	d
GPIO_PORT_CLR1_CLRP09_Pos	inc/lpc18xx.h	31246;"	d
GPIO_PORT_CLR2_CLRP00_Msk	inc/lpc18xx.h	31295;"	d
GPIO_PORT_CLR2_CLRP00_Pos	inc/lpc18xx.h	31294;"	d
GPIO_PORT_CLR2_CLRP010_Msk	inc/lpc18xx.h	31315;"	d
GPIO_PORT_CLR2_CLRP010_Pos	inc/lpc18xx.h	31314;"	d
GPIO_PORT_CLR2_CLRP011_Msk	inc/lpc18xx.h	31317;"	d
GPIO_PORT_CLR2_CLRP011_Pos	inc/lpc18xx.h	31316;"	d
GPIO_PORT_CLR2_CLRP012_Msk	inc/lpc18xx.h	31319;"	d
GPIO_PORT_CLR2_CLRP012_Pos	inc/lpc18xx.h	31318;"	d
GPIO_PORT_CLR2_CLRP013_Msk	inc/lpc18xx.h	31321;"	d
GPIO_PORT_CLR2_CLRP013_Pos	inc/lpc18xx.h	31320;"	d
GPIO_PORT_CLR2_CLRP014_Msk	inc/lpc18xx.h	31323;"	d
GPIO_PORT_CLR2_CLRP014_Pos	inc/lpc18xx.h	31322;"	d
GPIO_PORT_CLR2_CLRP015_Msk	inc/lpc18xx.h	31325;"	d
GPIO_PORT_CLR2_CLRP015_Pos	inc/lpc18xx.h	31324;"	d
GPIO_PORT_CLR2_CLRP016_Msk	inc/lpc18xx.h	31327;"	d
GPIO_PORT_CLR2_CLRP016_Pos	inc/lpc18xx.h	31326;"	d
GPIO_PORT_CLR2_CLRP017_Msk	inc/lpc18xx.h	31329;"	d
GPIO_PORT_CLR2_CLRP017_Pos	inc/lpc18xx.h	31328;"	d
GPIO_PORT_CLR2_CLRP018_Msk	inc/lpc18xx.h	31331;"	d
GPIO_PORT_CLR2_CLRP018_Pos	inc/lpc18xx.h	31330;"	d
GPIO_PORT_CLR2_CLRP019_Msk	inc/lpc18xx.h	31333;"	d
GPIO_PORT_CLR2_CLRP019_Pos	inc/lpc18xx.h	31332;"	d
GPIO_PORT_CLR2_CLRP01_Msk	inc/lpc18xx.h	31297;"	d
GPIO_PORT_CLR2_CLRP01_Pos	inc/lpc18xx.h	31296;"	d
GPIO_PORT_CLR2_CLRP020_Msk	inc/lpc18xx.h	31335;"	d
GPIO_PORT_CLR2_CLRP020_Pos	inc/lpc18xx.h	31334;"	d
GPIO_PORT_CLR2_CLRP021_Msk	inc/lpc18xx.h	31337;"	d
GPIO_PORT_CLR2_CLRP021_Pos	inc/lpc18xx.h	31336;"	d
GPIO_PORT_CLR2_CLRP022_Msk	inc/lpc18xx.h	31339;"	d
GPIO_PORT_CLR2_CLRP022_Pos	inc/lpc18xx.h	31338;"	d
GPIO_PORT_CLR2_CLRP023_Msk	inc/lpc18xx.h	31341;"	d
GPIO_PORT_CLR2_CLRP023_Pos	inc/lpc18xx.h	31340;"	d
GPIO_PORT_CLR2_CLRP024_Msk	inc/lpc18xx.h	31343;"	d
GPIO_PORT_CLR2_CLRP024_Pos	inc/lpc18xx.h	31342;"	d
GPIO_PORT_CLR2_CLRP025_Msk	inc/lpc18xx.h	31345;"	d
GPIO_PORT_CLR2_CLRP025_Pos	inc/lpc18xx.h	31344;"	d
GPIO_PORT_CLR2_CLRP026_Msk	inc/lpc18xx.h	31347;"	d
GPIO_PORT_CLR2_CLRP026_Pos	inc/lpc18xx.h	31346;"	d
GPIO_PORT_CLR2_CLRP027_Msk	inc/lpc18xx.h	31349;"	d
GPIO_PORT_CLR2_CLRP027_Pos	inc/lpc18xx.h	31348;"	d
GPIO_PORT_CLR2_CLRP028_Msk	inc/lpc18xx.h	31351;"	d
GPIO_PORT_CLR2_CLRP028_Pos	inc/lpc18xx.h	31350;"	d
GPIO_PORT_CLR2_CLRP029_Msk	inc/lpc18xx.h	31353;"	d
GPIO_PORT_CLR2_CLRP029_Pos	inc/lpc18xx.h	31352;"	d
GPIO_PORT_CLR2_CLRP02_Msk	inc/lpc18xx.h	31299;"	d
GPIO_PORT_CLR2_CLRP02_Pos	inc/lpc18xx.h	31298;"	d
GPIO_PORT_CLR2_CLRP030_Msk	inc/lpc18xx.h	31355;"	d
GPIO_PORT_CLR2_CLRP030_Pos	inc/lpc18xx.h	31354;"	d
GPIO_PORT_CLR2_CLRP031_Msk	inc/lpc18xx.h	31357;"	d
GPIO_PORT_CLR2_CLRP031_Pos	inc/lpc18xx.h	31356;"	d
GPIO_PORT_CLR2_CLRP03_Msk	inc/lpc18xx.h	31301;"	d
GPIO_PORT_CLR2_CLRP03_Pos	inc/lpc18xx.h	31300;"	d
GPIO_PORT_CLR2_CLRP04_Msk	inc/lpc18xx.h	31303;"	d
GPIO_PORT_CLR2_CLRP04_Pos	inc/lpc18xx.h	31302;"	d
GPIO_PORT_CLR2_CLRP05_Msk	inc/lpc18xx.h	31305;"	d
GPIO_PORT_CLR2_CLRP05_Pos	inc/lpc18xx.h	31304;"	d
GPIO_PORT_CLR2_CLRP06_Msk	inc/lpc18xx.h	31307;"	d
GPIO_PORT_CLR2_CLRP06_Pos	inc/lpc18xx.h	31306;"	d
GPIO_PORT_CLR2_CLRP07_Msk	inc/lpc18xx.h	31309;"	d
GPIO_PORT_CLR2_CLRP07_Pos	inc/lpc18xx.h	31308;"	d
GPIO_PORT_CLR2_CLRP08_Msk	inc/lpc18xx.h	31311;"	d
GPIO_PORT_CLR2_CLRP08_Pos	inc/lpc18xx.h	31310;"	d
GPIO_PORT_CLR2_CLRP09_Msk	inc/lpc18xx.h	31313;"	d
GPIO_PORT_CLR2_CLRP09_Pos	inc/lpc18xx.h	31312;"	d
GPIO_PORT_CLR3_CLRP00_Msk	inc/lpc18xx.h	31361;"	d
GPIO_PORT_CLR3_CLRP00_Pos	inc/lpc18xx.h	31360;"	d
GPIO_PORT_CLR3_CLRP010_Msk	inc/lpc18xx.h	31381;"	d
GPIO_PORT_CLR3_CLRP010_Pos	inc/lpc18xx.h	31380;"	d
GPIO_PORT_CLR3_CLRP011_Msk	inc/lpc18xx.h	31383;"	d
GPIO_PORT_CLR3_CLRP011_Pos	inc/lpc18xx.h	31382;"	d
GPIO_PORT_CLR3_CLRP012_Msk	inc/lpc18xx.h	31385;"	d
GPIO_PORT_CLR3_CLRP012_Pos	inc/lpc18xx.h	31384;"	d
GPIO_PORT_CLR3_CLRP013_Msk	inc/lpc18xx.h	31387;"	d
GPIO_PORT_CLR3_CLRP013_Pos	inc/lpc18xx.h	31386;"	d
GPIO_PORT_CLR3_CLRP014_Msk	inc/lpc18xx.h	31389;"	d
GPIO_PORT_CLR3_CLRP014_Pos	inc/lpc18xx.h	31388;"	d
GPIO_PORT_CLR3_CLRP015_Msk	inc/lpc18xx.h	31391;"	d
GPIO_PORT_CLR3_CLRP015_Pos	inc/lpc18xx.h	31390;"	d
GPIO_PORT_CLR3_CLRP016_Msk	inc/lpc18xx.h	31393;"	d
GPIO_PORT_CLR3_CLRP016_Pos	inc/lpc18xx.h	31392;"	d
GPIO_PORT_CLR3_CLRP017_Msk	inc/lpc18xx.h	31395;"	d
GPIO_PORT_CLR3_CLRP017_Pos	inc/lpc18xx.h	31394;"	d
GPIO_PORT_CLR3_CLRP018_Msk	inc/lpc18xx.h	31397;"	d
GPIO_PORT_CLR3_CLRP018_Pos	inc/lpc18xx.h	31396;"	d
GPIO_PORT_CLR3_CLRP019_Msk	inc/lpc18xx.h	31399;"	d
GPIO_PORT_CLR3_CLRP019_Pos	inc/lpc18xx.h	31398;"	d
GPIO_PORT_CLR3_CLRP01_Msk	inc/lpc18xx.h	31363;"	d
GPIO_PORT_CLR3_CLRP01_Pos	inc/lpc18xx.h	31362;"	d
GPIO_PORT_CLR3_CLRP020_Msk	inc/lpc18xx.h	31401;"	d
GPIO_PORT_CLR3_CLRP020_Pos	inc/lpc18xx.h	31400;"	d
GPIO_PORT_CLR3_CLRP021_Msk	inc/lpc18xx.h	31403;"	d
GPIO_PORT_CLR3_CLRP021_Pos	inc/lpc18xx.h	31402;"	d
GPIO_PORT_CLR3_CLRP022_Msk	inc/lpc18xx.h	31405;"	d
GPIO_PORT_CLR3_CLRP022_Pos	inc/lpc18xx.h	31404;"	d
GPIO_PORT_CLR3_CLRP023_Msk	inc/lpc18xx.h	31407;"	d
GPIO_PORT_CLR3_CLRP023_Pos	inc/lpc18xx.h	31406;"	d
GPIO_PORT_CLR3_CLRP024_Msk	inc/lpc18xx.h	31409;"	d
GPIO_PORT_CLR3_CLRP024_Pos	inc/lpc18xx.h	31408;"	d
GPIO_PORT_CLR3_CLRP025_Msk	inc/lpc18xx.h	31411;"	d
GPIO_PORT_CLR3_CLRP025_Pos	inc/lpc18xx.h	31410;"	d
GPIO_PORT_CLR3_CLRP026_Msk	inc/lpc18xx.h	31413;"	d
GPIO_PORT_CLR3_CLRP026_Pos	inc/lpc18xx.h	31412;"	d
GPIO_PORT_CLR3_CLRP027_Msk	inc/lpc18xx.h	31415;"	d
GPIO_PORT_CLR3_CLRP027_Pos	inc/lpc18xx.h	31414;"	d
GPIO_PORT_CLR3_CLRP028_Msk	inc/lpc18xx.h	31417;"	d
GPIO_PORT_CLR3_CLRP028_Pos	inc/lpc18xx.h	31416;"	d
GPIO_PORT_CLR3_CLRP029_Msk	inc/lpc18xx.h	31419;"	d
GPIO_PORT_CLR3_CLRP029_Pos	inc/lpc18xx.h	31418;"	d
GPIO_PORT_CLR3_CLRP02_Msk	inc/lpc18xx.h	31365;"	d
GPIO_PORT_CLR3_CLRP02_Pos	inc/lpc18xx.h	31364;"	d
GPIO_PORT_CLR3_CLRP030_Msk	inc/lpc18xx.h	31421;"	d
GPIO_PORT_CLR3_CLRP030_Pos	inc/lpc18xx.h	31420;"	d
GPIO_PORT_CLR3_CLRP031_Msk	inc/lpc18xx.h	31423;"	d
GPIO_PORT_CLR3_CLRP031_Pos	inc/lpc18xx.h	31422;"	d
GPIO_PORT_CLR3_CLRP03_Msk	inc/lpc18xx.h	31367;"	d
GPIO_PORT_CLR3_CLRP03_Pos	inc/lpc18xx.h	31366;"	d
GPIO_PORT_CLR3_CLRP04_Msk	inc/lpc18xx.h	31369;"	d
GPIO_PORT_CLR3_CLRP04_Pos	inc/lpc18xx.h	31368;"	d
GPIO_PORT_CLR3_CLRP05_Msk	inc/lpc18xx.h	31371;"	d
GPIO_PORT_CLR3_CLRP05_Pos	inc/lpc18xx.h	31370;"	d
GPIO_PORT_CLR3_CLRP06_Msk	inc/lpc18xx.h	31373;"	d
GPIO_PORT_CLR3_CLRP06_Pos	inc/lpc18xx.h	31372;"	d
GPIO_PORT_CLR3_CLRP07_Msk	inc/lpc18xx.h	31375;"	d
GPIO_PORT_CLR3_CLRP07_Pos	inc/lpc18xx.h	31374;"	d
GPIO_PORT_CLR3_CLRP08_Msk	inc/lpc18xx.h	31377;"	d
GPIO_PORT_CLR3_CLRP08_Pos	inc/lpc18xx.h	31376;"	d
GPIO_PORT_CLR3_CLRP09_Msk	inc/lpc18xx.h	31379;"	d
GPIO_PORT_CLR3_CLRP09_Pos	inc/lpc18xx.h	31378;"	d
GPIO_PORT_CLR4_CLRP00_Msk	inc/lpc18xx.h	31427;"	d
GPIO_PORT_CLR4_CLRP00_Pos	inc/lpc18xx.h	31426;"	d
GPIO_PORT_CLR4_CLRP010_Msk	inc/lpc18xx.h	31447;"	d
GPIO_PORT_CLR4_CLRP010_Pos	inc/lpc18xx.h	31446;"	d
GPIO_PORT_CLR4_CLRP011_Msk	inc/lpc18xx.h	31449;"	d
GPIO_PORT_CLR4_CLRP011_Pos	inc/lpc18xx.h	31448;"	d
GPIO_PORT_CLR4_CLRP012_Msk	inc/lpc18xx.h	31451;"	d
GPIO_PORT_CLR4_CLRP012_Pos	inc/lpc18xx.h	31450;"	d
GPIO_PORT_CLR4_CLRP013_Msk	inc/lpc18xx.h	31453;"	d
GPIO_PORT_CLR4_CLRP013_Pos	inc/lpc18xx.h	31452;"	d
GPIO_PORT_CLR4_CLRP014_Msk	inc/lpc18xx.h	31455;"	d
GPIO_PORT_CLR4_CLRP014_Pos	inc/lpc18xx.h	31454;"	d
GPIO_PORT_CLR4_CLRP015_Msk	inc/lpc18xx.h	31457;"	d
GPIO_PORT_CLR4_CLRP015_Pos	inc/lpc18xx.h	31456;"	d
GPIO_PORT_CLR4_CLRP016_Msk	inc/lpc18xx.h	31459;"	d
GPIO_PORT_CLR4_CLRP016_Pos	inc/lpc18xx.h	31458;"	d
GPIO_PORT_CLR4_CLRP017_Msk	inc/lpc18xx.h	31461;"	d
GPIO_PORT_CLR4_CLRP017_Pos	inc/lpc18xx.h	31460;"	d
GPIO_PORT_CLR4_CLRP018_Msk	inc/lpc18xx.h	31463;"	d
GPIO_PORT_CLR4_CLRP018_Pos	inc/lpc18xx.h	31462;"	d
GPIO_PORT_CLR4_CLRP019_Msk	inc/lpc18xx.h	31465;"	d
GPIO_PORT_CLR4_CLRP019_Pos	inc/lpc18xx.h	31464;"	d
GPIO_PORT_CLR4_CLRP01_Msk	inc/lpc18xx.h	31429;"	d
GPIO_PORT_CLR4_CLRP01_Pos	inc/lpc18xx.h	31428;"	d
GPIO_PORT_CLR4_CLRP020_Msk	inc/lpc18xx.h	31467;"	d
GPIO_PORT_CLR4_CLRP020_Pos	inc/lpc18xx.h	31466;"	d
GPIO_PORT_CLR4_CLRP021_Msk	inc/lpc18xx.h	31469;"	d
GPIO_PORT_CLR4_CLRP021_Pos	inc/lpc18xx.h	31468;"	d
GPIO_PORT_CLR4_CLRP022_Msk	inc/lpc18xx.h	31471;"	d
GPIO_PORT_CLR4_CLRP022_Pos	inc/lpc18xx.h	31470;"	d
GPIO_PORT_CLR4_CLRP023_Msk	inc/lpc18xx.h	31473;"	d
GPIO_PORT_CLR4_CLRP023_Pos	inc/lpc18xx.h	31472;"	d
GPIO_PORT_CLR4_CLRP024_Msk	inc/lpc18xx.h	31475;"	d
GPIO_PORT_CLR4_CLRP024_Pos	inc/lpc18xx.h	31474;"	d
GPIO_PORT_CLR4_CLRP025_Msk	inc/lpc18xx.h	31477;"	d
GPIO_PORT_CLR4_CLRP025_Pos	inc/lpc18xx.h	31476;"	d
GPIO_PORT_CLR4_CLRP026_Msk	inc/lpc18xx.h	31479;"	d
GPIO_PORT_CLR4_CLRP026_Pos	inc/lpc18xx.h	31478;"	d
GPIO_PORT_CLR4_CLRP027_Msk	inc/lpc18xx.h	31481;"	d
GPIO_PORT_CLR4_CLRP027_Pos	inc/lpc18xx.h	31480;"	d
GPIO_PORT_CLR4_CLRP028_Msk	inc/lpc18xx.h	31483;"	d
GPIO_PORT_CLR4_CLRP028_Pos	inc/lpc18xx.h	31482;"	d
GPIO_PORT_CLR4_CLRP029_Msk	inc/lpc18xx.h	31485;"	d
GPIO_PORT_CLR4_CLRP029_Pos	inc/lpc18xx.h	31484;"	d
GPIO_PORT_CLR4_CLRP02_Msk	inc/lpc18xx.h	31431;"	d
GPIO_PORT_CLR4_CLRP02_Pos	inc/lpc18xx.h	31430;"	d
GPIO_PORT_CLR4_CLRP030_Msk	inc/lpc18xx.h	31487;"	d
GPIO_PORT_CLR4_CLRP030_Pos	inc/lpc18xx.h	31486;"	d
GPIO_PORT_CLR4_CLRP031_Msk	inc/lpc18xx.h	31489;"	d
GPIO_PORT_CLR4_CLRP031_Pos	inc/lpc18xx.h	31488;"	d
GPIO_PORT_CLR4_CLRP03_Msk	inc/lpc18xx.h	31433;"	d
GPIO_PORT_CLR4_CLRP03_Pos	inc/lpc18xx.h	31432;"	d
GPIO_PORT_CLR4_CLRP04_Msk	inc/lpc18xx.h	31435;"	d
GPIO_PORT_CLR4_CLRP04_Pos	inc/lpc18xx.h	31434;"	d
GPIO_PORT_CLR4_CLRP05_Msk	inc/lpc18xx.h	31437;"	d
GPIO_PORT_CLR4_CLRP05_Pos	inc/lpc18xx.h	31436;"	d
GPIO_PORT_CLR4_CLRP06_Msk	inc/lpc18xx.h	31439;"	d
GPIO_PORT_CLR4_CLRP06_Pos	inc/lpc18xx.h	31438;"	d
GPIO_PORT_CLR4_CLRP07_Msk	inc/lpc18xx.h	31441;"	d
GPIO_PORT_CLR4_CLRP07_Pos	inc/lpc18xx.h	31440;"	d
GPIO_PORT_CLR4_CLRP08_Msk	inc/lpc18xx.h	31443;"	d
GPIO_PORT_CLR4_CLRP08_Pos	inc/lpc18xx.h	31442;"	d
GPIO_PORT_CLR4_CLRP09_Msk	inc/lpc18xx.h	31445;"	d
GPIO_PORT_CLR4_CLRP09_Pos	inc/lpc18xx.h	31444;"	d
GPIO_PORT_CLR5_CLRP00_Msk	inc/lpc18xx.h	31493;"	d
GPIO_PORT_CLR5_CLRP00_Pos	inc/lpc18xx.h	31492;"	d
GPIO_PORT_CLR5_CLRP010_Msk	inc/lpc18xx.h	31513;"	d
GPIO_PORT_CLR5_CLRP010_Pos	inc/lpc18xx.h	31512;"	d
GPIO_PORT_CLR5_CLRP011_Msk	inc/lpc18xx.h	31515;"	d
GPIO_PORT_CLR5_CLRP011_Pos	inc/lpc18xx.h	31514;"	d
GPIO_PORT_CLR5_CLRP012_Msk	inc/lpc18xx.h	31517;"	d
GPIO_PORT_CLR5_CLRP012_Pos	inc/lpc18xx.h	31516;"	d
GPIO_PORT_CLR5_CLRP013_Msk	inc/lpc18xx.h	31519;"	d
GPIO_PORT_CLR5_CLRP013_Pos	inc/lpc18xx.h	31518;"	d
GPIO_PORT_CLR5_CLRP014_Msk	inc/lpc18xx.h	31521;"	d
GPIO_PORT_CLR5_CLRP014_Pos	inc/lpc18xx.h	31520;"	d
GPIO_PORT_CLR5_CLRP015_Msk	inc/lpc18xx.h	31523;"	d
GPIO_PORT_CLR5_CLRP015_Pos	inc/lpc18xx.h	31522;"	d
GPIO_PORT_CLR5_CLRP016_Msk	inc/lpc18xx.h	31525;"	d
GPIO_PORT_CLR5_CLRP016_Pos	inc/lpc18xx.h	31524;"	d
GPIO_PORT_CLR5_CLRP017_Msk	inc/lpc18xx.h	31527;"	d
GPIO_PORT_CLR5_CLRP017_Pos	inc/lpc18xx.h	31526;"	d
GPIO_PORT_CLR5_CLRP018_Msk	inc/lpc18xx.h	31529;"	d
GPIO_PORT_CLR5_CLRP018_Pos	inc/lpc18xx.h	31528;"	d
GPIO_PORT_CLR5_CLRP019_Msk	inc/lpc18xx.h	31531;"	d
GPIO_PORT_CLR5_CLRP019_Pos	inc/lpc18xx.h	31530;"	d
GPIO_PORT_CLR5_CLRP01_Msk	inc/lpc18xx.h	31495;"	d
GPIO_PORT_CLR5_CLRP01_Pos	inc/lpc18xx.h	31494;"	d
GPIO_PORT_CLR5_CLRP020_Msk	inc/lpc18xx.h	31533;"	d
GPIO_PORT_CLR5_CLRP020_Pos	inc/lpc18xx.h	31532;"	d
GPIO_PORT_CLR5_CLRP021_Msk	inc/lpc18xx.h	31535;"	d
GPIO_PORT_CLR5_CLRP021_Pos	inc/lpc18xx.h	31534;"	d
GPIO_PORT_CLR5_CLRP022_Msk	inc/lpc18xx.h	31537;"	d
GPIO_PORT_CLR5_CLRP022_Pos	inc/lpc18xx.h	31536;"	d
GPIO_PORT_CLR5_CLRP023_Msk	inc/lpc18xx.h	31539;"	d
GPIO_PORT_CLR5_CLRP023_Pos	inc/lpc18xx.h	31538;"	d
GPIO_PORT_CLR5_CLRP024_Msk	inc/lpc18xx.h	31541;"	d
GPIO_PORT_CLR5_CLRP024_Pos	inc/lpc18xx.h	31540;"	d
GPIO_PORT_CLR5_CLRP025_Msk	inc/lpc18xx.h	31543;"	d
GPIO_PORT_CLR5_CLRP025_Pos	inc/lpc18xx.h	31542;"	d
GPIO_PORT_CLR5_CLRP026_Msk	inc/lpc18xx.h	31545;"	d
GPIO_PORT_CLR5_CLRP026_Pos	inc/lpc18xx.h	31544;"	d
GPIO_PORT_CLR5_CLRP027_Msk	inc/lpc18xx.h	31547;"	d
GPIO_PORT_CLR5_CLRP027_Pos	inc/lpc18xx.h	31546;"	d
GPIO_PORT_CLR5_CLRP028_Msk	inc/lpc18xx.h	31549;"	d
GPIO_PORT_CLR5_CLRP028_Pos	inc/lpc18xx.h	31548;"	d
GPIO_PORT_CLR5_CLRP029_Msk	inc/lpc18xx.h	31551;"	d
GPIO_PORT_CLR5_CLRP029_Pos	inc/lpc18xx.h	31550;"	d
GPIO_PORT_CLR5_CLRP02_Msk	inc/lpc18xx.h	31497;"	d
GPIO_PORT_CLR5_CLRP02_Pos	inc/lpc18xx.h	31496;"	d
GPIO_PORT_CLR5_CLRP030_Msk	inc/lpc18xx.h	31553;"	d
GPIO_PORT_CLR5_CLRP030_Pos	inc/lpc18xx.h	31552;"	d
GPIO_PORT_CLR5_CLRP031_Msk	inc/lpc18xx.h	31555;"	d
GPIO_PORT_CLR5_CLRP031_Pos	inc/lpc18xx.h	31554;"	d
GPIO_PORT_CLR5_CLRP03_Msk	inc/lpc18xx.h	31499;"	d
GPIO_PORT_CLR5_CLRP03_Pos	inc/lpc18xx.h	31498;"	d
GPIO_PORT_CLR5_CLRP04_Msk	inc/lpc18xx.h	31501;"	d
GPIO_PORT_CLR5_CLRP04_Pos	inc/lpc18xx.h	31500;"	d
GPIO_PORT_CLR5_CLRP05_Msk	inc/lpc18xx.h	31503;"	d
GPIO_PORT_CLR5_CLRP05_Pos	inc/lpc18xx.h	31502;"	d
GPIO_PORT_CLR5_CLRP06_Msk	inc/lpc18xx.h	31505;"	d
GPIO_PORT_CLR5_CLRP06_Pos	inc/lpc18xx.h	31504;"	d
GPIO_PORT_CLR5_CLRP07_Msk	inc/lpc18xx.h	31507;"	d
GPIO_PORT_CLR5_CLRP07_Pos	inc/lpc18xx.h	31506;"	d
GPIO_PORT_CLR5_CLRP08_Msk	inc/lpc18xx.h	31509;"	d
GPIO_PORT_CLR5_CLRP08_Pos	inc/lpc18xx.h	31508;"	d
GPIO_PORT_CLR5_CLRP09_Msk	inc/lpc18xx.h	31511;"	d
GPIO_PORT_CLR5_CLRP09_Pos	inc/lpc18xx.h	31510;"	d
GPIO_PORT_CLR6_CLRP00_Msk	inc/lpc18xx.h	31559;"	d
GPIO_PORT_CLR6_CLRP00_Pos	inc/lpc18xx.h	31558;"	d
GPIO_PORT_CLR6_CLRP010_Msk	inc/lpc18xx.h	31579;"	d
GPIO_PORT_CLR6_CLRP010_Pos	inc/lpc18xx.h	31578;"	d
GPIO_PORT_CLR6_CLRP011_Msk	inc/lpc18xx.h	31581;"	d
GPIO_PORT_CLR6_CLRP011_Pos	inc/lpc18xx.h	31580;"	d
GPIO_PORT_CLR6_CLRP012_Msk	inc/lpc18xx.h	31583;"	d
GPIO_PORT_CLR6_CLRP012_Pos	inc/lpc18xx.h	31582;"	d
GPIO_PORT_CLR6_CLRP013_Msk	inc/lpc18xx.h	31585;"	d
GPIO_PORT_CLR6_CLRP013_Pos	inc/lpc18xx.h	31584;"	d
GPIO_PORT_CLR6_CLRP014_Msk	inc/lpc18xx.h	31587;"	d
GPIO_PORT_CLR6_CLRP014_Pos	inc/lpc18xx.h	31586;"	d
GPIO_PORT_CLR6_CLRP015_Msk	inc/lpc18xx.h	31589;"	d
GPIO_PORT_CLR6_CLRP015_Pos	inc/lpc18xx.h	31588;"	d
GPIO_PORT_CLR6_CLRP016_Msk	inc/lpc18xx.h	31591;"	d
GPIO_PORT_CLR6_CLRP016_Pos	inc/lpc18xx.h	31590;"	d
GPIO_PORT_CLR6_CLRP017_Msk	inc/lpc18xx.h	31593;"	d
GPIO_PORT_CLR6_CLRP017_Pos	inc/lpc18xx.h	31592;"	d
GPIO_PORT_CLR6_CLRP018_Msk	inc/lpc18xx.h	31595;"	d
GPIO_PORT_CLR6_CLRP018_Pos	inc/lpc18xx.h	31594;"	d
GPIO_PORT_CLR6_CLRP019_Msk	inc/lpc18xx.h	31597;"	d
GPIO_PORT_CLR6_CLRP019_Pos	inc/lpc18xx.h	31596;"	d
GPIO_PORT_CLR6_CLRP01_Msk	inc/lpc18xx.h	31561;"	d
GPIO_PORT_CLR6_CLRP01_Pos	inc/lpc18xx.h	31560;"	d
GPIO_PORT_CLR6_CLRP020_Msk	inc/lpc18xx.h	31599;"	d
GPIO_PORT_CLR6_CLRP020_Pos	inc/lpc18xx.h	31598;"	d
GPIO_PORT_CLR6_CLRP021_Msk	inc/lpc18xx.h	31601;"	d
GPIO_PORT_CLR6_CLRP021_Pos	inc/lpc18xx.h	31600;"	d
GPIO_PORT_CLR6_CLRP022_Msk	inc/lpc18xx.h	31603;"	d
GPIO_PORT_CLR6_CLRP022_Pos	inc/lpc18xx.h	31602;"	d
GPIO_PORT_CLR6_CLRP023_Msk	inc/lpc18xx.h	31605;"	d
GPIO_PORT_CLR6_CLRP023_Pos	inc/lpc18xx.h	31604;"	d
GPIO_PORT_CLR6_CLRP024_Msk	inc/lpc18xx.h	31607;"	d
GPIO_PORT_CLR6_CLRP024_Pos	inc/lpc18xx.h	31606;"	d
GPIO_PORT_CLR6_CLRP025_Msk	inc/lpc18xx.h	31609;"	d
GPIO_PORT_CLR6_CLRP025_Pos	inc/lpc18xx.h	31608;"	d
GPIO_PORT_CLR6_CLRP026_Msk	inc/lpc18xx.h	31611;"	d
GPIO_PORT_CLR6_CLRP026_Pos	inc/lpc18xx.h	31610;"	d
GPIO_PORT_CLR6_CLRP027_Msk	inc/lpc18xx.h	31613;"	d
GPIO_PORT_CLR6_CLRP027_Pos	inc/lpc18xx.h	31612;"	d
GPIO_PORT_CLR6_CLRP028_Msk	inc/lpc18xx.h	31615;"	d
GPIO_PORT_CLR6_CLRP028_Pos	inc/lpc18xx.h	31614;"	d
GPIO_PORT_CLR6_CLRP029_Msk	inc/lpc18xx.h	31617;"	d
GPIO_PORT_CLR6_CLRP029_Pos	inc/lpc18xx.h	31616;"	d
GPIO_PORT_CLR6_CLRP02_Msk	inc/lpc18xx.h	31563;"	d
GPIO_PORT_CLR6_CLRP02_Pos	inc/lpc18xx.h	31562;"	d
GPIO_PORT_CLR6_CLRP030_Msk	inc/lpc18xx.h	31619;"	d
GPIO_PORT_CLR6_CLRP030_Pos	inc/lpc18xx.h	31618;"	d
GPIO_PORT_CLR6_CLRP031_Msk	inc/lpc18xx.h	31621;"	d
GPIO_PORT_CLR6_CLRP031_Pos	inc/lpc18xx.h	31620;"	d
GPIO_PORT_CLR6_CLRP03_Msk	inc/lpc18xx.h	31565;"	d
GPIO_PORT_CLR6_CLRP03_Pos	inc/lpc18xx.h	31564;"	d
GPIO_PORT_CLR6_CLRP04_Msk	inc/lpc18xx.h	31567;"	d
GPIO_PORT_CLR6_CLRP04_Pos	inc/lpc18xx.h	31566;"	d
GPIO_PORT_CLR6_CLRP05_Msk	inc/lpc18xx.h	31569;"	d
GPIO_PORT_CLR6_CLRP05_Pos	inc/lpc18xx.h	31568;"	d
GPIO_PORT_CLR6_CLRP06_Msk	inc/lpc18xx.h	31571;"	d
GPIO_PORT_CLR6_CLRP06_Pos	inc/lpc18xx.h	31570;"	d
GPIO_PORT_CLR6_CLRP07_Msk	inc/lpc18xx.h	31573;"	d
GPIO_PORT_CLR6_CLRP07_Pos	inc/lpc18xx.h	31572;"	d
GPIO_PORT_CLR6_CLRP08_Msk	inc/lpc18xx.h	31575;"	d
GPIO_PORT_CLR6_CLRP08_Pos	inc/lpc18xx.h	31574;"	d
GPIO_PORT_CLR6_CLRP09_Msk	inc/lpc18xx.h	31577;"	d
GPIO_PORT_CLR6_CLRP09_Pos	inc/lpc18xx.h	31576;"	d
GPIO_PORT_CLR7_CLRP00_Msk	inc/lpc18xx.h	31625;"	d
GPIO_PORT_CLR7_CLRP00_Pos	inc/lpc18xx.h	31624;"	d
GPIO_PORT_CLR7_CLRP010_Msk	inc/lpc18xx.h	31645;"	d
GPIO_PORT_CLR7_CLRP010_Pos	inc/lpc18xx.h	31644;"	d
GPIO_PORT_CLR7_CLRP011_Msk	inc/lpc18xx.h	31647;"	d
GPIO_PORT_CLR7_CLRP011_Pos	inc/lpc18xx.h	31646;"	d
GPIO_PORT_CLR7_CLRP012_Msk	inc/lpc18xx.h	31649;"	d
GPIO_PORT_CLR7_CLRP012_Pos	inc/lpc18xx.h	31648;"	d
GPIO_PORT_CLR7_CLRP013_Msk	inc/lpc18xx.h	31651;"	d
GPIO_PORT_CLR7_CLRP013_Pos	inc/lpc18xx.h	31650;"	d
GPIO_PORT_CLR7_CLRP014_Msk	inc/lpc18xx.h	31653;"	d
GPIO_PORT_CLR7_CLRP014_Pos	inc/lpc18xx.h	31652;"	d
GPIO_PORT_CLR7_CLRP015_Msk	inc/lpc18xx.h	31655;"	d
GPIO_PORT_CLR7_CLRP015_Pos	inc/lpc18xx.h	31654;"	d
GPIO_PORT_CLR7_CLRP016_Msk	inc/lpc18xx.h	31657;"	d
GPIO_PORT_CLR7_CLRP016_Pos	inc/lpc18xx.h	31656;"	d
GPIO_PORT_CLR7_CLRP017_Msk	inc/lpc18xx.h	31659;"	d
GPIO_PORT_CLR7_CLRP017_Pos	inc/lpc18xx.h	31658;"	d
GPIO_PORT_CLR7_CLRP018_Msk	inc/lpc18xx.h	31661;"	d
GPIO_PORT_CLR7_CLRP018_Pos	inc/lpc18xx.h	31660;"	d
GPIO_PORT_CLR7_CLRP019_Msk	inc/lpc18xx.h	31663;"	d
GPIO_PORT_CLR7_CLRP019_Pos	inc/lpc18xx.h	31662;"	d
GPIO_PORT_CLR7_CLRP01_Msk	inc/lpc18xx.h	31627;"	d
GPIO_PORT_CLR7_CLRP01_Pos	inc/lpc18xx.h	31626;"	d
GPIO_PORT_CLR7_CLRP020_Msk	inc/lpc18xx.h	31665;"	d
GPIO_PORT_CLR7_CLRP020_Pos	inc/lpc18xx.h	31664;"	d
GPIO_PORT_CLR7_CLRP021_Msk	inc/lpc18xx.h	31667;"	d
GPIO_PORT_CLR7_CLRP021_Pos	inc/lpc18xx.h	31666;"	d
GPIO_PORT_CLR7_CLRP022_Msk	inc/lpc18xx.h	31669;"	d
GPIO_PORT_CLR7_CLRP022_Pos	inc/lpc18xx.h	31668;"	d
GPIO_PORT_CLR7_CLRP023_Msk	inc/lpc18xx.h	31671;"	d
GPIO_PORT_CLR7_CLRP023_Pos	inc/lpc18xx.h	31670;"	d
GPIO_PORT_CLR7_CLRP024_Msk	inc/lpc18xx.h	31673;"	d
GPIO_PORT_CLR7_CLRP024_Pos	inc/lpc18xx.h	31672;"	d
GPIO_PORT_CLR7_CLRP025_Msk	inc/lpc18xx.h	31675;"	d
GPIO_PORT_CLR7_CLRP025_Pos	inc/lpc18xx.h	31674;"	d
GPIO_PORT_CLR7_CLRP026_Msk	inc/lpc18xx.h	31677;"	d
GPIO_PORT_CLR7_CLRP026_Pos	inc/lpc18xx.h	31676;"	d
GPIO_PORT_CLR7_CLRP027_Msk	inc/lpc18xx.h	31679;"	d
GPIO_PORT_CLR7_CLRP027_Pos	inc/lpc18xx.h	31678;"	d
GPIO_PORT_CLR7_CLRP028_Msk	inc/lpc18xx.h	31681;"	d
GPIO_PORT_CLR7_CLRP028_Pos	inc/lpc18xx.h	31680;"	d
GPIO_PORT_CLR7_CLRP029_Msk	inc/lpc18xx.h	31683;"	d
GPIO_PORT_CLR7_CLRP029_Pos	inc/lpc18xx.h	31682;"	d
GPIO_PORT_CLR7_CLRP02_Msk	inc/lpc18xx.h	31629;"	d
GPIO_PORT_CLR7_CLRP02_Pos	inc/lpc18xx.h	31628;"	d
GPIO_PORT_CLR7_CLRP030_Msk	inc/lpc18xx.h	31685;"	d
GPIO_PORT_CLR7_CLRP030_Pos	inc/lpc18xx.h	31684;"	d
GPIO_PORT_CLR7_CLRP031_Msk	inc/lpc18xx.h	31687;"	d
GPIO_PORT_CLR7_CLRP031_Pos	inc/lpc18xx.h	31686;"	d
GPIO_PORT_CLR7_CLRP03_Msk	inc/lpc18xx.h	31631;"	d
GPIO_PORT_CLR7_CLRP03_Pos	inc/lpc18xx.h	31630;"	d
GPIO_PORT_CLR7_CLRP04_Msk	inc/lpc18xx.h	31633;"	d
GPIO_PORT_CLR7_CLRP04_Pos	inc/lpc18xx.h	31632;"	d
GPIO_PORT_CLR7_CLRP05_Msk	inc/lpc18xx.h	31635;"	d
GPIO_PORT_CLR7_CLRP05_Pos	inc/lpc18xx.h	31634;"	d
GPIO_PORT_CLR7_CLRP06_Msk	inc/lpc18xx.h	31637;"	d
GPIO_PORT_CLR7_CLRP06_Pos	inc/lpc18xx.h	31636;"	d
GPIO_PORT_CLR7_CLRP07_Msk	inc/lpc18xx.h	31639;"	d
GPIO_PORT_CLR7_CLRP07_Pos	inc/lpc18xx.h	31638;"	d
GPIO_PORT_CLR7_CLRP08_Msk	inc/lpc18xx.h	31641;"	d
GPIO_PORT_CLR7_CLRP08_Pos	inc/lpc18xx.h	31640;"	d
GPIO_PORT_CLR7_CLRP09_Msk	inc/lpc18xx.h	31643;"	d
GPIO_PORT_CLR7_CLRP09_Pos	inc/lpc18xx.h	31642;"	d
GPIO_PORT_DIR0_DIRP0_Msk	inc/lpc18xx.h	28523;"	d
GPIO_PORT_DIR0_DIRP0_Pos	inc/lpc18xx.h	28522;"	d
GPIO_PORT_DIR0_DIRP10_Msk	inc/lpc18xx.h	28543;"	d
GPIO_PORT_DIR0_DIRP10_Pos	inc/lpc18xx.h	28542;"	d
GPIO_PORT_DIR0_DIRP11_Msk	inc/lpc18xx.h	28545;"	d
GPIO_PORT_DIR0_DIRP11_Pos	inc/lpc18xx.h	28544;"	d
GPIO_PORT_DIR0_DIRP12_Msk	inc/lpc18xx.h	28547;"	d
GPIO_PORT_DIR0_DIRP12_Pos	inc/lpc18xx.h	28546;"	d
GPIO_PORT_DIR0_DIRP13_Msk	inc/lpc18xx.h	28549;"	d
GPIO_PORT_DIR0_DIRP13_Pos	inc/lpc18xx.h	28548;"	d
GPIO_PORT_DIR0_DIRP14_Msk	inc/lpc18xx.h	28551;"	d
GPIO_PORT_DIR0_DIRP14_Pos	inc/lpc18xx.h	28550;"	d
GPIO_PORT_DIR0_DIRP15_Msk	inc/lpc18xx.h	28553;"	d
GPIO_PORT_DIR0_DIRP15_Pos	inc/lpc18xx.h	28552;"	d
GPIO_PORT_DIR0_DIRP16_Msk	inc/lpc18xx.h	28555;"	d
GPIO_PORT_DIR0_DIRP16_Pos	inc/lpc18xx.h	28554;"	d
GPIO_PORT_DIR0_DIRP17_Msk	inc/lpc18xx.h	28557;"	d
GPIO_PORT_DIR0_DIRP17_Pos	inc/lpc18xx.h	28556;"	d
GPIO_PORT_DIR0_DIRP18_Msk	inc/lpc18xx.h	28559;"	d
GPIO_PORT_DIR0_DIRP18_Pos	inc/lpc18xx.h	28558;"	d
GPIO_PORT_DIR0_DIRP19_Msk	inc/lpc18xx.h	28561;"	d
GPIO_PORT_DIR0_DIRP19_Pos	inc/lpc18xx.h	28560;"	d
GPIO_PORT_DIR0_DIRP1_Msk	inc/lpc18xx.h	28525;"	d
GPIO_PORT_DIR0_DIRP1_Pos	inc/lpc18xx.h	28524;"	d
GPIO_PORT_DIR0_DIRP20_Msk	inc/lpc18xx.h	28563;"	d
GPIO_PORT_DIR0_DIRP20_Pos	inc/lpc18xx.h	28562;"	d
GPIO_PORT_DIR0_DIRP21_Msk	inc/lpc18xx.h	28565;"	d
GPIO_PORT_DIR0_DIRP21_Pos	inc/lpc18xx.h	28564;"	d
GPIO_PORT_DIR0_DIRP22_Msk	inc/lpc18xx.h	28567;"	d
GPIO_PORT_DIR0_DIRP22_Pos	inc/lpc18xx.h	28566;"	d
GPIO_PORT_DIR0_DIRP23_Msk	inc/lpc18xx.h	28569;"	d
GPIO_PORT_DIR0_DIRP23_Pos	inc/lpc18xx.h	28568;"	d
GPIO_PORT_DIR0_DIRP24_Msk	inc/lpc18xx.h	28571;"	d
GPIO_PORT_DIR0_DIRP24_Pos	inc/lpc18xx.h	28570;"	d
GPIO_PORT_DIR0_DIRP25_Msk	inc/lpc18xx.h	28573;"	d
GPIO_PORT_DIR0_DIRP25_Pos	inc/lpc18xx.h	28572;"	d
GPIO_PORT_DIR0_DIRP26_Msk	inc/lpc18xx.h	28575;"	d
GPIO_PORT_DIR0_DIRP26_Pos	inc/lpc18xx.h	28574;"	d
GPIO_PORT_DIR0_DIRP27_Msk	inc/lpc18xx.h	28577;"	d
GPIO_PORT_DIR0_DIRP27_Pos	inc/lpc18xx.h	28576;"	d
GPIO_PORT_DIR0_DIRP28_Msk	inc/lpc18xx.h	28579;"	d
GPIO_PORT_DIR0_DIRP28_Pos	inc/lpc18xx.h	28578;"	d
GPIO_PORT_DIR0_DIRP29_Msk	inc/lpc18xx.h	28581;"	d
GPIO_PORT_DIR0_DIRP29_Pos	inc/lpc18xx.h	28580;"	d
GPIO_PORT_DIR0_DIRP2_Msk	inc/lpc18xx.h	28527;"	d
GPIO_PORT_DIR0_DIRP2_Pos	inc/lpc18xx.h	28526;"	d
GPIO_PORT_DIR0_DIRP30_Msk	inc/lpc18xx.h	28583;"	d
GPIO_PORT_DIR0_DIRP30_Pos	inc/lpc18xx.h	28582;"	d
GPIO_PORT_DIR0_DIRP31_Msk	inc/lpc18xx.h	28585;"	d
GPIO_PORT_DIR0_DIRP31_Pos	inc/lpc18xx.h	28584;"	d
GPIO_PORT_DIR0_DIRP3_Msk	inc/lpc18xx.h	28529;"	d
GPIO_PORT_DIR0_DIRP3_Pos	inc/lpc18xx.h	28528;"	d
GPIO_PORT_DIR0_DIRP4_Msk	inc/lpc18xx.h	28531;"	d
GPIO_PORT_DIR0_DIRP4_Pos	inc/lpc18xx.h	28530;"	d
GPIO_PORT_DIR0_DIRP5_Msk	inc/lpc18xx.h	28533;"	d
GPIO_PORT_DIR0_DIRP5_Pos	inc/lpc18xx.h	28532;"	d
GPIO_PORT_DIR0_DIRP6_Msk	inc/lpc18xx.h	28535;"	d
GPIO_PORT_DIR0_DIRP6_Pos	inc/lpc18xx.h	28534;"	d
GPIO_PORT_DIR0_DIRP7_Msk	inc/lpc18xx.h	28537;"	d
GPIO_PORT_DIR0_DIRP7_Pos	inc/lpc18xx.h	28536;"	d
GPIO_PORT_DIR0_DIRP8_Msk	inc/lpc18xx.h	28539;"	d
GPIO_PORT_DIR0_DIRP8_Pos	inc/lpc18xx.h	28538;"	d
GPIO_PORT_DIR0_DIRP9_Msk	inc/lpc18xx.h	28541;"	d
GPIO_PORT_DIR0_DIRP9_Pos	inc/lpc18xx.h	28540;"	d
GPIO_PORT_DIR1_DIRP0_Msk	inc/lpc18xx.h	28589;"	d
GPIO_PORT_DIR1_DIRP0_Pos	inc/lpc18xx.h	28588;"	d
GPIO_PORT_DIR1_DIRP10_Msk	inc/lpc18xx.h	28609;"	d
GPIO_PORT_DIR1_DIRP10_Pos	inc/lpc18xx.h	28608;"	d
GPIO_PORT_DIR1_DIRP11_Msk	inc/lpc18xx.h	28611;"	d
GPIO_PORT_DIR1_DIRP11_Pos	inc/lpc18xx.h	28610;"	d
GPIO_PORT_DIR1_DIRP12_Msk	inc/lpc18xx.h	28613;"	d
GPIO_PORT_DIR1_DIRP12_Pos	inc/lpc18xx.h	28612;"	d
GPIO_PORT_DIR1_DIRP13_Msk	inc/lpc18xx.h	28615;"	d
GPIO_PORT_DIR1_DIRP13_Pos	inc/lpc18xx.h	28614;"	d
GPIO_PORT_DIR1_DIRP14_Msk	inc/lpc18xx.h	28617;"	d
GPIO_PORT_DIR1_DIRP14_Pos	inc/lpc18xx.h	28616;"	d
GPIO_PORT_DIR1_DIRP15_Msk	inc/lpc18xx.h	28619;"	d
GPIO_PORT_DIR1_DIRP15_Pos	inc/lpc18xx.h	28618;"	d
GPIO_PORT_DIR1_DIRP16_Msk	inc/lpc18xx.h	28621;"	d
GPIO_PORT_DIR1_DIRP16_Pos	inc/lpc18xx.h	28620;"	d
GPIO_PORT_DIR1_DIRP17_Msk	inc/lpc18xx.h	28623;"	d
GPIO_PORT_DIR1_DIRP17_Pos	inc/lpc18xx.h	28622;"	d
GPIO_PORT_DIR1_DIRP18_Msk	inc/lpc18xx.h	28625;"	d
GPIO_PORT_DIR1_DIRP18_Pos	inc/lpc18xx.h	28624;"	d
GPIO_PORT_DIR1_DIRP19_Msk	inc/lpc18xx.h	28627;"	d
GPIO_PORT_DIR1_DIRP19_Pos	inc/lpc18xx.h	28626;"	d
GPIO_PORT_DIR1_DIRP1_Msk	inc/lpc18xx.h	28591;"	d
GPIO_PORT_DIR1_DIRP1_Pos	inc/lpc18xx.h	28590;"	d
GPIO_PORT_DIR1_DIRP20_Msk	inc/lpc18xx.h	28629;"	d
GPIO_PORT_DIR1_DIRP20_Pos	inc/lpc18xx.h	28628;"	d
GPIO_PORT_DIR1_DIRP21_Msk	inc/lpc18xx.h	28631;"	d
GPIO_PORT_DIR1_DIRP21_Pos	inc/lpc18xx.h	28630;"	d
GPIO_PORT_DIR1_DIRP22_Msk	inc/lpc18xx.h	28633;"	d
GPIO_PORT_DIR1_DIRP22_Pos	inc/lpc18xx.h	28632;"	d
GPIO_PORT_DIR1_DIRP23_Msk	inc/lpc18xx.h	28635;"	d
GPIO_PORT_DIR1_DIRP23_Pos	inc/lpc18xx.h	28634;"	d
GPIO_PORT_DIR1_DIRP24_Msk	inc/lpc18xx.h	28637;"	d
GPIO_PORT_DIR1_DIRP24_Pos	inc/lpc18xx.h	28636;"	d
GPIO_PORT_DIR1_DIRP25_Msk	inc/lpc18xx.h	28639;"	d
GPIO_PORT_DIR1_DIRP25_Pos	inc/lpc18xx.h	28638;"	d
GPIO_PORT_DIR1_DIRP26_Msk	inc/lpc18xx.h	28641;"	d
GPIO_PORT_DIR1_DIRP26_Pos	inc/lpc18xx.h	28640;"	d
GPIO_PORT_DIR1_DIRP27_Msk	inc/lpc18xx.h	28643;"	d
GPIO_PORT_DIR1_DIRP27_Pos	inc/lpc18xx.h	28642;"	d
GPIO_PORT_DIR1_DIRP28_Msk	inc/lpc18xx.h	28645;"	d
GPIO_PORT_DIR1_DIRP28_Pos	inc/lpc18xx.h	28644;"	d
GPIO_PORT_DIR1_DIRP29_Msk	inc/lpc18xx.h	28647;"	d
GPIO_PORT_DIR1_DIRP29_Pos	inc/lpc18xx.h	28646;"	d
GPIO_PORT_DIR1_DIRP2_Msk	inc/lpc18xx.h	28593;"	d
GPIO_PORT_DIR1_DIRP2_Pos	inc/lpc18xx.h	28592;"	d
GPIO_PORT_DIR1_DIRP30_Msk	inc/lpc18xx.h	28649;"	d
GPIO_PORT_DIR1_DIRP30_Pos	inc/lpc18xx.h	28648;"	d
GPIO_PORT_DIR1_DIRP31_Msk	inc/lpc18xx.h	28651;"	d
GPIO_PORT_DIR1_DIRP31_Pos	inc/lpc18xx.h	28650;"	d
GPIO_PORT_DIR1_DIRP3_Msk	inc/lpc18xx.h	28595;"	d
GPIO_PORT_DIR1_DIRP3_Pos	inc/lpc18xx.h	28594;"	d
GPIO_PORT_DIR1_DIRP4_Msk	inc/lpc18xx.h	28597;"	d
GPIO_PORT_DIR1_DIRP4_Pos	inc/lpc18xx.h	28596;"	d
GPIO_PORT_DIR1_DIRP5_Msk	inc/lpc18xx.h	28599;"	d
GPIO_PORT_DIR1_DIRP5_Pos	inc/lpc18xx.h	28598;"	d
GPIO_PORT_DIR1_DIRP6_Msk	inc/lpc18xx.h	28601;"	d
GPIO_PORT_DIR1_DIRP6_Pos	inc/lpc18xx.h	28600;"	d
GPIO_PORT_DIR1_DIRP7_Msk	inc/lpc18xx.h	28603;"	d
GPIO_PORT_DIR1_DIRP7_Pos	inc/lpc18xx.h	28602;"	d
GPIO_PORT_DIR1_DIRP8_Msk	inc/lpc18xx.h	28605;"	d
GPIO_PORT_DIR1_DIRP8_Pos	inc/lpc18xx.h	28604;"	d
GPIO_PORT_DIR1_DIRP9_Msk	inc/lpc18xx.h	28607;"	d
GPIO_PORT_DIR1_DIRP9_Pos	inc/lpc18xx.h	28606;"	d
GPIO_PORT_DIR2_DIRP0_Msk	inc/lpc18xx.h	28655;"	d
GPIO_PORT_DIR2_DIRP0_Pos	inc/lpc18xx.h	28654;"	d
GPIO_PORT_DIR2_DIRP10_Msk	inc/lpc18xx.h	28675;"	d
GPIO_PORT_DIR2_DIRP10_Pos	inc/lpc18xx.h	28674;"	d
GPIO_PORT_DIR2_DIRP11_Msk	inc/lpc18xx.h	28677;"	d
GPIO_PORT_DIR2_DIRP11_Pos	inc/lpc18xx.h	28676;"	d
GPIO_PORT_DIR2_DIRP12_Msk	inc/lpc18xx.h	28679;"	d
GPIO_PORT_DIR2_DIRP12_Pos	inc/lpc18xx.h	28678;"	d
GPIO_PORT_DIR2_DIRP13_Msk	inc/lpc18xx.h	28681;"	d
GPIO_PORT_DIR2_DIRP13_Pos	inc/lpc18xx.h	28680;"	d
GPIO_PORT_DIR2_DIRP14_Msk	inc/lpc18xx.h	28683;"	d
GPIO_PORT_DIR2_DIRP14_Pos	inc/lpc18xx.h	28682;"	d
GPIO_PORT_DIR2_DIRP15_Msk	inc/lpc18xx.h	28685;"	d
GPIO_PORT_DIR2_DIRP15_Pos	inc/lpc18xx.h	28684;"	d
GPIO_PORT_DIR2_DIRP16_Msk	inc/lpc18xx.h	28687;"	d
GPIO_PORT_DIR2_DIRP16_Pos	inc/lpc18xx.h	28686;"	d
GPIO_PORT_DIR2_DIRP17_Msk	inc/lpc18xx.h	28689;"	d
GPIO_PORT_DIR2_DIRP17_Pos	inc/lpc18xx.h	28688;"	d
GPIO_PORT_DIR2_DIRP18_Msk	inc/lpc18xx.h	28691;"	d
GPIO_PORT_DIR2_DIRP18_Pos	inc/lpc18xx.h	28690;"	d
GPIO_PORT_DIR2_DIRP19_Msk	inc/lpc18xx.h	28693;"	d
GPIO_PORT_DIR2_DIRP19_Pos	inc/lpc18xx.h	28692;"	d
GPIO_PORT_DIR2_DIRP1_Msk	inc/lpc18xx.h	28657;"	d
GPIO_PORT_DIR2_DIRP1_Pos	inc/lpc18xx.h	28656;"	d
GPIO_PORT_DIR2_DIRP20_Msk	inc/lpc18xx.h	28695;"	d
GPIO_PORT_DIR2_DIRP20_Pos	inc/lpc18xx.h	28694;"	d
GPIO_PORT_DIR2_DIRP21_Msk	inc/lpc18xx.h	28697;"	d
GPIO_PORT_DIR2_DIRP21_Pos	inc/lpc18xx.h	28696;"	d
GPIO_PORT_DIR2_DIRP22_Msk	inc/lpc18xx.h	28699;"	d
GPIO_PORT_DIR2_DIRP22_Pos	inc/lpc18xx.h	28698;"	d
GPIO_PORT_DIR2_DIRP23_Msk	inc/lpc18xx.h	28701;"	d
GPIO_PORT_DIR2_DIRP23_Pos	inc/lpc18xx.h	28700;"	d
GPIO_PORT_DIR2_DIRP24_Msk	inc/lpc18xx.h	28703;"	d
GPIO_PORT_DIR2_DIRP24_Pos	inc/lpc18xx.h	28702;"	d
GPIO_PORT_DIR2_DIRP25_Msk	inc/lpc18xx.h	28705;"	d
GPIO_PORT_DIR2_DIRP25_Pos	inc/lpc18xx.h	28704;"	d
GPIO_PORT_DIR2_DIRP26_Msk	inc/lpc18xx.h	28707;"	d
GPIO_PORT_DIR2_DIRP26_Pos	inc/lpc18xx.h	28706;"	d
GPIO_PORT_DIR2_DIRP27_Msk	inc/lpc18xx.h	28709;"	d
GPIO_PORT_DIR2_DIRP27_Pos	inc/lpc18xx.h	28708;"	d
GPIO_PORT_DIR2_DIRP28_Msk	inc/lpc18xx.h	28711;"	d
GPIO_PORT_DIR2_DIRP28_Pos	inc/lpc18xx.h	28710;"	d
GPIO_PORT_DIR2_DIRP29_Msk	inc/lpc18xx.h	28713;"	d
GPIO_PORT_DIR2_DIRP29_Pos	inc/lpc18xx.h	28712;"	d
GPIO_PORT_DIR2_DIRP2_Msk	inc/lpc18xx.h	28659;"	d
GPIO_PORT_DIR2_DIRP2_Pos	inc/lpc18xx.h	28658;"	d
GPIO_PORT_DIR2_DIRP30_Msk	inc/lpc18xx.h	28715;"	d
GPIO_PORT_DIR2_DIRP30_Pos	inc/lpc18xx.h	28714;"	d
GPIO_PORT_DIR2_DIRP31_Msk	inc/lpc18xx.h	28717;"	d
GPIO_PORT_DIR2_DIRP31_Pos	inc/lpc18xx.h	28716;"	d
GPIO_PORT_DIR2_DIRP3_Msk	inc/lpc18xx.h	28661;"	d
GPIO_PORT_DIR2_DIRP3_Pos	inc/lpc18xx.h	28660;"	d
GPIO_PORT_DIR2_DIRP4_Msk	inc/lpc18xx.h	28663;"	d
GPIO_PORT_DIR2_DIRP4_Pos	inc/lpc18xx.h	28662;"	d
GPIO_PORT_DIR2_DIRP5_Msk	inc/lpc18xx.h	28665;"	d
GPIO_PORT_DIR2_DIRP5_Pos	inc/lpc18xx.h	28664;"	d
GPIO_PORT_DIR2_DIRP6_Msk	inc/lpc18xx.h	28667;"	d
GPIO_PORT_DIR2_DIRP6_Pos	inc/lpc18xx.h	28666;"	d
GPIO_PORT_DIR2_DIRP7_Msk	inc/lpc18xx.h	28669;"	d
GPIO_PORT_DIR2_DIRP7_Pos	inc/lpc18xx.h	28668;"	d
GPIO_PORT_DIR2_DIRP8_Msk	inc/lpc18xx.h	28671;"	d
GPIO_PORT_DIR2_DIRP8_Pos	inc/lpc18xx.h	28670;"	d
GPIO_PORT_DIR2_DIRP9_Msk	inc/lpc18xx.h	28673;"	d
GPIO_PORT_DIR2_DIRP9_Pos	inc/lpc18xx.h	28672;"	d
GPIO_PORT_DIR3_DIRP0_Msk	inc/lpc18xx.h	28721;"	d
GPIO_PORT_DIR3_DIRP0_Pos	inc/lpc18xx.h	28720;"	d
GPIO_PORT_DIR3_DIRP10_Msk	inc/lpc18xx.h	28741;"	d
GPIO_PORT_DIR3_DIRP10_Pos	inc/lpc18xx.h	28740;"	d
GPIO_PORT_DIR3_DIRP11_Msk	inc/lpc18xx.h	28743;"	d
GPIO_PORT_DIR3_DIRP11_Pos	inc/lpc18xx.h	28742;"	d
GPIO_PORT_DIR3_DIRP12_Msk	inc/lpc18xx.h	28745;"	d
GPIO_PORT_DIR3_DIRP12_Pos	inc/lpc18xx.h	28744;"	d
GPIO_PORT_DIR3_DIRP13_Msk	inc/lpc18xx.h	28747;"	d
GPIO_PORT_DIR3_DIRP13_Pos	inc/lpc18xx.h	28746;"	d
GPIO_PORT_DIR3_DIRP14_Msk	inc/lpc18xx.h	28749;"	d
GPIO_PORT_DIR3_DIRP14_Pos	inc/lpc18xx.h	28748;"	d
GPIO_PORT_DIR3_DIRP15_Msk	inc/lpc18xx.h	28751;"	d
GPIO_PORT_DIR3_DIRP15_Pos	inc/lpc18xx.h	28750;"	d
GPIO_PORT_DIR3_DIRP16_Msk	inc/lpc18xx.h	28753;"	d
GPIO_PORT_DIR3_DIRP16_Pos	inc/lpc18xx.h	28752;"	d
GPIO_PORT_DIR3_DIRP17_Msk	inc/lpc18xx.h	28755;"	d
GPIO_PORT_DIR3_DIRP17_Pos	inc/lpc18xx.h	28754;"	d
GPIO_PORT_DIR3_DIRP18_Msk	inc/lpc18xx.h	28757;"	d
GPIO_PORT_DIR3_DIRP18_Pos	inc/lpc18xx.h	28756;"	d
GPIO_PORT_DIR3_DIRP19_Msk	inc/lpc18xx.h	28759;"	d
GPIO_PORT_DIR3_DIRP19_Pos	inc/lpc18xx.h	28758;"	d
GPIO_PORT_DIR3_DIRP1_Msk	inc/lpc18xx.h	28723;"	d
GPIO_PORT_DIR3_DIRP1_Pos	inc/lpc18xx.h	28722;"	d
GPIO_PORT_DIR3_DIRP20_Msk	inc/lpc18xx.h	28761;"	d
GPIO_PORT_DIR3_DIRP20_Pos	inc/lpc18xx.h	28760;"	d
GPIO_PORT_DIR3_DIRP21_Msk	inc/lpc18xx.h	28763;"	d
GPIO_PORT_DIR3_DIRP21_Pos	inc/lpc18xx.h	28762;"	d
GPIO_PORT_DIR3_DIRP22_Msk	inc/lpc18xx.h	28765;"	d
GPIO_PORT_DIR3_DIRP22_Pos	inc/lpc18xx.h	28764;"	d
GPIO_PORT_DIR3_DIRP23_Msk	inc/lpc18xx.h	28767;"	d
GPIO_PORT_DIR3_DIRP23_Pos	inc/lpc18xx.h	28766;"	d
GPIO_PORT_DIR3_DIRP24_Msk	inc/lpc18xx.h	28769;"	d
GPIO_PORT_DIR3_DIRP24_Pos	inc/lpc18xx.h	28768;"	d
GPIO_PORT_DIR3_DIRP25_Msk	inc/lpc18xx.h	28771;"	d
GPIO_PORT_DIR3_DIRP25_Pos	inc/lpc18xx.h	28770;"	d
GPIO_PORT_DIR3_DIRP26_Msk	inc/lpc18xx.h	28773;"	d
GPIO_PORT_DIR3_DIRP26_Pos	inc/lpc18xx.h	28772;"	d
GPIO_PORT_DIR3_DIRP27_Msk	inc/lpc18xx.h	28775;"	d
GPIO_PORT_DIR3_DIRP27_Pos	inc/lpc18xx.h	28774;"	d
GPIO_PORT_DIR3_DIRP28_Msk	inc/lpc18xx.h	28777;"	d
GPIO_PORT_DIR3_DIRP28_Pos	inc/lpc18xx.h	28776;"	d
GPIO_PORT_DIR3_DIRP29_Msk	inc/lpc18xx.h	28779;"	d
GPIO_PORT_DIR3_DIRP29_Pos	inc/lpc18xx.h	28778;"	d
GPIO_PORT_DIR3_DIRP2_Msk	inc/lpc18xx.h	28725;"	d
GPIO_PORT_DIR3_DIRP2_Pos	inc/lpc18xx.h	28724;"	d
GPIO_PORT_DIR3_DIRP30_Msk	inc/lpc18xx.h	28781;"	d
GPIO_PORT_DIR3_DIRP30_Pos	inc/lpc18xx.h	28780;"	d
GPIO_PORT_DIR3_DIRP31_Msk	inc/lpc18xx.h	28783;"	d
GPIO_PORT_DIR3_DIRP31_Pos	inc/lpc18xx.h	28782;"	d
GPIO_PORT_DIR3_DIRP3_Msk	inc/lpc18xx.h	28727;"	d
GPIO_PORT_DIR3_DIRP3_Pos	inc/lpc18xx.h	28726;"	d
GPIO_PORT_DIR3_DIRP4_Msk	inc/lpc18xx.h	28729;"	d
GPIO_PORT_DIR3_DIRP4_Pos	inc/lpc18xx.h	28728;"	d
GPIO_PORT_DIR3_DIRP5_Msk	inc/lpc18xx.h	28731;"	d
GPIO_PORT_DIR3_DIRP5_Pos	inc/lpc18xx.h	28730;"	d
GPIO_PORT_DIR3_DIRP6_Msk	inc/lpc18xx.h	28733;"	d
GPIO_PORT_DIR3_DIRP6_Pos	inc/lpc18xx.h	28732;"	d
GPIO_PORT_DIR3_DIRP7_Msk	inc/lpc18xx.h	28735;"	d
GPIO_PORT_DIR3_DIRP7_Pos	inc/lpc18xx.h	28734;"	d
GPIO_PORT_DIR3_DIRP8_Msk	inc/lpc18xx.h	28737;"	d
GPIO_PORT_DIR3_DIRP8_Pos	inc/lpc18xx.h	28736;"	d
GPIO_PORT_DIR3_DIRP9_Msk	inc/lpc18xx.h	28739;"	d
GPIO_PORT_DIR3_DIRP9_Pos	inc/lpc18xx.h	28738;"	d
GPIO_PORT_DIR4_DIRP0_Msk	inc/lpc18xx.h	28787;"	d
GPIO_PORT_DIR4_DIRP0_Pos	inc/lpc18xx.h	28786;"	d
GPIO_PORT_DIR4_DIRP10_Msk	inc/lpc18xx.h	28807;"	d
GPIO_PORT_DIR4_DIRP10_Pos	inc/lpc18xx.h	28806;"	d
GPIO_PORT_DIR4_DIRP11_Msk	inc/lpc18xx.h	28809;"	d
GPIO_PORT_DIR4_DIRP11_Pos	inc/lpc18xx.h	28808;"	d
GPIO_PORT_DIR4_DIRP12_Msk	inc/lpc18xx.h	28811;"	d
GPIO_PORT_DIR4_DIRP12_Pos	inc/lpc18xx.h	28810;"	d
GPIO_PORT_DIR4_DIRP13_Msk	inc/lpc18xx.h	28813;"	d
GPIO_PORT_DIR4_DIRP13_Pos	inc/lpc18xx.h	28812;"	d
GPIO_PORT_DIR4_DIRP14_Msk	inc/lpc18xx.h	28815;"	d
GPIO_PORT_DIR4_DIRP14_Pos	inc/lpc18xx.h	28814;"	d
GPIO_PORT_DIR4_DIRP15_Msk	inc/lpc18xx.h	28817;"	d
GPIO_PORT_DIR4_DIRP15_Pos	inc/lpc18xx.h	28816;"	d
GPIO_PORT_DIR4_DIRP16_Msk	inc/lpc18xx.h	28819;"	d
GPIO_PORT_DIR4_DIRP16_Pos	inc/lpc18xx.h	28818;"	d
GPIO_PORT_DIR4_DIRP17_Msk	inc/lpc18xx.h	28821;"	d
GPIO_PORT_DIR4_DIRP17_Pos	inc/lpc18xx.h	28820;"	d
GPIO_PORT_DIR4_DIRP18_Msk	inc/lpc18xx.h	28823;"	d
GPIO_PORT_DIR4_DIRP18_Pos	inc/lpc18xx.h	28822;"	d
GPIO_PORT_DIR4_DIRP19_Msk	inc/lpc18xx.h	28825;"	d
GPIO_PORT_DIR4_DIRP19_Pos	inc/lpc18xx.h	28824;"	d
GPIO_PORT_DIR4_DIRP1_Msk	inc/lpc18xx.h	28789;"	d
GPIO_PORT_DIR4_DIRP1_Pos	inc/lpc18xx.h	28788;"	d
GPIO_PORT_DIR4_DIRP20_Msk	inc/lpc18xx.h	28827;"	d
GPIO_PORT_DIR4_DIRP20_Pos	inc/lpc18xx.h	28826;"	d
GPIO_PORT_DIR4_DIRP21_Msk	inc/lpc18xx.h	28829;"	d
GPIO_PORT_DIR4_DIRP21_Pos	inc/lpc18xx.h	28828;"	d
GPIO_PORT_DIR4_DIRP22_Msk	inc/lpc18xx.h	28831;"	d
GPIO_PORT_DIR4_DIRP22_Pos	inc/lpc18xx.h	28830;"	d
GPIO_PORT_DIR4_DIRP23_Msk	inc/lpc18xx.h	28833;"	d
GPIO_PORT_DIR4_DIRP23_Pos	inc/lpc18xx.h	28832;"	d
GPIO_PORT_DIR4_DIRP24_Msk	inc/lpc18xx.h	28835;"	d
GPIO_PORT_DIR4_DIRP24_Pos	inc/lpc18xx.h	28834;"	d
GPIO_PORT_DIR4_DIRP25_Msk	inc/lpc18xx.h	28837;"	d
GPIO_PORT_DIR4_DIRP25_Pos	inc/lpc18xx.h	28836;"	d
GPIO_PORT_DIR4_DIRP26_Msk	inc/lpc18xx.h	28839;"	d
GPIO_PORT_DIR4_DIRP26_Pos	inc/lpc18xx.h	28838;"	d
GPIO_PORT_DIR4_DIRP27_Msk	inc/lpc18xx.h	28841;"	d
GPIO_PORT_DIR4_DIRP27_Pos	inc/lpc18xx.h	28840;"	d
GPIO_PORT_DIR4_DIRP28_Msk	inc/lpc18xx.h	28843;"	d
GPIO_PORT_DIR4_DIRP28_Pos	inc/lpc18xx.h	28842;"	d
GPIO_PORT_DIR4_DIRP29_Msk	inc/lpc18xx.h	28845;"	d
GPIO_PORT_DIR4_DIRP29_Pos	inc/lpc18xx.h	28844;"	d
GPIO_PORT_DIR4_DIRP2_Msk	inc/lpc18xx.h	28791;"	d
GPIO_PORT_DIR4_DIRP2_Pos	inc/lpc18xx.h	28790;"	d
GPIO_PORT_DIR4_DIRP30_Msk	inc/lpc18xx.h	28847;"	d
GPIO_PORT_DIR4_DIRP30_Pos	inc/lpc18xx.h	28846;"	d
GPIO_PORT_DIR4_DIRP31_Msk	inc/lpc18xx.h	28849;"	d
GPIO_PORT_DIR4_DIRP31_Pos	inc/lpc18xx.h	28848;"	d
GPIO_PORT_DIR4_DIRP3_Msk	inc/lpc18xx.h	28793;"	d
GPIO_PORT_DIR4_DIRP3_Pos	inc/lpc18xx.h	28792;"	d
GPIO_PORT_DIR4_DIRP4_Msk	inc/lpc18xx.h	28795;"	d
GPIO_PORT_DIR4_DIRP4_Pos	inc/lpc18xx.h	28794;"	d
GPIO_PORT_DIR4_DIRP5_Msk	inc/lpc18xx.h	28797;"	d
GPIO_PORT_DIR4_DIRP5_Pos	inc/lpc18xx.h	28796;"	d
GPIO_PORT_DIR4_DIRP6_Msk	inc/lpc18xx.h	28799;"	d
GPIO_PORT_DIR4_DIRP6_Pos	inc/lpc18xx.h	28798;"	d
GPIO_PORT_DIR4_DIRP7_Msk	inc/lpc18xx.h	28801;"	d
GPIO_PORT_DIR4_DIRP7_Pos	inc/lpc18xx.h	28800;"	d
GPIO_PORT_DIR4_DIRP8_Msk	inc/lpc18xx.h	28803;"	d
GPIO_PORT_DIR4_DIRP8_Pos	inc/lpc18xx.h	28802;"	d
GPIO_PORT_DIR4_DIRP9_Msk	inc/lpc18xx.h	28805;"	d
GPIO_PORT_DIR4_DIRP9_Pos	inc/lpc18xx.h	28804;"	d
GPIO_PORT_DIR5_DIRP0_Msk	inc/lpc18xx.h	28853;"	d
GPIO_PORT_DIR5_DIRP0_Pos	inc/lpc18xx.h	28852;"	d
GPIO_PORT_DIR5_DIRP10_Msk	inc/lpc18xx.h	28873;"	d
GPIO_PORT_DIR5_DIRP10_Pos	inc/lpc18xx.h	28872;"	d
GPIO_PORT_DIR5_DIRP11_Msk	inc/lpc18xx.h	28875;"	d
GPIO_PORT_DIR5_DIRP11_Pos	inc/lpc18xx.h	28874;"	d
GPIO_PORT_DIR5_DIRP12_Msk	inc/lpc18xx.h	28877;"	d
GPIO_PORT_DIR5_DIRP12_Pos	inc/lpc18xx.h	28876;"	d
GPIO_PORT_DIR5_DIRP13_Msk	inc/lpc18xx.h	28879;"	d
GPIO_PORT_DIR5_DIRP13_Pos	inc/lpc18xx.h	28878;"	d
GPIO_PORT_DIR5_DIRP14_Msk	inc/lpc18xx.h	28881;"	d
GPIO_PORT_DIR5_DIRP14_Pos	inc/lpc18xx.h	28880;"	d
GPIO_PORT_DIR5_DIRP15_Msk	inc/lpc18xx.h	28883;"	d
GPIO_PORT_DIR5_DIRP15_Pos	inc/lpc18xx.h	28882;"	d
GPIO_PORT_DIR5_DIRP16_Msk	inc/lpc18xx.h	28885;"	d
GPIO_PORT_DIR5_DIRP16_Pos	inc/lpc18xx.h	28884;"	d
GPIO_PORT_DIR5_DIRP17_Msk	inc/lpc18xx.h	28887;"	d
GPIO_PORT_DIR5_DIRP17_Pos	inc/lpc18xx.h	28886;"	d
GPIO_PORT_DIR5_DIRP18_Msk	inc/lpc18xx.h	28889;"	d
GPIO_PORT_DIR5_DIRP18_Pos	inc/lpc18xx.h	28888;"	d
GPIO_PORT_DIR5_DIRP19_Msk	inc/lpc18xx.h	28891;"	d
GPIO_PORT_DIR5_DIRP19_Pos	inc/lpc18xx.h	28890;"	d
GPIO_PORT_DIR5_DIRP1_Msk	inc/lpc18xx.h	28855;"	d
GPIO_PORT_DIR5_DIRP1_Pos	inc/lpc18xx.h	28854;"	d
GPIO_PORT_DIR5_DIRP20_Msk	inc/lpc18xx.h	28893;"	d
GPIO_PORT_DIR5_DIRP20_Pos	inc/lpc18xx.h	28892;"	d
GPIO_PORT_DIR5_DIRP21_Msk	inc/lpc18xx.h	28895;"	d
GPIO_PORT_DIR5_DIRP21_Pos	inc/lpc18xx.h	28894;"	d
GPIO_PORT_DIR5_DIRP22_Msk	inc/lpc18xx.h	28897;"	d
GPIO_PORT_DIR5_DIRP22_Pos	inc/lpc18xx.h	28896;"	d
GPIO_PORT_DIR5_DIRP23_Msk	inc/lpc18xx.h	28899;"	d
GPIO_PORT_DIR5_DIRP23_Pos	inc/lpc18xx.h	28898;"	d
GPIO_PORT_DIR5_DIRP24_Msk	inc/lpc18xx.h	28901;"	d
GPIO_PORT_DIR5_DIRP24_Pos	inc/lpc18xx.h	28900;"	d
GPIO_PORT_DIR5_DIRP25_Msk	inc/lpc18xx.h	28903;"	d
GPIO_PORT_DIR5_DIRP25_Pos	inc/lpc18xx.h	28902;"	d
GPIO_PORT_DIR5_DIRP26_Msk	inc/lpc18xx.h	28905;"	d
GPIO_PORT_DIR5_DIRP26_Pos	inc/lpc18xx.h	28904;"	d
GPIO_PORT_DIR5_DIRP27_Msk	inc/lpc18xx.h	28907;"	d
GPIO_PORT_DIR5_DIRP27_Pos	inc/lpc18xx.h	28906;"	d
GPIO_PORT_DIR5_DIRP28_Msk	inc/lpc18xx.h	28909;"	d
GPIO_PORT_DIR5_DIRP28_Pos	inc/lpc18xx.h	28908;"	d
GPIO_PORT_DIR5_DIRP29_Msk	inc/lpc18xx.h	28911;"	d
GPIO_PORT_DIR5_DIRP29_Pos	inc/lpc18xx.h	28910;"	d
GPIO_PORT_DIR5_DIRP2_Msk	inc/lpc18xx.h	28857;"	d
GPIO_PORT_DIR5_DIRP2_Pos	inc/lpc18xx.h	28856;"	d
GPIO_PORT_DIR5_DIRP30_Msk	inc/lpc18xx.h	28913;"	d
GPIO_PORT_DIR5_DIRP30_Pos	inc/lpc18xx.h	28912;"	d
GPIO_PORT_DIR5_DIRP31_Msk	inc/lpc18xx.h	28915;"	d
GPIO_PORT_DIR5_DIRP31_Pos	inc/lpc18xx.h	28914;"	d
GPIO_PORT_DIR5_DIRP3_Msk	inc/lpc18xx.h	28859;"	d
GPIO_PORT_DIR5_DIRP3_Pos	inc/lpc18xx.h	28858;"	d
GPIO_PORT_DIR5_DIRP4_Msk	inc/lpc18xx.h	28861;"	d
GPIO_PORT_DIR5_DIRP4_Pos	inc/lpc18xx.h	28860;"	d
GPIO_PORT_DIR5_DIRP5_Msk	inc/lpc18xx.h	28863;"	d
GPIO_PORT_DIR5_DIRP5_Pos	inc/lpc18xx.h	28862;"	d
GPIO_PORT_DIR5_DIRP6_Msk	inc/lpc18xx.h	28865;"	d
GPIO_PORT_DIR5_DIRP6_Pos	inc/lpc18xx.h	28864;"	d
GPIO_PORT_DIR5_DIRP7_Msk	inc/lpc18xx.h	28867;"	d
GPIO_PORT_DIR5_DIRP7_Pos	inc/lpc18xx.h	28866;"	d
GPIO_PORT_DIR5_DIRP8_Msk	inc/lpc18xx.h	28869;"	d
GPIO_PORT_DIR5_DIRP8_Pos	inc/lpc18xx.h	28868;"	d
GPIO_PORT_DIR5_DIRP9_Msk	inc/lpc18xx.h	28871;"	d
GPIO_PORT_DIR5_DIRP9_Pos	inc/lpc18xx.h	28870;"	d
GPIO_PORT_DIR6_DIRP0_Msk	inc/lpc18xx.h	28919;"	d
GPIO_PORT_DIR6_DIRP0_Pos	inc/lpc18xx.h	28918;"	d
GPIO_PORT_DIR6_DIRP10_Msk	inc/lpc18xx.h	28939;"	d
GPIO_PORT_DIR6_DIRP10_Pos	inc/lpc18xx.h	28938;"	d
GPIO_PORT_DIR6_DIRP11_Msk	inc/lpc18xx.h	28941;"	d
GPIO_PORT_DIR6_DIRP11_Pos	inc/lpc18xx.h	28940;"	d
GPIO_PORT_DIR6_DIRP12_Msk	inc/lpc18xx.h	28943;"	d
GPIO_PORT_DIR6_DIRP12_Pos	inc/lpc18xx.h	28942;"	d
GPIO_PORT_DIR6_DIRP13_Msk	inc/lpc18xx.h	28945;"	d
GPIO_PORT_DIR6_DIRP13_Pos	inc/lpc18xx.h	28944;"	d
GPIO_PORT_DIR6_DIRP14_Msk	inc/lpc18xx.h	28947;"	d
GPIO_PORT_DIR6_DIRP14_Pos	inc/lpc18xx.h	28946;"	d
GPIO_PORT_DIR6_DIRP15_Msk	inc/lpc18xx.h	28949;"	d
GPIO_PORT_DIR6_DIRP15_Pos	inc/lpc18xx.h	28948;"	d
GPIO_PORT_DIR6_DIRP16_Msk	inc/lpc18xx.h	28951;"	d
GPIO_PORT_DIR6_DIRP16_Pos	inc/lpc18xx.h	28950;"	d
GPIO_PORT_DIR6_DIRP17_Msk	inc/lpc18xx.h	28953;"	d
GPIO_PORT_DIR6_DIRP17_Pos	inc/lpc18xx.h	28952;"	d
GPIO_PORT_DIR6_DIRP18_Msk	inc/lpc18xx.h	28955;"	d
GPIO_PORT_DIR6_DIRP18_Pos	inc/lpc18xx.h	28954;"	d
GPIO_PORT_DIR6_DIRP19_Msk	inc/lpc18xx.h	28957;"	d
GPIO_PORT_DIR6_DIRP19_Pos	inc/lpc18xx.h	28956;"	d
GPIO_PORT_DIR6_DIRP1_Msk	inc/lpc18xx.h	28921;"	d
GPIO_PORT_DIR6_DIRP1_Pos	inc/lpc18xx.h	28920;"	d
GPIO_PORT_DIR6_DIRP20_Msk	inc/lpc18xx.h	28959;"	d
GPIO_PORT_DIR6_DIRP20_Pos	inc/lpc18xx.h	28958;"	d
GPIO_PORT_DIR6_DIRP21_Msk	inc/lpc18xx.h	28961;"	d
GPIO_PORT_DIR6_DIRP21_Pos	inc/lpc18xx.h	28960;"	d
GPIO_PORT_DIR6_DIRP22_Msk	inc/lpc18xx.h	28963;"	d
GPIO_PORT_DIR6_DIRP22_Pos	inc/lpc18xx.h	28962;"	d
GPIO_PORT_DIR6_DIRP23_Msk	inc/lpc18xx.h	28965;"	d
GPIO_PORT_DIR6_DIRP23_Pos	inc/lpc18xx.h	28964;"	d
GPIO_PORT_DIR6_DIRP24_Msk	inc/lpc18xx.h	28967;"	d
GPIO_PORT_DIR6_DIRP24_Pos	inc/lpc18xx.h	28966;"	d
GPIO_PORT_DIR6_DIRP25_Msk	inc/lpc18xx.h	28969;"	d
GPIO_PORT_DIR6_DIRP25_Pos	inc/lpc18xx.h	28968;"	d
GPIO_PORT_DIR6_DIRP26_Msk	inc/lpc18xx.h	28971;"	d
GPIO_PORT_DIR6_DIRP26_Pos	inc/lpc18xx.h	28970;"	d
GPIO_PORT_DIR6_DIRP27_Msk	inc/lpc18xx.h	28973;"	d
GPIO_PORT_DIR6_DIRP27_Pos	inc/lpc18xx.h	28972;"	d
GPIO_PORT_DIR6_DIRP28_Msk	inc/lpc18xx.h	28975;"	d
GPIO_PORT_DIR6_DIRP28_Pos	inc/lpc18xx.h	28974;"	d
GPIO_PORT_DIR6_DIRP29_Msk	inc/lpc18xx.h	28977;"	d
GPIO_PORT_DIR6_DIRP29_Pos	inc/lpc18xx.h	28976;"	d
GPIO_PORT_DIR6_DIRP2_Msk	inc/lpc18xx.h	28923;"	d
GPIO_PORT_DIR6_DIRP2_Pos	inc/lpc18xx.h	28922;"	d
GPIO_PORT_DIR6_DIRP30_Msk	inc/lpc18xx.h	28979;"	d
GPIO_PORT_DIR6_DIRP30_Pos	inc/lpc18xx.h	28978;"	d
GPIO_PORT_DIR6_DIRP31_Msk	inc/lpc18xx.h	28981;"	d
GPIO_PORT_DIR6_DIRP31_Pos	inc/lpc18xx.h	28980;"	d
GPIO_PORT_DIR6_DIRP3_Msk	inc/lpc18xx.h	28925;"	d
GPIO_PORT_DIR6_DIRP3_Pos	inc/lpc18xx.h	28924;"	d
GPIO_PORT_DIR6_DIRP4_Msk	inc/lpc18xx.h	28927;"	d
GPIO_PORT_DIR6_DIRP4_Pos	inc/lpc18xx.h	28926;"	d
GPIO_PORT_DIR6_DIRP5_Msk	inc/lpc18xx.h	28929;"	d
GPIO_PORT_DIR6_DIRP5_Pos	inc/lpc18xx.h	28928;"	d
GPIO_PORT_DIR6_DIRP6_Msk	inc/lpc18xx.h	28931;"	d
GPIO_PORT_DIR6_DIRP6_Pos	inc/lpc18xx.h	28930;"	d
GPIO_PORT_DIR6_DIRP7_Msk	inc/lpc18xx.h	28933;"	d
GPIO_PORT_DIR6_DIRP7_Pos	inc/lpc18xx.h	28932;"	d
GPIO_PORT_DIR6_DIRP8_Msk	inc/lpc18xx.h	28935;"	d
GPIO_PORT_DIR6_DIRP8_Pos	inc/lpc18xx.h	28934;"	d
GPIO_PORT_DIR6_DIRP9_Msk	inc/lpc18xx.h	28937;"	d
GPIO_PORT_DIR6_DIRP9_Pos	inc/lpc18xx.h	28936;"	d
GPIO_PORT_DIR7_DIRP0_Msk	inc/lpc18xx.h	28985;"	d
GPIO_PORT_DIR7_DIRP0_Pos	inc/lpc18xx.h	28984;"	d
GPIO_PORT_DIR7_DIRP10_Msk	inc/lpc18xx.h	29005;"	d
GPIO_PORT_DIR7_DIRP10_Pos	inc/lpc18xx.h	29004;"	d
GPIO_PORT_DIR7_DIRP11_Msk	inc/lpc18xx.h	29007;"	d
GPIO_PORT_DIR7_DIRP11_Pos	inc/lpc18xx.h	29006;"	d
GPIO_PORT_DIR7_DIRP12_Msk	inc/lpc18xx.h	29009;"	d
GPIO_PORT_DIR7_DIRP12_Pos	inc/lpc18xx.h	29008;"	d
GPIO_PORT_DIR7_DIRP13_Msk	inc/lpc18xx.h	29011;"	d
GPIO_PORT_DIR7_DIRP13_Pos	inc/lpc18xx.h	29010;"	d
GPIO_PORT_DIR7_DIRP14_Msk	inc/lpc18xx.h	29013;"	d
GPIO_PORT_DIR7_DIRP14_Pos	inc/lpc18xx.h	29012;"	d
GPIO_PORT_DIR7_DIRP15_Msk	inc/lpc18xx.h	29015;"	d
GPIO_PORT_DIR7_DIRP15_Pos	inc/lpc18xx.h	29014;"	d
GPIO_PORT_DIR7_DIRP16_Msk	inc/lpc18xx.h	29017;"	d
GPIO_PORT_DIR7_DIRP16_Pos	inc/lpc18xx.h	29016;"	d
GPIO_PORT_DIR7_DIRP17_Msk	inc/lpc18xx.h	29019;"	d
GPIO_PORT_DIR7_DIRP17_Pos	inc/lpc18xx.h	29018;"	d
GPIO_PORT_DIR7_DIRP18_Msk	inc/lpc18xx.h	29021;"	d
GPIO_PORT_DIR7_DIRP18_Pos	inc/lpc18xx.h	29020;"	d
GPIO_PORT_DIR7_DIRP19_Msk	inc/lpc18xx.h	29023;"	d
GPIO_PORT_DIR7_DIRP19_Pos	inc/lpc18xx.h	29022;"	d
GPIO_PORT_DIR7_DIRP1_Msk	inc/lpc18xx.h	28987;"	d
GPIO_PORT_DIR7_DIRP1_Pos	inc/lpc18xx.h	28986;"	d
GPIO_PORT_DIR7_DIRP20_Msk	inc/lpc18xx.h	29025;"	d
GPIO_PORT_DIR7_DIRP20_Pos	inc/lpc18xx.h	29024;"	d
GPIO_PORT_DIR7_DIRP21_Msk	inc/lpc18xx.h	29027;"	d
GPIO_PORT_DIR7_DIRP21_Pos	inc/lpc18xx.h	29026;"	d
GPIO_PORT_DIR7_DIRP22_Msk	inc/lpc18xx.h	29029;"	d
GPIO_PORT_DIR7_DIRP22_Pos	inc/lpc18xx.h	29028;"	d
GPIO_PORT_DIR7_DIRP23_Msk	inc/lpc18xx.h	29031;"	d
GPIO_PORT_DIR7_DIRP23_Pos	inc/lpc18xx.h	29030;"	d
GPIO_PORT_DIR7_DIRP24_Msk	inc/lpc18xx.h	29033;"	d
GPIO_PORT_DIR7_DIRP24_Pos	inc/lpc18xx.h	29032;"	d
GPIO_PORT_DIR7_DIRP25_Msk	inc/lpc18xx.h	29035;"	d
GPIO_PORT_DIR7_DIRP25_Pos	inc/lpc18xx.h	29034;"	d
GPIO_PORT_DIR7_DIRP26_Msk	inc/lpc18xx.h	29037;"	d
GPIO_PORT_DIR7_DIRP26_Pos	inc/lpc18xx.h	29036;"	d
GPIO_PORT_DIR7_DIRP27_Msk	inc/lpc18xx.h	29039;"	d
GPIO_PORT_DIR7_DIRP27_Pos	inc/lpc18xx.h	29038;"	d
GPIO_PORT_DIR7_DIRP28_Msk	inc/lpc18xx.h	29041;"	d
GPIO_PORT_DIR7_DIRP28_Pos	inc/lpc18xx.h	29040;"	d
GPIO_PORT_DIR7_DIRP29_Msk	inc/lpc18xx.h	29043;"	d
GPIO_PORT_DIR7_DIRP29_Pos	inc/lpc18xx.h	29042;"	d
GPIO_PORT_DIR7_DIRP2_Msk	inc/lpc18xx.h	28989;"	d
GPIO_PORT_DIR7_DIRP2_Pos	inc/lpc18xx.h	28988;"	d
GPIO_PORT_DIR7_DIRP30_Msk	inc/lpc18xx.h	29045;"	d
GPIO_PORT_DIR7_DIRP30_Pos	inc/lpc18xx.h	29044;"	d
GPIO_PORT_DIR7_DIRP31_Msk	inc/lpc18xx.h	29047;"	d
GPIO_PORT_DIR7_DIRP31_Pos	inc/lpc18xx.h	29046;"	d
GPIO_PORT_DIR7_DIRP3_Msk	inc/lpc18xx.h	28991;"	d
GPIO_PORT_DIR7_DIRP3_Pos	inc/lpc18xx.h	28990;"	d
GPIO_PORT_DIR7_DIRP4_Msk	inc/lpc18xx.h	28993;"	d
GPIO_PORT_DIR7_DIRP4_Pos	inc/lpc18xx.h	28992;"	d
GPIO_PORT_DIR7_DIRP5_Msk	inc/lpc18xx.h	28995;"	d
GPIO_PORT_DIR7_DIRP5_Pos	inc/lpc18xx.h	28994;"	d
GPIO_PORT_DIR7_DIRP6_Msk	inc/lpc18xx.h	28997;"	d
GPIO_PORT_DIR7_DIRP6_Pos	inc/lpc18xx.h	28996;"	d
GPIO_PORT_DIR7_DIRP7_Msk	inc/lpc18xx.h	28999;"	d
GPIO_PORT_DIR7_DIRP7_Pos	inc/lpc18xx.h	28998;"	d
GPIO_PORT_DIR7_DIRP8_Msk	inc/lpc18xx.h	29001;"	d
GPIO_PORT_DIR7_DIRP8_Pos	inc/lpc18xx.h	29000;"	d
GPIO_PORT_DIR7_DIRP9_Msk	inc/lpc18xx.h	29003;"	d
GPIO_PORT_DIR7_DIRP9_Pos	inc/lpc18xx.h	29002;"	d
GPIO_PORT_MASK0_MASKP0_Msk	inc/lpc18xx.h	29051;"	d
GPIO_PORT_MASK0_MASKP0_Pos	inc/lpc18xx.h	29050;"	d
GPIO_PORT_MASK0_MASKP10_Msk	inc/lpc18xx.h	29071;"	d
GPIO_PORT_MASK0_MASKP10_Pos	inc/lpc18xx.h	29070;"	d
GPIO_PORT_MASK0_MASKP11_Msk	inc/lpc18xx.h	29073;"	d
GPIO_PORT_MASK0_MASKP11_Pos	inc/lpc18xx.h	29072;"	d
GPIO_PORT_MASK0_MASKP12_Msk	inc/lpc18xx.h	29075;"	d
GPIO_PORT_MASK0_MASKP12_Pos	inc/lpc18xx.h	29074;"	d
GPIO_PORT_MASK0_MASKP13_Msk	inc/lpc18xx.h	29077;"	d
GPIO_PORT_MASK0_MASKP13_Pos	inc/lpc18xx.h	29076;"	d
GPIO_PORT_MASK0_MASKP14_Msk	inc/lpc18xx.h	29079;"	d
GPIO_PORT_MASK0_MASKP14_Pos	inc/lpc18xx.h	29078;"	d
GPIO_PORT_MASK0_MASKP15_Msk	inc/lpc18xx.h	29081;"	d
GPIO_PORT_MASK0_MASKP15_Pos	inc/lpc18xx.h	29080;"	d
GPIO_PORT_MASK0_MASKP16_Msk	inc/lpc18xx.h	29083;"	d
GPIO_PORT_MASK0_MASKP16_Pos	inc/lpc18xx.h	29082;"	d
GPIO_PORT_MASK0_MASKP17_Msk	inc/lpc18xx.h	29085;"	d
GPIO_PORT_MASK0_MASKP17_Pos	inc/lpc18xx.h	29084;"	d
GPIO_PORT_MASK0_MASKP18_Msk	inc/lpc18xx.h	29087;"	d
GPIO_PORT_MASK0_MASKP18_Pos	inc/lpc18xx.h	29086;"	d
GPIO_PORT_MASK0_MASKP19_Msk	inc/lpc18xx.h	29089;"	d
GPIO_PORT_MASK0_MASKP19_Pos	inc/lpc18xx.h	29088;"	d
GPIO_PORT_MASK0_MASKP1_Msk	inc/lpc18xx.h	29053;"	d
GPIO_PORT_MASK0_MASKP1_Pos	inc/lpc18xx.h	29052;"	d
GPIO_PORT_MASK0_MASKP20_Msk	inc/lpc18xx.h	29091;"	d
GPIO_PORT_MASK0_MASKP20_Pos	inc/lpc18xx.h	29090;"	d
GPIO_PORT_MASK0_MASKP21_Msk	inc/lpc18xx.h	29093;"	d
GPIO_PORT_MASK0_MASKP21_Pos	inc/lpc18xx.h	29092;"	d
GPIO_PORT_MASK0_MASKP22_Msk	inc/lpc18xx.h	29095;"	d
GPIO_PORT_MASK0_MASKP22_Pos	inc/lpc18xx.h	29094;"	d
GPIO_PORT_MASK0_MASKP23_Msk	inc/lpc18xx.h	29097;"	d
GPIO_PORT_MASK0_MASKP23_Pos	inc/lpc18xx.h	29096;"	d
GPIO_PORT_MASK0_MASKP24_Msk	inc/lpc18xx.h	29099;"	d
GPIO_PORT_MASK0_MASKP24_Pos	inc/lpc18xx.h	29098;"	d
GPIO_PORT_MASK0_MASKP25_Msk	inc/lpc18xx.h	29101;"	d
GPIO_PORT_MASK0_MASKP25_Pos	inc/lpc18xx.h	29100;"	d
GPIO_PORT_MASK0_MASKP26_Msk	inc/lpc18xx.h	29103;"	d
GPIO_PORT_MASK0_MASKP26_Pos	inc/lpc18xx.h	29102;"	d
GPIO_PORT_MASK0_MASKP27_Msk	inc/lpc18xx.h	29105;"	d
GPIO_PORT_MASK0_MASKP27_Pos	inc/lpc18xx.h	29104;"	d
GPIO_PORT_MASK0_MASKP28_Msk	inc/lpc18xx.h	29107;"	d
GPIO_PORT_MASK0_MASKP28_Pos	inc/lpc18xx.h	29106;"	d
GPIO_PORT_MASK0_MASKP29_Msk	inc/lpc18xx.h	29109;"	d
GPIO_PORT_MASK0_MASKP29_Pos	inc/lpc18xx.h	29108;"	d
GPIO_PORT_MASK0_MASKP2_Msk	inc/lpc18xx.h	29055;"	d
GPIO_PORT_MASK0_MASKP2_Pos	inc/lpc18xx.h	29054;"	d
GPIO_PORT_MASK0_MASKP30_Msk	inc/lpc18xx.h	29111;"	d
GPIO_PORT_MASK0_MASKP30_Pos	inc/lpc18xx.h	29110;"	d
GPIO_PORT_MASK0_MASKP31_Msk	inc/lpc18xx.h	29113;"	d
GPIO_PORT_MASK0_MASKP31_Pos	inc/lpc18xx.h	29112;"	d
GPIO_PORT_MASK0_MASKP3_Msk	inc/lpc18xx.h	29057;"	d
GPIO_PORT_MASK0_MASKP3_Pos	inc/lpc18xx.h	29056;"	d
GPIO_PORT_MASK0_MASKP4_Msk	inc/lpc18xx.h	29059;"	d
GPIO_PORT_MASK0_MASKP4_Pos	inc/lpc18xx.h	29058;"	d
GPIO_PORT_MASK0_MASKP5_Msk	inc/lpc18xx.h	29061;"	d
GPIO_PORT_MASK0_MASKP5_Pos	inc/lpc18xx.h	29060;"	d
GPIO_PORT_MASK0_MASKP6_Msk	inc/lpc18xx.h	29063;"	d
GPIO_PORT_MASK0_MASKP6_Pos	inc/lpc18xx.h	29062;"	d
GPIO_PORT_MASK0_MASKP7_Msk	inc/lpc18xx.h	29065;"	d
GPIO_PORT_MASK0_MASKP7_Pos	inc/lpc18xx.h	29064;"	d
GPIO_PORT_MASK0_MASKP8_Msk	inc/lpc18xx.h	29067;"	d
GPIO_PORT_MASK0_MASKP8_Pos	inc/lpc18xx.h	29066;"	d
GPIO_PORT_MASK0_MASKP9_Msk	inc/lpc18xx.h	29069;"	d
GPIO_PORT_MASK0_MASKP9_Pos	inc/lpc18xx.h	29068;"	d
GPIO_PORT_MASK1_MASKP0_Msk	inc/lpc18xx.h	29117;"	d
GPIO_PORT_MASK1_MASKP0_Pos	inc/lpc18xx.h	29116;"	d
GPIO_PORT_MASK1_MASKP10_Msk	inc/lpc18xx.h	29137;"	d
GPIO_PORT_MASK1_MASKP10_Pos	inc/lpc18xx.h	29136;"	d
GPIO_PORT_MASK1_MASKP11_Msk	inc/lpc18xx.h	29139;"	d
GPIO_PORT_MASK1_MASKP11_Pos	inc/lpc18xx.h	29138;"	d
GPIO_PORT_MASK1_MASKP12_Msk	inc/lpc18xx.h	29141;"	d
GPIO_PORT_MASK1_MASKP12_Pos	inc/lpc18xx.h	29140;"	d
GPIO_PORT_MASK1_MASKP13_Msk	inc/lpc18xx.h	29143;"	d
GPIO_PORT_MASK1_MASKP13_Pos	inc/lpc18xx.h	29142;"	d
GPIO_PORT_MASK1_MASKP14_Msk	inc/lpc18xx.h	29145;"	d
GPIO_PORT_MASK1_MASKP14_Pos	inc/lpc18xx.h	29144;"	d
GPIO_PORT_MASK1_MASKP15_Msk	inc/lpc18xx.h	29147;"	d
GPIO_PORT_MASK1_MASKP15_Pos	inc/lpc18xx.h	29146;"	d
GPIO_PORT_MASK1_MASKP16_Msk	inc/lpc18xx.h	29149;"	d
GPIO_PORT_MASK1_MASKP16_Pos	inc/lpc18xx.h	29148;"	d
GPIO_PORT_MASK1_MASKP17_Msk	inc/lpc18xx.h	29151;"	d
GPIO_PORT_MASK1_MASKP17_Pos	inc/lpc18xx.h	29150;"	d
GPIO_PORT_MASK1_MASKP18_Msk	inc/lpc18xx.h	29153;"	d
GPIO_PORT_MASK1_MASKP18_Pos	inc/lpc18xx.h	29152;"	d
GPIO_PORT_MASK1_MASKP19_Msk	inc/lpc18xx.h	29155;"	d
GPIO_PORT_MASK1_MASKP19_Pos	inc/lpc18xx.h	29154;"	d
GPIO_PORT_MASK1_MASKP1_Msk	inc/lpc18xx.h	29119;"	d
GPIO_PORT_MASK1_MASKP1_Pos	inc/lpc18xx.h	29118;"	d
GPIO_PORT_MASK1_MASKP20_Msk	inc/lpc18xx.h	29157;"	d
GPIO_PORT_MASK1_MASKP20_Pos	inc/lpc18xx.h	29156;"	d
GPIO_PORT_MASK1_MASKP21_Msk	inc/lpc18xx.h	29159;"	d
GPIO_PORT_MASK1_MASKP21_Pos	inc/lpc18xx.h	29158;"	d
GPIO_PORT_MASK1_MASKP22_Msk	inc/lpc18xx.h	29161;"	d
GPIO_PORT_MASK1_MASKP22_Pos	inc/lpc18xx.h	29160;"	d
GPIO_PORT_MASK1_MASKP23_Msk	inc/lpc18xx.h	29163;"	d
GPIO_PORT_MASK1_MASKP23_Pos	inc/lpc18xx.h	29162;"	d
GPIO_PORT_MASK1_MASKP24_Msk	inc/lpc18xx.h	29165;"	d
GPIO_PORT_MASK1_MASKP24_Pos	inc/lpc18xx.h	29164;"	d
GPIO_PORT_MASK1_MASKP25_Msk	inc/lpc18xx.h	29167;"	d
GPIO_PORT_MASK1_MASKP25_Pos	inc/lpc18xx.h	29166;"	d
GPIO_PORT_MASK1_MASKP26_Msk	inc/lpc18xx.h	29169;"	d
GPIO_PORT_MASK1_MASKP26_Pos	inc/lpc18xx.h	29168;"	d
GPIO_PORT_MASK1_MASKP27_Msk	inc/lpc18xx.h	29171;"	d
GPIO_PORT_MASK1_MASKP27_Pos	inc/lpc18xx.h	29170;"	d
GPIO_PORT_MASK1_MASKP28_Msk	inc/lpc18xx.h	29173;"	d
GPIO_PORT_MASK1_MASKP28_Pos	inc/lpc18xx.h	29172;"	d
GPIO_PORT_MASK1_MASKP29_Msk	inc/lpc18xx.h	29175;"	d
GPIO_PORT_MASK1_MASKP29_Pos	inc/lpc18xx.h	29174;"	d
GPIO_PORT_MASK1_MASKP2_Msk	inc/lpc18xx.h	29121;"	d
GPIO_PORT_MASK1_MASKP2_Pos	inc/lpc18xx.h	29120;"	d
GPIO_PORT_MASK1_MASKP30_Msk	inc/lpc18xx.h	29177;"	d
GPIO_PORT_MASK1_MASKP30_Pos	inc/lpc18xx.h	29176;"	d
GPIO_PORT_MASK1_MASKP31_Msk	inc/lpc18xx.h	29179;"	d
GPIO_PORT_MASK1_MASKP31_Pos	inc/lpc18xx.h	29178;"	d
GPIO_PORT_MASK1_MASKP3_Msk	inc/lpc18xx.h	29123;"	d
GPIO_PORT_MASK1_MASKP3_Pos	inc/lpc18xx.h	29122;"	d
GPIO_PORT_MASK1_MASKP4_Msk	inc/lpc18xx.h	29125;"	d
GPIO_PORT_MASK1_MASKP4_Pos	inc/lpc18xx.h	29124;"	d
GPIO_PORT_MASK1_MASKP5_Msk	inc/lpc18xx.h	29127;"	d
GPIO_PORT_MASK1_MASKP5_Pos	inc/lpc18xx.h	29126;"	d
GPIO_PORT_MASK1_MASKP6_Msk	inc/lpc18xx.h	29129;"	d
GPIO_PORT_MASK1_MASKP6_Pos	inc/lpc18xx.h	29128;"	d
GPIO_PORT_MASK1_MASKP7_Msk	inc/lpc18xx.h	29131;"	d
GPIO_PORT_MASK1_MASKP7_Pos	inc/lpc18xx.h	29130;"	d
GPIO_PORT_MASK1_MASKP8_Msk	inc/lpc18xx.h	29133;"	d
GPIO_PORT_MASK1_MASKP8_Pos	inc/lpc18xx.h	29132;"	d
GPIO_PORT_MASK1_MASKP9_Msk	inc/lpc18xx.h	29135;"	d
GPIO_PORT_MASK1_MASKP9_Pos	inc/lpc18xx.h	29134;"	d
GPIO_PORT_MASK2_MASKP0_Msk	inc/lpc18xx.h	29183;"	d
GPIO_PORT_MASK2_MASKP0_Pos	inc/lpc18xx.h	29182;"	d
GPIO_PORT_MASK2_MASKP10_Msk	inc/lpc18xx.h	29203;"	d
GPIO_PORT_MASK2_MASKP10_Pos	inc/lpc18xx.h	29202;"	d
GPIO_PORT_MASK2_MASKP11_Msk	inc/lpc18xx.h	29205;"	d
GPIO_PORT_MASK2_MASKP11_Pos	inc/lpc18xx.h	29204;"	d
GPIO_PORT_MASK2_MASKP12_Msk	inc/lpc18xx.h	29207;"	d
GPIO_PORT_MASK2_MASKP12_Pos	inc/lpc18xx.h	29206;"	d
GPIO_PORT_MASK2_MASKP13_Msk	inc/lpc18xx.h	29209;"	d
GPIO_PORT_MASK2_MASKP13_Pos	inc/lpc18xx.h	29208;"	d
GPIO_PORT_MASK2_MASKP14_Msk	inc/lpc18xx.h	29211;"	d
GPIO_PORT_MASK2_MASKP14_Pos	inc/lpc18xx.h	29210;"	d
GPIO_PORT_MASK2_MASKP15_Msk	inc/lpc18xx.h	29213;"	d
GPIO_PORT_MASK2_MASKP15_Pos	inc/lpc18xx.h	29212;"	d
GPIO_PORT_MASK2_MASKP16_Msk	inc/lpc18xx.h	29215;"	d
GPIO_PORT_MASK2_MASKP16_Pos	inc/lpc18xx.h	29214;"	d
GPIO_PORT_MASK2_MASKP17_Msk	inc/lpc18xx.h	29217;"	d
GPIO_PORT_MASK2_MASKP17_Pos	inc/lpc18xx.h	29216;"	d
GPIO_PORT_MASK2_MASKP18_Msk	inc/lpc18xx.h	29219;"	d
GPIO_PORT_MASK2_MASKP18_Pos	inc/lpc18xx.h	29218;"	d
GPIO_PORT_MASK2_MASKP19_Msk	inc/lpc18xx.h	29221;"	d
GPIO_PORT_MASK2_MASKP19_Pos	inc/lpc18xx.h	29220;"	d
GPIO_PORT_MASK2_MASKP1_Msk	inc/lpc18xx.h	29185;"	d
GPIO_PORT_MASK2_MASKP1_Pos	inc/lpc18xx.h	29184;"	d
GPIO_PORT_MASK2_MASKP20_Msk	inc/lpc18xx.h	29223;"	d
GPIO_PORT_MASK2_MASKP20_Pos	inc/lpc18xx.h	29222;"	d
GPIO_PORT_MASK2_MASKP21_Msk	inc/lpc18xx.h	29225;"	d
GPIO_PORT_MASK2_MASKP21_Pos	inc/lpc18xx.h	29224;"	d
GPIO_PORT_MASK2_MASKP22_Msk	inc/lpc18xx.h	29227;"	d
GPIO_PORT_MASK2_MASKP22_Pos	inc/lpc18xx.h	29226;"	d
GPIO_PORT_MASK2_MASKP23_Msk	inc/lpc18xx.h	29229;"	d
GPIO_PORT_MASK2_MASKP23_Pos	inc/lpc18xx.h	29228;"	d
GPIO_PORT_MASK2_MASKP24_Msk	inc/lpc18xx.h	29231;"	d
GPIO_PORT_MASK2_MASKP24_Pos	inc/lpc18xx.h	29230;"	d
GPIO_PORT_MASK2_MASKP25_Msk	inc/lpc18xx.h	29233;"	d
GPIO_PORT_MASK2_MASKP25_Pos	inc/lpc18xx.h	29232;"	d
GPIO_PORT_MASK2_MASKP26_Msk	inc/lpc18xx.h	29235;"	d
GPIO_PORT_MASK2_MASKP26_Pos	inc/lpc18xx.h	29234;"	d
GPIO_PORT_MASK2_MASKP27_Msk	inc/lpc18xx.h	29237;"	d
GPIO_PORT_MASK2_MASKP27_Pos	inc/lpc18xx.h	29236;"	d
GPIO_PORT_MASK2_MASKP28_Msk	inc/lpc18xx.h	29239;"	d
GPIO_PORT_MASK2_MASKP28_Pos	inc/lpc18xx.h	29238;"	d
GPIO_PORT_MASK2_MASKP29_Msk	inc/lpc18xx.h	29241;"	d
GPIO_PORT_MASK2_MASKP29_Pos	inc/lpc18xx.h	29240;"	d
GPIO_PORT_MASK2_MASKP2_Msk	inc/lpc18xx.h	29187;"	d
GPIO_PORT_MASK2_MASKP2_Pos	inc/lpc18xx.h	29186;"	d
GPIO_PORT_MASK2_MASKP30_Msk	inc/lpc18xx.h	29243;"	d
GPIO_PORT_MASK2_MASKP30_Pos	inc/lpc18xx.h	29242;"	d
GPIO_PORT_MASK2_MASKP31_Msk	inc/lpc18xx.h	29245;"	d
GPIO_PORT_MASK2_MASKP31_Pos	inc/lpc18xx.h	29244;"	d
GPIO_PORT_MASK2_MASKP3_Msk	inc/lpc18xx.h	29189;"	d
GPIO_PORT_MASK2_MASKP3_Pos	inc/lpc18xx.h	29188;"	d
GPIO_PORT_MASK2_MASKP4_Msk	inc/lpc18xx.h	29191;"	d
GPIO_PORT_MASK2_MASKP4_Pos	inc/lpc18xx.h	29190;"	d
GPIO_PORT_MASK2_MASKP5_Msk	inc/lpc18xx.h	29193;"	d
GPIO_PORT_MASK2_MASKP5_Pos	inc/lpc18xx.h	29192;"	d
GPIO_PORT_MASK2_MASKP6_Msk	inc/lpc18xx.h	29195;"	d
GPIO_PORT_MASK2_MASKP6_Pos	inc/lpc18xx.h	29194;"	d
GPIO_PORT_MASK2_MASKP7_Msk	inc/lpc18xx.h	29197;"	d
GPIO_PORT_MASK2_MASKP7_Pos	inc/lpc18xx.h	29196;"	d
GPIO_PORT_MASK2_MASKP8_Msk	inc/lpc18xx.h	29199;"	d
GPIO_PORT_MASK2_MASKP8_Pos	inc/lpc18xx.h	29198;"	d
GPIO_PORT_MASK2_MASKP9_Msk	inc/lpc18xx.h	29201;"	d
GPIO_PORT_MASK2_MASKP9_Pos	inc/lpc18xx.h	29200;"	d
GPIO_PORT_MASK3_MASKP0_Msk	inc/lpc18xx.h	29249;"	d
GPIO_PORT_MASK3_MASKP0_Pos	inc/lpc18xx.h	29248;"	d
GPIO_PORT_MASK3_MASKP10_Msk	inc/lpc18xx.h	29269;"	d
GPIO_PORT_MASK3_MASKP10_Pos	inc/lpc18xx.h	29268;"	d
GPIO_PORT_MASK3_MASKP11_Msk	inc/lpc18xx.h	29271;"	d
GPIO_PORT_MASK3_MASKP11_Pos	inc/lpc18xx.h	29270;"	d
GPIO_PORT_MASK3_MASKP12_Msk	inc/lpc18xx.h	29273;"	d
GPIO_PORT_MASK3_MASKP12_Pos	inc/lpc18xx.h	29272;"	d
GPIO_PORT_MASK3_MASKP13_Msk	inc/lpc18xx.h	29275;"	d
GPIO_PORT_MASK3_MASKP13_Pos	inc/lpc18xx.h	29274;"	d
GPIO_PORT_MASK3_MASKP14_Msk	inc/lpc18xx.h	29277;"	d
GPIO_PORT_MASK3_MASKP14_Pos	inc/lpc18xx.h	29276;"	d
GPIO_PORT_MASK3_MASKP15_Msk	inc/lpc18xx.h	29279;"	d
GPIO_PORT_MASK3_MASKP15_Pos	inc/lpc18xx.h	29278;"	d
GPIO_PORT_MASK3_MASKP16_Msk	inc/lpc18xx.h	29281;"	d
GPIO_PORT_MASK3_MASKP16_Pos	inc/lpc18xx.h	29280;"	d
GPIO_PORT_MASK3_MASKP17_Msk	inc/lpc18xx.h	29283;"	d
GPIO_PORT_MASK3_MASKP17_Pos	inc/lpc18xx.h	29282;"	d
GPIO_PORT_MASK3_MASKP18_Msk	inc/lpc18xx.h	29285;"	d
GPIO_PORT_MASK3_MASKP18_Pos	inc/lpc18xx.h	29284;"	d
GPIO_PORT_MASK3_MASKP19_Msk	inc/lpc18xx.h	29287;"	d
GPIO_PORT_MASK3_MASKP19_Pos	inc/lpc18xx.h	29286;"	d
GPIO_PORT_MASK3_MASKP1_Msk	inc/lpc18xx.h	29251;"	d
GPIO_PORT_MASK3_MASKP1_Pos	inc/lpc18xx.h	29250;"	d
GPIO_PORT_MASK3_MASKP20_Msk	inc/lpc18xx.h	29289;"	d
GPIO_PORT_MASK3_MASKP20_Pos	inc/lpc18xx.h	29288;"	d
GPIO_PORT_MASK3_MASKP21_Msk	inc/lpc18xx.h	29291;"	d
GPIO_PORT_MASK3_MASKP21_Pos	inc/lpc18xx.h	29290;"	d
GPIO_PORT_MASK3_MASKP22_Msk	inc/lpc18xx.h	29293;"	d
GPIO_PORT_MASK3_MASKP22_Pos	inc/lpc18xx.h	29292;"	d
GPIO_PORT_MASK3_MASKP23_Msk	inc/lpc18xx.h	29295;"	d
GPIO_PORT_MASK3_MASKP23_Pos	inc/lpc18xx.h	29294;"	d
GPIO_PORT_MASK3_MASKP24_Msk	inc/lpc18xx.h	29297;"	d
GPIO_PORT_MASK3_MASKP24_Pos	inc/lpc18xx.h	29296;"	d
GPIO_PORT_MASK3_MASKP25_Msk	inc/lpc18xx.h	29299;"	d
GPIO_PORT_MASK3_MASKP25_Pos	inc/lpc18xx.h	29298;"	d
GPIO_PORT_MASK3_MASKP26_Msk	inc/lpc18xx.h	29301;"	d
GPIO_PORT_MASK3_MASKP26_Pos	inc/lpc18xx.h	29300;"	d
GPIO_PORT_MASK3_MASKP27_Msk	inc/lpc18xx.h	29303;"	d
GPIO_PORT_MASK3_MASKP27_Pos	inc/lpc18xx.h	29302;"	d
GPIO_PORT_MASK3_MASKP28_Msk	inc/lpc18xx.h	29305;"	d
GPIO_PORT_MASK3_MASKP28_Pos	inc/lpc18xx.h	29304;"	d
GPIO_PORT_MASK3_MASKP29_Msk	inc/lpc18xx.h	29307;"	d
GPIO_PORT_MASK3_MASKP29_Pos	inc/lpc18xx.h	29306;"	d
GPIO_PORT_MASK3_MASKP2_Msk	inc/lpc18xx.h	29253;"	d
GPIO_PORT_MASK3_MASKP2_Pos	inc/lpc18xx.h	29252;"	d
GPIO_PORT_MASK3_MASKP30_Msk	inc/lpc18xx.h	29309;"	d
GPIO_PORT_MASK3_MASKP30_Pos	inc/lpc18xx.h	29308;"	d
GPIO_PORT_MASK3_MASKP31_Msk	inc/lpc18xx.h	29311;"	d
GPIO_PORT_MASK3_MASKP31_Pos	inc/lpc18xx.h	29310;"	d
GPIO_PORT_MASK3_MASKP3_Msk	inc/lpc18xx.h	29255;"	d
GPIO_PORT_MASK3_MASKP3_Pos	inc/lpc18xx.h	29254;"	d
GPIO_PORT_MASK3_MASKP4_Msk	inc/lpc18xx.h	29257;"	d
GPIO_PORT_MASK3_MASKP4_Pos	inc/lpc18xx.h	29256;"	d
GPIO_PORT_MASK3_MASKP5_Msk	inc/lpc18xx.h	29259;"	d
GPIO_PORT_MASK3_MASKP5_Pos	inc/lpc18xx.h	29258;"	d
GPIO_PORT_MASK3_MASKP6_Msk	inc/lpc18xx.h	29261;"	d
GPIO_PORT_MASK3_MASKP6_Pos	inc/lpc18xx.h	29260;"	d
GPIO_PORT_MASK3_MASKP7_Msk	inc/lpc18xx.h	29263;"	d
GPIO_PORT_MASK3_MASKP7_Pos	inc/lpc18xx.h	29262;"	d
GPIO_PORT_MASK3_MASKP8_Msk	inc/lpc18xx.h	29265;"	d
GPIO_PORT_MASK3_MASKP8_Pos	inc/lpc18xx.h	29264;"	d
GPIO_PORT_MASK3_MASKP9_Msk	inc/lpc18xx.h	29267;"	d
GPIO_PORT_MASK3_MASKP9_Pos	inc/lpc18xx.h	29266;"	d
GPIO_PORT_MASK4_MASKP0_Msk	inc/lpc18xx.h	29315;"	d
GPIO_PORT_MASK4_MASKP0_Pos	inc/lpc18xx.h	29314;"	d
GPIO_PORT_MASK4_MASKP10_Msk	inc/lpc18xx.h	29335;"	d
GPIO_PORT_MASK4_MASKP10_Pos	inc/lpc18xx.h	29334;"	d
GPIO_PORT_MASK4_MASKP11_Msk	inc/lpc18xx.h	29337;"	d
GPIO_PORT_MASK4_MASKP11_Pos	inc/lpc18xx.h	29336;"	d
GPIO_PORT_MASK4_MASKP12_Msk	inc/lpc18xx.h	29339;"	d
GPIO_PORT_MASK4_MASKP12_Pos	inc/lpc18xx.h	29338;"	d
GPIO_PORT_MASK4_MASKP13_Msk	inc/lpc18xx.h	29341;"	d
GPIO_PORT_MASK4_MASKP13_Pos	inc/lpc18xx.h	29340;"	d
GPIO_PORT_MASK4_MASKP14_Msk	inc/lpc18xx.h	29343;"	d
GPIO_PORT_MASK4_MASKP14_Pos	inc/lpc18xx.h	29342;"	d
GPIO_PORT_MASK4_MASKP15_Msk	inc/lpc18xx.h	29345;"	d
GPIO_PORT_MASK4_MASKP15_Pos	inc/lpc18xx.h	29344;"	d
GPIO_PORT_MASK4_MASKP16_Msk	inc/lpc18xx.h	29347;"	d
GPIO_PORT_MASK4_MASKP16_Pos	inc/lpc18xx.h	29346;"	d
GPIO_PORT_MASK4_MASKP17_Msk	inc/lpc18xx.h	29349;"	d
GPIO_PORT_MASK4_MASKP17_Pos	inc/lpc18xx.h	29348;"	d
GPIO_PORT_MASK4_MASKP18_Msk	inc/lpc18xx.h	29351;"	d
GPIO_PORT_MASK4_MASKP18_Pos	inc/lpc18xx.h	29350;"	d
GPIO_PORT_MASK4_MASKP19_Msk	inc/lpc18xx.h	29353;"	d
GPIO_PORT_MASK4_MASKP19_Pos	inc/lpc18xx.h	29352;"	d
GPIO_PORT_MASK4_MASKP1_Msk	inc/lpc18xx.h	29317;"	d
GPIO_PORT_MASK4_MASKP1_Pos	inc/lpc18xx.h	29316;"	d
GPIO_PORT_MASK4_MASKP20_Msk	inc/lpc18xx.h	29355;"	d
GPIO_PORT_MASK4_MASKP20_Pos	inc/lpc18xx.h	29354;"	d
GPIO_PORT_MASK4_MASKP21_Msk	inc/lpc18xx.h	29357;"	d
GPIO_PORT_MASK4_MASKP21_Pos	inc/lpc18xx.h	29356;"	d
GPIO_PORT_MASK4_MASKP22_Msk	inc/lpc18xx.h	29359;"	d
GPIO_PORT_MASK4_MASKP22_Pos	inc/lpc18xx.h	29358;"	d
GPIO_PORT_MASK4_MASKP23_Msk	inc/lpc18xx.h	29361;"	d
GPIO_PORT_MASK4_MASKP23_Pos	inc/lpc18xx.h	29360;"	d
GPIO_PORT_MASK4_MASKP24_Msk	inc/lpc18xx.h	29363;"	d
GPIO_PORT_MASK4_MASKP24_Pos	inc/lpc18xx.h	29362;"	d
GPIO_PORT_MASK4_MASKP25_Msk	inc/lpc18xx.h	29365;"	d
GPIO_PORT_MASK4_MASKP25_Pos	inc/lpc18xx.h	29364;"	d
GPIO_PORT_MASK4_MASKP26_Msk	inc/lpc18xx.h	29367;"	d
GPIO_PORT_MASK4_MASKP26_Pos	inc/lpc18xx.h	29366;"	d
GPIO_PORT_MASK4_MASKP27_Msk	inc/lpc18xx.h	29369;"	d
GPIO_PORT_MASK4_MASKP27_Pos	inc/lpc18xx.h	29368;"	d
GPIO_PORT_MASK4_MASKP28_Msk	inc/lpc18xx.h	29371;"	d
GPIO_PORT_MASK4_MASKP28_Pos	inc/lpc18xx.h	29370;"	d
GPIO_PORT_MASK4_MASKP29_Msk	inc/lpc18xx.h	29373;"	d
GPIO_PORT_MASK4_MASKP29_Pos	inc/lpc18xx.h	29372;"	d
GPIO_PORT_MASK4_MASKP2_Msk	inc/lpc18xx.h	29319;"	d
GPIO_PORT_MASK4_MASKP2_Pos	inc/lpc18xx.h	29318;"	d
GPIO_PORT_MASK4_MASKP30_Msk	inc/lpc18xx.h	29375;"	d
GPIO_PORT_MASK4_MASKP30_Pos	inc/lpc18xx.h	29374;"	d
GPIO_PORT_MASK4_MASKP31_Msk	inc/lpc18xx.h	29377;"	d
GPIO_PORT_MASK4_MASKP31_Pos	inc/lpc18xx.h	29376;"	d
GPIO_PORT_MASK4_MASKP3_Msk	inc/lpc18xx.h	29321;"	d
GPIO_PORT_MASK4_MASKP3_Pos	inc/lpc18xx.h	29320;"	d
GPIO_PORT_MASK4_MASKP4_Msk	inc/lpc18xx.h	29323;"	d
GPIO_PORT_MASK4_MASKP4_Pos	inc/lpc18xx.h	29322;"	d
GPIO_PORT_MASK4_MASKP5_Msk	inc/lpc18xx.h	29325;"	d
GPIO_PORT_MASK4_MASKP5_Pos	inc/lpc18xx.h	29324;"	d
GPIO_PORT_MASK4_MASKP6_Msk	inc/lpc18xx.h	29327;"	d
GPIO_PORT_MASK4_MASKP6_Pos	inc/lpc18xx.h	29326;"	d
GPIO_PORT_MASK4_MASKP7_Msk	inc/lpc18xx.h	29329;"	d
GPIO_PORT_MASK4_MASKP7_Pos	inc/lpc18xx.h	29328;"	d
GPIO_PORT_MASK4_MASKP8_Msk	inc/lpc18xx.h	29331;"	d
GPIO_PORT_MASK4_MASKP8_Pos	inc/lpc18xx.h	29330;"	d
GPIO_PORT_MASK4_MASKP9_Msk	inc/lpc18xx.h	29333;"	d
GPIO_PORT_MASK4_MASKP9_Pos	inc/lpc18xx.h	29332;"	d
GPIO_PORT_MASK5_MASKP0_Msk	inc/lpc18xx.h	29381;"	d
GPIO_PORT_MASK5_MASKP0_Pos	inc/lpc18xx.h	29380;"	d
GPIO_PORT_MASK5_MASKP10_Msk	inc/lpc18xx.h	29401;"	d
GPIO_PORT_MASK5_MASKP10_Pos	inc/lpc18xx.h	29400;"	d
GPIO_PORT_MASK5_MASKP11_Msk	inc/lpc18xx.h	29403;"	d
GPIO_PORT_MASK5_MASKP11_Pos	inc/lpc18xx.h	29402;"	d
GPIO_PORT_MASK5_MASKP12_Msk	inc/lpc18xx.h	29405;"	d
GPIO_PORT_MASK5_MASKP12_Pos	inc/lpc18xx.h	29404;"	d
GPIO_PORT_MASK5_MASKP13_Msk	inc/lpc18xx.h	29407;"	d
GPIO_PORT_MASK5_MASKP13_Pos	inc/lpc18xx.h	29406;"	d
GPIO_PORT_MASK5_MASKP14_Msk	inc/lpc18xx.h	29409;"	d
GPIO_PORT_MASK5_MASKP14_Pos	inc/lpc18xx.h	29408;"	d
GPIO_PORT_MASK5_MASKP15_Msk	inc/lpc18xx.h	29411;"	d
GPIO_PORT_MASK5_MASKP15_Pos	inc/lpc18xx.h	29410;"	d
GPIO_PORT_MASK5_MASKP16_Msk	inc/lpc18xx.h	29413;"	d
GPIO_PORT_MASK5_MASKP16_Pos	inc/lpc18xx.h	29412;"	d
GPIO_PORT_MASK5_MASKP17_Msk	inc/lpc18xx.h	29415;"	d
GPIO_PORT_MASK5_MASKP17_Pos	inc/lpc18xx.h	29414;"	d
GPIO_PORT_MASK5_MASKP18_Msk	inc/lpc18xx.h	29417;"	d
GPIO_PORT_MASK5_MASKP18_Pos	inc/lpc18xx.h	29416;"	d
GPIO_PORT_MASK5_MASKP19_Msk	inc/lpc18xx.h	29419;"	d
GPIO_PORT_MASK5_MASKP19_Pos	inc/lpc18xx.h	29418;"	d
GPIO_PORT_MASK5_MASKP1_Msk	inc/lpc18xx.h	29383;"	d
GPIO_PORT_MASK5_MASKP1_Pos	inc/lpc18xx.h	29382;"	d
GPIO_PORT_MASK5_MASKP20_Msk	inc/lpc18xx.h	29421;"	d
GPIO_PORT_MASK5_MASKP20_Pos	inc/lpc18xx.h	29420;"	d
GPIO_PORT_MASK5_MASKP21_Msk	inc/lpc18xx.h	29423;"	d
GPIO_PORT_MASK5_MASKP21_Pos	inc/lpc18xx.h	29422;"	d
GPIO_PORT_MASK5_MASKP22_Msk	inc/lpc18xx.h	29425;"	d
GPIO_PORT_MASK5_MASKP22_Pos	inc/lpc18xx.h	29424;"	d
GPIO_PORT_MASK5_MASKP23_Msk	inc/lpc18xx.h	29427;"	d
GPIO_PORT_MASK5_MASKP23_Pos	inc/lpc18xx.h	29426;"	d
GPIO_PORT_MASK5_MASKP24_Msk	inc/lpc18xx.h	29429;"	d
GPIO_PORT_MASK5_MASKP24_Pos	inc/lpc18xx.h	29428;"	d
GPIO_PORT_MASK5_MASKP25_Msk	inc/lpc18xx.h	29431;"	d
GPIO_PORT_MASK5_MASKP25_Pos	inc/lpc18xx.h	29430;"	d
GPIO_PORT_MASK5_MASKP26_Msk	inc/lpc18xx.h	29433;"	d
GPIO_PORT_MASK5_MASKP26_Pos	inc/lpc18xx.h	29432;"	d
GPIO_PORT_MASK5_MASKP27_Msk	inc/lpc18xx.h	29435;"	d
GPIO_PORT_MASK5_MASKP27_Pos	inc/lpc18xx.h	29434;"	d
GPIO_PORT_MASK5_MASKP28_Msk	inc/lpc18xx.h	29437;"	d
GPIO_PORT_MASK5_MASKP28_Pos	inc/lpc18xx.h	29436;"	d
GPIO_PORT_MASK5_MASKP29_Msk	inc/lpc18xx.h	29439;"	d
GPIO_PORT_MASK5_MASKP29_Pos	inc/lpc18xx.h	29438;"	d
GPIO_PORT_MASK5_MASKP2_Msk	inc/lpc18xx.h	29385;"	d
GPIO_PORT_MASK5_MASKP2_Pos	inc/lpc18xx.h	29384;"	d
GPIO_PORT_MASK5_MASKP30_Msk	inc/lpc18xx.h	29441;"	d
GPIO_PORT_MASK5_MASKP30_Pos	inc/lpc18xx.h	29440;"	d
GPIO_PORT_MASK5_MASKP31_Msk	inc/lpc18xx.h	29443;"	d
GPIO_PORT_MASK5_MASKP31_Pos	inc/lpc18xx.h	29442;"	d
GPIO_PORT_MASK5_MASKP3_Msk	inc/lpc18xx.h	29387;"	d
GPIO_PORT_MASK5_MASKP3_Pos	inc/lpc18xx.h	29386;"	d
GPIO_PORT_MASK5_MASKP4_Msk	inc/lpc18xx.h	29389;"	d
GPIO_PORT_MASK5_MASKP4_Pos	inc/lpc18xx.h	29388;"	d
GPIO_PORT_MASK5_MASKP5_Msk	inc/lpc18xx.h	29391;"	d
GPIO_PORT_MASK5_MASKP5_Pos	inc/lpc18xx.h	29390;"	d
GPIO_PORT_MASK5_MASKP6_Msk	inc/lpc18xx.h	29393;"	d
GPIO_PORT_MASK5_MASKP6_Pos	inc/lpc18xx.h	29392;"	d
GPIO_PORT_MASK5_MASKP7_Msk	inc/lpc18xx.h	29395;"	d
GPIO_PORT_MASK5_MASKP7_Pos	inc/lpc18xx.h	29394;"	d
GPIO_PORT_MASK5_MASKP8_Msk	inc/lpc18xx.h	29397;"	d
GPIO_PORT_MASK5_MASKP8_Pos	inc/lpc18xx.h	29396;"	d
GPIO_PORT_MASK5_MASKP9_Msk	inc/lpc18xx.h	29399;"	d
GPIO_PORT_MASK5_MASKP9_Pos	inc/lpc18xx.h	29398;"	d
GPIO_PORT_MASK6_MASKP0_Msk	inc/lpc18xx.h	29447;"	d
GPIO_PORT_MASK6_MASKP0_Pos	inc/lpc18xx.h	29446;"	d
GPIO_PORT_MASK6_MASKP10_Msk	inc/lpc18xx.h	29467;"	d
GPIO_PORT_MASK6_MASKP10_Pos	inc/lpc18xx.h	29466;"	d
GPIO_PORT_MASK6_MASKP11_Msk	inc/lpc18xx.h	29469;"	d
GPIO_PORT_MASK6_MASKP11_Pos	inc/lpc18xx.h	29468;"	d
GPIO_PORT_MASK6_MASKP12_Msk	inc/lpc18xx.h	29471;"	d
GPIO_PORT_MASK6_MASKP12_Pos	inc/lpc18xx.h	29470;"	d
GPIO_PORT_MASK6_MASKP13_Msk	inc/lpc18xx.h	29473;"	d
GPIO_PORT_MASK6_MASKP13_Pos	inc/lpc18xx.h	29472;"	d
GPIO_PORT_MASK6_MASKP14_Msk	inc/lpc18xx.h	29475;"	d
GPIO_PORT_MASK6_MASKP14_Pos	inc/lpc18xx.h	29474;"	d
GPIO_PORT_MASK6_MASKP15_Msk	inc/lpc18xx.h	29477;"	d
GPIO_PORT_MASK6_MASKP15_Pos	inc/lpc18xx.h	29476;"	d
GPIO_PORT_MASK6_MASKP16_Msk	inc/lpc18xx.h	29479;"	d
GPIO_PORT_MASK6_MASKP16_Pos	inc/lpc18xx.h	29478;"	d
GPIO_PORT_MASK6_MASKP17_Msk	inc/lpc18xx.h	29481;"	d
GPIO_PORT_MASK6_MASKP17_Pos	inc/lpc18xx.h	29480;"	d
GPIO_PORT_MASK6_MASKP18_Msk	inc/lpc18xx.h	29483;"	d
GPIO_PORT_MASK6_MASKP18_Pos	inc/lpc18xx.h	29482;"	d
GPIO_PORT_MASK6_MASKP19_Msk	inc/lpc18xx.h	29485;"	d
GPIO_PORT_MASK6_MASKP19_Pos	inc/lpc18xx.h	29484;"	d
GPIO_PORT_MASK6_MASKP1_Msk	inc/lpc18xx.h	29449;"	d
GPIO_PORT_MASK6_MASKP1_Pos	inc/lpc18xx.h	29448;"	d
GPIO_PORT_MASK6_MASKP20_Msk	inc/lpc18xx.h	29487;"	d
GPIO_PORT_MASK6_MASKP20_Pos	inc/lpc18xx.h	29486;"	d
GPIO_PORT_MASK6_MASKP21_Msk	inc/lpc18xx.h	29489;"	d
GPIO_PORT_MASK6_MASKP21_Pos	inc/lpc18xx.h	29488;"	d
GPIO_PORT_MASK6_MASKP22_Msk	inc/lpc18xx.h	29491;"	d
GPIO_PORT_MASK6_MASKP22_Pos	inc/lpc18xx.h	29490;"	d
GPIO_PORT_MASK6_MASKP23_Msk	inc/lpc18xx.h	29493;"	d
GPIO_PORT_MASK6_MASKP23_Pos	inc/lpc18xx.h	29492;"	d
GPIO_PORT_MASK6_MASKP24_Msk	inc/lpc18xx.h	29495;"	d
GPIO_PORT_MASK6_MASKP24_Pos	inc/lpc18xx.h	29494;"	d
GPIO_PORT_MASK6_MASKP25_Msk	inc/lpc18xx.h	29497;"	d
GPIO_PORT_MASK6_MASKP25_Pos	inc/lpc18xx.h	29496;"	d
GPIO_PORT_MASK6_MASKP26_Msk	inc/lpc18xx.h	29499;"	d
GPIO_PORT_MASK6_MASKP26_Pos	inc/lpc18xx.h	29498;"	d
GPIO_PORT_MASK6_MASKP27_Msk	inc/lpc18xx.h	29501;"	d
GPIO_PORT_MASK6_MASKP27_Pos	inc/lpc18xx.h	29500;"	d
GPIO_PORT_MASK6_MASKP28_Msk	inc/lpc18xx.h	29503;"	d
GPIO_PORT_MASK6_MASKP28_Pos	inc/lpc18xx.h	29502;"	d
GPIO_PORT_MASK6_MASKP29_Msk	inc/lpc18xx.h	29505;"	d
GPIO_PORT_MASK6_MASKP29_Pos	inc/lpc18xx.h	29504;"	d
GPIO_PORT_MASK6_MASKP2_Msk	inc/lpc18xx.h	29451;"	d
GPIO_PORT_MASK6_MASKP2_Pos	inc/lpc18xx.h	29450;"	d
GPIO_PORT_MASK6_MASKP30_Msk	inc/lpc18xx.h	29507;"	d
GPIO_PORT_MASK6_MASKP30_Pos	inc/lpc18xx.h	29506;"	d
GPIO_PORT_MASK6_MASKP31_Msk	inc/lpc18xx.h	29509;"	d
GPIO_PORT_MASK6_MASKP31_Pos	inc/lpc18xx.h	29508;"	d
GPIO_PORT_MASK6_MASKP3_Msk	inc/lpc18xx.h	29453;"	d
GPIO_PORT_MASK6_MASKP3_Pos	inc/lpc18xx.h	29452;"	d
GPIO_PORT_MASK6_MASKP4_Msk	inc/lpc18xx.h	29455;"	d
GPIO_PORT_MASK6_MASKP4_Pos	inc/lpc18xx.h	29454;"	d
GPIO_PORT_MASK6_MASKP5_Msk	inc/lpc18xx.h	29457;"	d
GPIO_PORT_MASK6_MASKP5_Pos	inc/lpc18xx.h	29456;"	d
GPIO_PORT_MASK6_MASKP6_Msk	inc/lpc18xx.h	29459;"	d
GPIO_PORT_MASK6_MASKP6_Pos	inc/lpc18xx.h	29458;"	d
GPIO_PORT_MASK6_MASKP7_Msk	inc/lpc18xx.h	29461;"	d
GPIO_PORT_MASK6_MASKP7_Pos	inc/lpc18xx.h	29460;"	d
GPIO_PORT_MASK6_MASKP8_Msk	inc/lpc18xx.h	29463;"	d
GPIO_PORT_MASK6_MASKP8_Pos	inc/lpc18xx.h	29462;"	d
GPIO_PORT_MASK6_MASKP9_Msk	inc/lpc18xx.h	29465;"	d
GPIO_PORT_MASK6_MASKP9_Pos	inc/lpc18xx.h	29464;"	d
GPIO_PORT_MASK7_MASKP0_Msk	inc/lpc18xx.h	29513;"	d
GPIO_PORT_MASK7_MASKP0_Pos	inc/lpc18xx.h	29512;"	d
GPIO_PORT_MASK7_MASKP10_Msk	inc/lpc18xx.h	29533;"	d
GPIO_PORT_MASK7_MASKP10_Pos	inc/lpc18xx.h	29532;"	d
GPIO_PORT_MASK7_MASKP11_Msk	inc/lpc18xx.h	29535;"	d
GPIO_PORT_MASK7_MASKP11_Pos	inc/lpc18xx.h	29534;"	d
GPIO_PORT_MASK7_MASKP12_Msk	inc/lpc18xx.h	29537;"	d
GPIO_PORT_MASK7_MASKP12_Pos	inc/lpc18xx.h	29536;"	d
GPIO_PORT_MASK7_MASKP13_Msk	inc/lpc18xx.h	29539;"	d
GPIO_PORT_MASK7_MASKP13_Pos	inc/lpc18xx.h	29538;"	d
GPIO_PORT_MASK7_MASKP14_Msk	inc/lpc18xx.h	29541;"	d
GPIO_PORT_MASK7_MASKP14_Pos	inc/lpc18xx.h	29540;"	d
GPIO_PORT_MASK7_MASKP15_Msk	inc/lpc18xx.h	29543;"	d
GPIO_PORT_MASK7_MASKP15_Pos	inc/lpc18xx.h	29542;"	d
GPIO_PORT_MASK7_MASKP16_Msk	inc/lpc18xx.h	29545;"	d
GPIO_PORT_MASK7_MASKP16_Pos	inc/lpc18xx.h	29544;"	d
GPIO_PORT_MASK7_MASKP17_Msk	inc/lpc18xx.h	29547;"	d
GPIO_PORT_MASK7_MASKP17_Pos	inc/lpc18xx.h	29546;"	d
GPIO_PORT_MASK7_MASKP18_Msk	inc/lpc18xx.h	29549;"	d
GPIO_PORT_MASK7_MASKP18_Pos	inc/lpc18xx.h	29548;"	d
GPIO_PORT_MASK7_MASKP19_Msk	inc/lpc18xx.h	29551;"	d
GPIO_PORT_MASK7_MASKP19_Pos	inc/lpc18xx.h	29550;"	d
GPIO_PORT_MASK7_MASKP1_Msk	inc/lpc18xx.h	29515;"	d
GPIO_PORT_MASK7_MASKP1_Pos	inc/lpc18xx.h	29514;"	d
GPIO_PORT_MASK7_MASKP20_Msk	inc/lpc18xx.h	29553;"	d
GPIO_PORT_MASK7_MASKP20_Pos	inc/lpc18xx.h	29552;"	d
GPIO_PORT_MASK7_MASKP21_Msk	inc/lpc18xx.h	29555;"	d
GPIO_PORT_MASK7_MASKP21_Pos	inc/lpc18xx.h	29554;"	d
GPIO_PORT_MASK7_MASKP22_Msk	inc/lpc18xx.h	29557;"	d
GPIO_PORT_MASK7_MASKP22_Pos	inc/lpc18xx.h	29556;"	d
GPIO_PORT_MASK7_MASKP23_Msk	inc/lpc18xx.h	29559;"	d
GPIO_PORT_MASK7_MASKP23_Pos	inc/lpc18xx.h	29558;"	d
GPIO_PORT_MASK7_MASKP24_Msk	inc/lpc18xx.h	29561;"	d
GPIO_PORT_MASK7_MASKP24_Pos	inc/lpc18xx.h	29560;"	d
GPIO_PORT_MASK7_MASKP25_Msk	inc/lpc18xx.h	29563;"	d
GPIO_PORT_MASK7_MASKP25_Pos	inc/lpc18xx.h	29562;"	d
GPIO_PORT_MASK7_MASKP26_Msk	inc/lpc18xx.h	29565;"	d
GPIO_PORT_MASK7_MASKP26_Pos	inc/lpc18xx.h	29564;"	d
GPIO_PORT_MASK7_MASKP27_Msk	inc/lpc18xx.h	29567;"	d
GPIO_PORT_MASK7_MASKP27_Pos	inc/lpc18xx.h	29566;"	d
GPIO_PORT_MASK7_MASKP28_Msk	inc/lpc18xx.h	29569;"	d
GPIO_PORT_MASK7_MASKP28_Pos	inc/lpc18xx.h	29568;"	d
GPIO_PORT_MASK7_MASKP29_Msk	inc/lpc18xx.h	29571;"	d
GPIO_PORT_MASK7_MASKP29_Pos	inc/lpc18xx.h	29570;"	d
GPIO_PORT_MASK7_MASKP2_Msk	inc/lpc18xx.h	29517;"	d
GPIO_PORT_MASK7_MASKP2_Pos	inc/lpc18xx.h	29516;"	d
GPIO_PORT_MASK7_MASKP30_Msk	inc/lpc18xx.h	29573;"	d
GPIO_PORT_MASK7_MASKP30_Pos	inc/lpc18xx.h	29572;"	d
GPIO_PORT_MASK7_MASKP31_Msk	inc/lpc18xx.h	29575;"	d
GPIO_PORT_MASK7_MASKP31_Pos	inc/lpc18xx.h	29574;"	d
GPIO_PORT_MASK7_MASKP3_Msk	inc/lpc18xx.h	29519;"	d
GPIO_PORT_MASK7_MASKP3_Pos	inc/lpc18xx.h	29518;"	d
GPIO_PORT_MASK7_MASKP4_Msk	inc/lpc18xx.h	29521;"	d
GPIO_PORT_MASK7_MASKP4_Pos	inc/lpc18xx.h	29520;"	d
GPIO_PORT_MASK7_MASKP5_Msk	inc/lpc18xx.h	29523;"	d
GPIO_PORT_MASK7_MASKP5_Pos	inc/lpc18xx.h	29522;"	d
GPIO_PORT_MASK7_MASKP6_Msk	inc/lpc18xx.h	29525;"	d
GPIO_PORT_MASK7_MASKP6_Pos	inc/lpc18xx.h	29524;"	d
GPIO_PORT_MASK7_MASKP7_Msk	inc/lpc18xx.h	29527;"	d
GPIO_PORT_MASK7_MASKP7_Pos	inc/lpc18xx.h	29526;"	d
GPIO_PORT_MASK7_MASKP8_Msk	inc/lpc18xx.h	29529;"	d
GPIO_PORT_MASK7_MASKP8_Pos	inc/lpc18xx.h	29528;"	d
GPIO_PORT_MASK7_MASKP9_Msk	inc/lpc18xx.h	29531;"	d
GPIO_PORT_MASK7_MASKP9_Pos	inc/lpc18xx.h	29530;"	d
GPIO_PORT_MPIN0_MPORTP0_Msk	inc/lpc18xx.h	30107;"	d
GPIO_PORT_MPIN0_MPORTP0_Pos	inc/lpc18xx.h	30106;"	d
GPIO_PORT_MPIN0_MPORTP10_Msk	inc/lpc18xx.h	30127;"	d
GPIO_PORT_MPIN0_MPORTP10_Pos	inc/lpc18xx.h	30126;"	d
GPIO_PORT_MPIN0_MPORTP11_Msk	inc/lpc18xx.h	30129;"	d
GPIO_PORT_MPIN0_MPORTP11_Pos	inc/lpc18xx.h	30128;"	d
GPIO_PORT_MPIN0_MPORTP12_Msk	inc/lpc18xx.h	30131;"	d
GPIO_PORT_MPIN0_MPORTP12_Pos	inc/lpc18xx.h	30130;"	d
GPIO_PORT_MPIN0_MPORTP13_Msk	inc/lpc18xx.h	30133;"	d
GPIO_PORT_MPIN0_MPORTP13_Pos	inc/lpc18xx.h	30132;"	d
GPIO_PORT_MPIN0_MPORTP14_Msk	inc/lpc18xx.h	30135;"	d
GPIO_PORT_MPIN0_MPORTP14_Pos	inc/lpc18xx.h	30134;"	d
GPIO_PORT_MPIN0_MPORTP15_Msk	inc/lpc18xx.h	30137;"	d
GPIO_PORT_MPIN0_MPORTP15_Pos	inc/lpc18xx.h	30136;"	d
GPIO_PORT_MPIN0_MPORTP16_Msk	inc/lpc18xx.h	30139;"	d
GPIO_PORT_MPIN0_MPORTP16_Pos	inc/lpc18xx.h	30138;"	d
GPIO_PORT_MPIN0_MPORTP17_Msk	inc/lpc18xx.h	30141;"	d
GPIO_PORT_MPIN0_MPORTP17_Pos	inc/lpc18xx.h	30140;"	d
GPIO_PORT_MPIN0_MPORTP18_Msk	inc/lpc18xx.h	30143;"	d
GPIO_PORT_MPIN0_MPORTP18_Pos	inc/lpc18xx.h	30142;"	d
GPIO_PORT_MPIN0_MPORTP19_Msk	inc/lpc18xx.h	30145;"	d
GPIO_PORT_MPIN0_MPORTP19_Pos	inc/lpc18xx.h	30144;"	d
GPIO_PORT_MPIN0_MPORTP1_Msk	inc/lpc18xx.h	30109;"	d
GPIO_PORT_MPIN0_MPORTP1_Pos	inc/lpc18xx.h	30108;"	d
GPIO_PORT_MPIN0_MPORTP20_Msk	inc/lpc18xx.h	30147;"	d
GPIO_PORT_MPIN0_MPORTP20_Pos	inc/lpc18xx.h	30146;"	d
GPIO_PORT_MPIN0_MPORTP21_Msk	inc/lpc18xx.h	30149;"	d
GPIO_PORT_MPIN0_MPORTP21_Pos	inc/lpc18xx.h	30148;"	d
GPIO_PORT_MPIN0_MPORTP22_Msk	inc/lpc18xx.h	30151;"	d
GPIO_PORT_MPIN0_MPORTP22_Pos	inc/lpc18xx.h	30150;"	d
GPIO_PORT_MPIN0_MPORTP23_Msk	inc/lpc18xx.h	30153;"	d
GPIO_PORT_MPIN0_MPORTP23_Pos	inc/lpc18xx.h	30152;"	d
GPIO_PORT_MPIN0_MPORTP24_Msk	inc/lpc18xx.h	30155;"	d
GPIO_PORT_MPIN0_MPORTP24_Pos	inc/lpc18xx.h	30154;"	d
GPIO_PORT_MPIN0_MPORTP25_Msk	inc/lpc18xx.h	30157;"	d
GPIO_PORT_MPIN0_MPORTP25_Pos	inc/lpc18xx.h	30156;"	d
GPIO_PORT_MPIN0_MPORTP26_Msk	inc/lpc18xx.h	30159;"	d
GPIO_PORT_MPIN0_MPORTP26_Pos	inc/lpc18xx.h	30158;"	d
GPIO_PORT_MPIN0_MPORTP27_Msk	inc/lpc18xx.h	30161;"	d
GPIO_PORT_MPIN0_MPORTP27_Pos	inc/lpc18xx.h	30160;"	d
GPIO_PORT_MPIN0_MPORTP28_Msk	inc/lpc18xx.h	30163;"	d
GPIO_PORT_MPIN0_MPORTP28_Pos	inc/lpc18xx.h	30162;"	d
GPIO_PORT_MPIN0_MPORTP29_Msk	inc/lpc18xx.h	30165;"	d
GPIO_PORT_MPIN0_MPORTP29_Pos	inc/lpc18xx.h	30164;"	d
GPIO_PORT_MPIN0_MPORTP2_Msk	inc/lpc18xx.h	30111;"	d
GPIO_PORT_MPIN0_MPORTP2_Pos	inc/lpc18xx.h	30110;"	d
GPIO_PORT_MPIN0_MPORTP30_Msk	inc/lpc18xx.h	30167;"	d
GPIO_PORT_MPIN0_MPORTP30_Pos	inc/lpc18xx.h	30166;"	d
GPIO_PORT_MPIN0_MPORTP31_Msk	inc/lpc18xx.h	30169;"	d
GPIO_PORT_MPIN0_MPORTP31_Pos	inc/lpc18xx.h	30168;"	d
GPIO_PORT_MPIN0_MPORTP3_Msk	inc/lpc18xx.h	30113;"	d
GPIO_PORT_MPIN0_MPORTP3_Pos	inc/lpc18xx.h	30112;"	d
GPIO_PORT_MPIN0_MPORTP4_Msk	inc/lpc18xx.h	30115;"	d
GPIO_PORT_MPIN0_MPORTP4_Pos	inc/lpc18xx.h	30114;"	d
GPIO_PORT_MPIN0_MPORTP5_Msk	inc/lpc18xx.h	30117;"	d
GPIO_PORT_MPIN0_MPORTP5_Pos	inc/lpc18xx.h	30116;"	d
GPIO_PORT_MPIN0_MPORTP6_Msk	inc/lpc18xx.h	30119;"	d
GPIO_PORT_MPIN0_MPORTP6_Pos	inc/lpc18xx.h	30118;"	d
GPIO_PORT_MPIN0_MPORTP7_Msk	inc/lpc18xx.h	30121;"	d
GPIO_PORT_MPIN0_MPORTP7_Pos	inc/lpc18xx.h	30120;"	d
GPIO_PORT_MPIN0_MPORTP8_Msk	inc/lpc18xx.h	30123;"	d
GPIO_PORT_MPIN0_MPORTP8_Pos	inc/lpc18xx.h	30122;"	d
GPIO_PORT_MPIN0_MPORTP9_Msk	inc/lpc18xx.h	30125;"	d
GPIO_PORT_MPIN0_MPORTP9_Pos	inc/lpc18xx.h	30124;"	d
GPIO_PORT_MPIN1_MPORTP0_Msk	inc/lpc18xx.h	30173;"	d
GPIO_PORT_MPIN1_MPORTP0_Pos	inc/lpc18xx.h	30172;"	d
GPIO_PORT_MPIN1_MPORTP10_Msk	inc/lpc18xx.h	30193;"	d
GPIO_PORT_MPIN1_MPORTP10_Pos	inc/lpc18xx.h	30192;"	d
GPIO_PORT_MPIN1_MPORTP11_Msk	inc/lpc18xx.h	30195;"	d
GPIO_PORT_MPIN1_MPORTP11_Pos	inc/lpc18xx.h	30194;"	d
GPIO_PORT_MPIN1_MPORTP12_Msk	inc/lpc18xx.h	30197;"	d
GPIO_PORT_MPIN1_MPORTP12_Pos	inc/lpc18xx.h	30196;"	d
GPIO_PORT_MPIN1_MPORTP13_Msk	inc/lpc18xx.h	30199;"	d
GPIO_PORT_MPIN1_MPORTP13_Pos	inc/lpc18xx.h	30198;"	d
GPIO_PORT_MPIN1_MPORTP14_Msk	inc/lpc18xx.h	30201;"	d
GPIO_PORT_MPIN1_MPORTP14_Pos	inc/lpc18xx.h	30200;"	d
GPIO_PORT_MPIN1_MPORTP15_Msk	inc/lpc18xx.h	30203;"	d
GPIO_PORT_MPIN1_MPORTP15_Pos	inc/lpc18xx.h	30202;"	d
GPIO_PORT_MPIN1_MPORTP16_Msk	inc/lpc18xx.h	30205;"	d
GPIO_PORT_MPIN1_MPORTP16_Pos	inc/lpc18xx.h	30204;"	d
GPIO_PORT_MPIN1_MPORTP17_Msk	inc/lpc18xx.h	30207;"	d
GPIO_PORT_MPIN1_MPORTP17_Pos	inc/lpc18xx.h	30206;"	d
GPIO_PORT_MPIN1_MPORTP18_Msk	inc/lpc18xx.h	30209;"	d
GPIO_PORT_MPIN1_MPORTP18_Pos	inc/lpc18xx.h	30208;"	d
GPIO_PORT_MPIN1_MPORTP19_Msk	inc/lpc18xx.h	30211;"	d
GPIO_PORT_MPIN1_MPORTP19_Pos	inc/lpc18xx.h	30210;"	d
GPIO_PORT_MPIN1_MPORTP1_Msk	inc/lpc18xx.h	30175;"	d
GPIO_PORT_MPIN1_MPORTP1_Pos	inc/lpc18xx.h	30174;"	d
GPIO_PORT_MPIN1_MPORTP20_Msk	inc/lpc18xx.h	30213;"	d
GPIO_PORT_MPIN1_MPORTP20_Pos	inc/lpc18xx.h	30212;"	d
GPIO_PORT_MPIN1_MPORTP21_Msk	inc/lpc18xx.h	30215;"	d
GPIO_PORT_MPIN1_MPORTP21_Pos	inc/lpc18xx.h	30214;"	d
GPIO_PORT_MPIN1_MPORTP22_Msk	inc/lpc18xx.h	30217;"	d
GPIO_PORT_MPIN1_MPORTP22_Pos	inc/lpc18xx.h	30216;"	d
GPIO_PORT_MPIN1_MPORTP23_Msk	inc/lpc18xx.h	30219;"	d
GPIO_PORT_MPIN1_MPORTP23_Pos	inc/lpc18xx.h	30218;"	d
GPIO_PORT_MPIN1_MPORTP24_Msk	inc/lpc18xx.h	30221;"	d
GPIO_PORT_MPIN1_MPORTP24_Pos	inc/lpc18xx.h	30220;"	d
GPIO_PORT_MPIN1_MPORTP25_Msk	inc/lpc18xx.h	30223;"	d
GPIO_PORT_MPIN1_MPORTP25_Pos	inc/lpc18xx.h	30222;"	d
GPIO_PORT_MPIN1_MPORTP26_Msk	inc/lpc18xx.h	30225;"	d
GPIO_PORT_MPIN1_MPORTP26_Pos	inc/lpc18xx.h	30224;"	d
GPIO_PORT_MPIN1_MPORTP27_Msk	inc/lpc18xx.h	30227;"	d
GPIO_PORT_MPIN1_MPORTP27_Pos	inc/lpc18xx.h	30226;"	d
GPIO_PORT_MPIN1_MPORTP28_Msk	inc/lpc18xx.h	30229;"	d
GPIO_PORT_MPIN1_MPORTP28_Pos	inc/lpc18xx.h	30228;"	d
GPIO_PORT_MPIN1_MPORTP29_Msk	inc/lpc18xx.h	30231;"	d
GPIO_PORT_MPIN1_MPORTP29_Pos	inc/lpc18xx.h	30230;"	d
GPIO_PORT_MPIN1_MPORTP2_Msk	inc/lpc18xx.h	30177;"	d
GPIO_PORT_MPIN1_MPORTP2_Pos	inc/lpc18xx.h	30176;"	d
GPIO_PORT_MPIN1_MPORTP30_Msk	inc/lpc18xx.h	30233;"	d
GPIO_PORT_MPIN1_MPORTP30_Pos	inc/lpc18xx.h	30232;"	d
GPIO_PORT_MPIN1_MPORTP31_Msk	inc/lpc18xx.h	30235;"	d
GPIO_PORT_MPIN1_MPORTP31_Pos	inc/lpc18xx.h	30234;"	d
GPIO_PORT_MPIN1_MPORTP3_Msk	inc/lpc18xx.h	30179;"	d
GPIO_PORT_MPIN1_MPORTP3_Pos	inc/lpc18xx.h	30178;"	d
GPIO_PORT_MPIN1_MPORTP4_Msk	inc/lpc18xx.h	30181;"	d
GPIO_PORT_MPIN1_MPORTP4_Pos	inc/lpc18xx.h	30180;"	d
GPIO_PORT_MPIN1_MPORTP5_Msk	inc/lpc18xx.h	30183;"	d
GPIO_PORT_MPIN1_MPORTP5_Pos	inc/lpc18xx.h	30182;"	d
GPIO_PORT_MPIN1_MPORTP6_Msk	inc/lpc18xx.h	30185;"	d
GPIO_PORT_MPIN1_MPORTP6_Pos	inc/lpc18xx.h	30184;"	d
GPIO_PORT_MPIN1_MPORTP7_Msk	inc/lpc18xx.h	30187;"	d
GPIO_PORT_MPIN1_MPORTP7_Pos	inc/lpc18xx.h	30186;"	d
GPIO_PORT_MPIN1_MPORTP8_Msk	inc/lpc18xx.h	30189;"	d
GPIO_PORT_MPIN1_MPORTP8_Pos	inc/lpc18xx.h	30188;"	d
GPIO_PORT_MPIN1_MPORTP9_Msk	inc/lpc18xx.h	30191;"	d
GPIO_PORT_MPIN1_MPORTP9_Pos	inc/lpc18xx.h	30190;"	d
GPIO_PORT_MPIN2_MPORTP0_Msk	inc/lpc18xx.h	30239;"	d
GPIO_PORT_MPIN2_MPORTP0_Pos	inc/lpc18xx.h	30238;"	d
GPIO_PORT_MPIN2_MPORTP10_Msk	inc/lpc18xx.h	30259;"	d
GPIO_PORT_MPIN2_MPORTP10_Pos	inc/lpc18xx.h	30258;"	d
GPIO_PORT_MPIN2_MPORTP11_Msk	inc/lpc18xx.h	30261;"	d
GPIO_PORT_MPIN2_MPORTP11_Pos	inc/lpc18xx.h	30260;"	d
GPIO_PORT_MPIN2_MPORTP12_Msk	inc/lpc18xx.h	30263;"	d
GPIO_PORT_MPIN2_MPORTP12_Pos	inc/lpc18xx.h	30262;"	d
GPIO_PORT_MPIN2_MPORTP13_Msk	inc/lpc18xx.h	30265;"	d
GPIO_PORT_MPIN2_MPORTP13_Pos	inc/lpc18xx.h	30264;"	d
GPIO_PORT_MPIN2_MPORTP14_Msk	inc/lpc18xx.h	30267;"	d
GPIO_PORT_MPIN2_MPORTP14_Pos	inc/lpc18xx.h	30266;"	d
GPIO_PORT_MPIN2_MPORTP15_Msk	inc/lpc18xx.h	30269;"	d
GPIO_PORT_MPIN2_MPORTP15_Pos	inc/lpc18xx.h	30268;"	d
GPIO_PORT_MPIN2_MPORTP16_Msk	inc/lpc18xx.h	30271;"	d
GPIO_PORT_MPIN2_MPORTP16_Pos	inc/lpc18xx.h	30270;"	d
GPIO_PORT_MPIN2_MPORTP17_Msk	inc/lpc18xx.h	30273;"	d
GPIO_PORT_MPIN2_MPORTP17_Pos	inc/lpc18xx.h	30272;"	d
GPIO_PORT_MPIN2_MPORTP18_Msk	inc/lpc18xx.h	30275;"	d
GPIO_PORT_MPIN2_MPORTP18_Pos	inc/lpc18xx.h	30274;"	d
GPIO_PORT_MPIN2_MPORTP19_Msk	inc/lpc18xx.h	30277;"	d
GPIO_PORT_MPIN2_MPORTP19_Pos	inc/lpc18xx.h	30276;"	d
GPIO_PORT_MPIN2_MPORTP1_Msk	inc/lpc18xx.h	30241;"	d
GPIO_PORT_MPIN2_MPORTP1_Pos	inc/lpc18xx.h	30240;"	d
GPIO_PORT_MPIN2_MPORTP20_Msk	inc/lpc18xx.h	30279;"	d
GPIO_PORT_MPIN2_MPORTP20_Pos	inc/lpc18xx.h	30278;"	d
GPIO_PORT_MPIN2_MPORTP21_Msk	inc/lpc18xx.h	30281;"	d
GPIO_PORT_MPIN2_MPORTP21_Pos	inc/lpc18xx.h	30280;"	d
GPIO_PORT_MPIN2_MPORTP22_Msk	inc/lpc18xx.h	30283;"	d
GPIO_PORT_MPIN2_MPORTP22_Pos	inc/lpc18xx.h	30282;"	d
GPIO_PORT_MPIN2_MPORTP23_Msk	inc/lpc18xx.h	30285;"	d
GPIO_PORT_MPIN2_MPORTP23_Pos	inc/lpc18xx.h	30284;"	d
GPIO_PORT_MPIN2_MPORTP24_Msk	inc/lpc18xx.h	30287;"	d
GPIO_PORT_MPIN2_MPORTP24_Pos	inc/lpc18xx.h	30286;"	d
GPIO_PORT_MPIN2_MPORTP25_Msk	inc/lpc18xx.h	30289;"	d
GPIO_PORT_MPIN2_MPORTP25_Pos	inc/lpc18xx.h	30288;"	d
GPIO_PORT_MPIN2_MPORTP26_Msk	inc/lpc18xx.h	30291;"	d
GPIO_PORT_MPIN2_MPORTP26_Pos	inc/lpc18xx.h	30290;"	d
GPIO_PORT_MPIN2_MPORTP27_Msk	inc/lpc18xx.h	30293;"	d
GPIO_PORT_MPIN2_MPORTP27_Pos	inc/lpc18xx.h	30292;"	d
GPIO_PORT_MPIN2_MPORTP28_Msk	inc/lpc18xx.h	30295;"	d
GPIO_PORT_MPIN2_MPORTP28_Pos	inc/lpc18xx.h	30294;"	d
GPIO_PORT_MPIN2_MPORTP29_Msk	inc/lpc18xx.h	30297;"	d
GPIO_PORT_MPIN2_MPORTP29_Pos	inc/lpc18xx.h	30296;"	d
GPIO_PORT_MPIN2_MPORTP2_Msk	inc/lpc18xx.h	30243;"	d
GPIO_PORT_MPIN2_MPORTP2_Pos	inc/lpc18xx.h	30242;"	d
GPIO_PORT_MPIN2_MPORTP30_Msk	inc/lpc18xx.h	30299;"	d
GPIO_PORT_MPIN2_MPORTP30_Pos	inc/lpc18xx.h	30298;"	d
GPIO_PORT_MPIN2_MPORTP31_Msk	inc/lpc18xx.h	30301;"	d
GPIO_PORT_MPIN2_MPORTP31_Pos	inc/lpc18xx.h	30300;"	d
GPIO_PORT_MPIN2_MPORTP3_Msk	inc/lpc18xx.h	30245;"	d
GPIO_PORT_MPIN2_MPORTP3_Pos	inc/lpc18xx.h	30244;"	d
GPIO_PORT_MPIN2_MPORTP4_Msk	inc/lpc18xx.h	30247;"	d
GPIO_PORT_MPIN2_MPORTP4_Pos	inc/lpc18xx.h	30246;"	d
GPIO_PORT_MPIN2_MPORTP5_Msk	inc/lpc18xx.h	30249;"	d
GPIO_PORT_MPIN2_MPORTP5_Pos	inc/lpc18xx.h	30248;"	d
GPIO_PORT_MPIN2_MPORTP6_Msk	inc/lpc18xx.h	30251;"	d
GPIO_PORT_MPIN2_MPORTP6_Pos	inc/lpc18xx.h	30250;"	d
GPIO_PORT_MPIN2_MPORTP7_Msk	inc/lpc18xx.h	30253;"	d
GPIO_PORT_MPIN2_MPORTP7_Pos	inc/lpc18xx.h	30252;"	d
GPIO_PORT_MPIN2_MPORTP8_Msk	inc/lpc18xx.h	30255;"	d
GPIO_PORT_MPIN2_MPORTP8_Pos	inc/lpc18xx.h	30254;"	d
GPIO_PORT_MPIN2_MPORTP9_Msk	inc/lpc18xx.h	30257;"	d
GPIO_PORT_MPIN2_MPORTP9_Pos	inc/lpc18xx.h	30256;"	d
GPIO_PORT_MPIN3_MPORTP0_Msk	inc/lpc18xx.h	30305;"	d
GPIO_PORT_MPIN3_MPORTP0_Pos	inc/lpc18xx.h	30304;"	d
GPIO_PORT_MPIN3_MPORTP10_Msk	inc/lpc18xx.h	30325;"	d
GPIO_PORT_MPIN3_MPORTP10_Pos	inc/lpc18xx.h	30324;"	d
GPIO_PORT_MPIN3_MPORTP11_Msk	inc/lpc18xx.h	30327;"	d
GPIO_PORT_MPIN3_MPORTP11_Pos	inc/lpc18xx.h	30326;"	d
GPIO_PORT_MPIN3_MPORTP12_Msk	inc/lpc18xx.h	30329;"	d
GPIO_PORT_MPIN3_MPORTP12_Pos	inc/lpc18xx.h	30328;"	d
GPIO_PORT_MPIN3_MPORTP13_Msk	inc/lpc18xx.h	30331;"	d
GPIO_PORT_MPIN3_MPORTP13_Pos	inc/lpc18xx.h	30330;"	d
GPIO_PORT_MPIN3_MPORTP14_Msk	inc/lpc18xx.h	30333;"	d
GPIO_PORT_MPIN3_MPORTP14_Pos	inc/lpc18xx.h	30332;"	d
GPIO_PORT_MPIN3_MPORTP15_Msk	inc/lpc18xx.h	30335;"	d
GPIO_PORT_MPIN3_MPORTP15_Pos	inc/lpc18xx.h	30334;"	d
GPIO_PORT_MPIN3_MPORTP16_Msk	inc/lpc18xx.h	30337;"	d
GPIO_PORT_MPIN3_MPORTP16_Pos	inc/lpc18xx.h	30336;"	d
GPIO_PORT_MPIN3_MPORTP17_Msk	inc/lpc18xx.h	30339;"	d
GPIO_PORT_MPIN3_MPORTP17_Pos	inc/lpc18xx.h	30338;"	d
GPIO_PORT_MPIN3_MPORTP18_Msk	inc/lpc18xx.h	30341;"	d
GPIO_PORT_MPIN3_MPORTP18_Pos	inc/lpc18xx.h	30340;"	d
GPIO_PORT_MPIN3_MPORTP19_Msk	inc/lpc18xx.h	30343;"	d
GPIO_PORT_MPIN3_MPORTP19_Pos	inc/lpc18xx.h	30342;"	d
GPIO_PORT_MPIN3_MPORTP1_Msk	inc/lpc18xx.h	30307;"	d
GPIO_PORT_MPIN3_MPORTP1_Pos	inc/lpc18xx.h	30306;"	d
GPIO_PORT_MPIN3_MPORTP20_Msk	inc/lpc18xx.h	30345;"	d
GPIO_PORT_MPIN3_MPORTP20_Pos	inc/lpc18xx.h	30344;"	d
GPIO_PORT_MPIN3_MPORTP21_Msk	inc/lpc18xx.h	30347;"	d
GPIO_PORT_MPIN3_MPORTP21_Pos	inc/lpc18xx.h	30346;"	d
GPIO_PORT_MPIN3_MPORTP22_Msk	inc/lpc18xx.h	30349;"	d
GPIO_PORT_MPIN3_MPORTP22_Pos	inc/lpc18xx.h	30348;"	d
GPIO_PORT_MPIN3_MPORTP23_Msk	inc/lpc18xx.h	30351;"	d
GPIO_PORT_MPIN3_MPORTP23_Pos	inc/lpc18xx.h	30350;"	d
GPIO_PORT_MPIN3_MPORTP24_Msk	inc/lpc18xx.h	30353;"	d
GPIO_PORT_MPIN3_MPORTP24_Pos	inc/lpc18xx.h	30352;"	d
GPIO_PORT_MPIN3_MPORTP25_Msk	inc/lpc18xx.h	30355;"	d
GPIO_PORT_MPIN3_MPORTP25_Pos	inc/lpc18xx.h	30354;"	d
GPIO_PORT_MPIN3_MPORTP26_Msk	inc/lpc18xx.h	30357;"	d
GPIO_PORT_MPIN3_MPORTP26_Pos	inc/lpc18xx.h	30356;"	d
GPIO_PORT_MPIN3_MPORTP27_Msk	inc/lpc18xx.h	30359;"	d
GPIO_PORT_MPIN3_MPORTP27_Pos	inc/lpc18xx.h	30358;"	d
GPIO_PORT_MPIN3_MPORTP28_Msk	inc/lpc18xx.h	30361;"	d
GPIO_PORT_MPIN3_MPORTP28_Pos	inc/lpc18xx.h	30360;"	d
GPIO_PORT_MPIN3_MPORTP29_Msk	inc/lpc18xx.h	30363;"	d
GPIO_PORT_MPIN3_MPORTP29_Pos	inc/lpc18xx.h	30362;"	d
GPIO_PORT_MPIN3_MPORTP2_Msk	inc/lpc18xx.h	30309;"	d
GPIO_PORT_MPIN3_MPORTP2_Pos	inc/lpc18xx.h	30308;"	d
GPIO_PORT_MPIN3_MPORTP30_Msk	inc/lpc18xx.h	30365;"	d
GPIO_PORT_MPIN3_MPORTP30_Pos	inc/lpc18xx.h	30364;"	d
GPIO_PORT_MPIN3_MPORTP31_Msk	inc/lpc18xx.h	30367;"	d
GPIO_PORT_MPIN3_MPORTP31_Pos	inc/lpc18xx.h	30366;"	d
GPIO_PORT_MPIN3_MPORTP3_Msk	inc/lpc18xx.h	30311;"	d
GPIO_PORT_MPIN3_MPORTP3_Pos	inc/lpc18xx.h	30310;"	d
GPIO_PORT_MPIN3_MPORTP4_Msk	inc/lpc18xx.h	30313;"	d
GPIO_PORT_MPIN3_MPORTP4_Pos	inc/lpc18xx.h	30312;"	d
GPIO_PORT_MPIN3_MPORTP5_Msk	inc/lpc18xx.h	30315;"	d
GPIO_PORT_MPIN3_MPORTP5_Pos	inc/lpc18xx.h	30314;"	d
GPIO_PORT_MPIN3_MPORTP6_Msk	inc/lpc18xx.h	30317;"	d
GPIO_PORT_MPIN3_MPORTP6_Pos	inc/lpc18xx.h	30316;"	d
GPIO_PORT_MPIN3_MPORTP7_Msk	inc/lpc18xx.h	30319;"	d
GPIO_PORT_MPIN3_MPORTP7_Pos	inc/lpc18xx.h	30318;"	d
GPIO_PORT_MPIN3_MPORTP8_Msk	inc/lpc18xx.h	30321;"	d
GPIO_PORT_MPIN3_MPORTP8_Pos	inc/lpc18xx.h	30320;"	d
GPIO_PORT_MPIN3_MPORTP9_Msk	inc/lpc18xx.h	30323;"	d
GPIO_PORT_MPIN3_MPORTP9_Pos	inc/lpc18xx.h	30322;"	d
GPIO_PORT_MPIN4_MPORTP0_Msk	inc/lpc18xx.h	30371;"	d
GPIO_PORT_MPIN4_MPORTP0_Pos	inc/lpc18xx.h	30370;"	d
GPIO_PORT_MPIN4_MPORTP10_Msk	inc/lpc18xx.h	30391;"	d
GPIO_PORT_MPIN4_MPORTP10_Pos	inc/lpc18xx.h	30390;"	d
GPIO_PORT_MPIN4_MPORTP11_Msk	inc/lpc18xx.h	30393;"	d
GPIO_PORT_MPIN4_MPORTP11_Pos	inc/lpc18xx.h	30392;"	d
GPIO_PORT_MPIN4_MPORTP12_Msk	inc/lpc18xx.h	30395;"	d
GPIO_PORT_MPIN4_MPORTP12_Pos	inc/lpc18xx.h	30394;"	d
GPIO_PORT_MPIN4_MPORTP13_Msk	inc/lpc18xx.h	30397;"	d
GPIO_PORT_MPIN4_MPORTP13_Pos	inc/lpc18xx.h	30396;"	d
GPIO_PORT_MPIN4_MPORTP14_Msk	inc/lpc18xx.h	30399;"	d
GPIO_PORT_MPIN4_MPORTP14_Pos	inc/lpc18xx.h	30398;"	d
GPIO_PORT_MPIN4_MPORTP15_Msk	inc/lpc18xx.h	30401;"	d
GPIO_PORT_MPIN4_MPORTP15_Pos	inc/lpc18xx.h	30400;"	d
GPIO_PORT_MPIN4_MPORTP16_Msk	inc/lpc18xx.h	30403;"	d
GPIO_PORT_MPIN4_MPORTP16_Pos	inc/lpc18xx.h	30402;"	d
GPIO_PORT_MPIN4_MPORTP17_Msk	inc/lpc18xx.h	30405;"	d
GPIO_PORT_MPIN4_MPORTP17_Pos	inc/lpc18xx.h	30404;"	d
GPIO_PORT_MPIN4_MPORTP18_Msk	inc/lpc18xx.h	30407;"	d
GPIO_PORT_MPIN4_MPORTP18_Pos	inc/lpc18xx.h	30406;"	d
GPIO_PORT_MPIN4_MPORTP19_Msk	inc/lpc18xx.h	30409;"	d
GPIO_PORT_MPIN4_MPORTP19_Pos	inc/lpc18xx.h	30408;"	d
GPIO_PORT_MPIN4_MPORTP1_Msk	inc/lpc18xx.h	30373;"	d
GPIO_PORT_MPIN4_MPORTP1_Pos	inc/lpc18xx.h	30372;"	d
GPIO_PORT_MPIN4_MPORTP20_Msk	inc/lpc18xx.h	30411;"	d
GPIO_PORT_MPIN4_MPORTP20_Pos	inc/lpc18xx.h	30410;"	d
GPIO_PORT_MPIN4_MPORTP21_Msk	inc/lpc18xx.h	30413;"	d
GPIO_PORT_MPIN4_MPORTP21_Pos	inc/lpc18xx.h	30412;"	d
GPIO_PORT_MPIN4_MPORTP22_Msk	inc/lpc18xx.h	30415;"	d
GPIO_PORT_MPIN4_MPORTP22_Pos	inc/lpc18xx.h	30414;"	d
GPIO_PORT_MPIN4_MPORTP23_Msk	inc/lpc18xx.h	30417;"	d
GPIO_PORT_MPIN4_MPORTP23_Pos	inc/lpc18xx.h	30416;"	d
GPIO_PORT_MPIN4_MPORTP24_Msk	inc/lpc18xx.h	30419;"	d
GPIO_PORT_MPIN4_MPORTP24_Pos	inc/lpc18xx.h	30418;"	d
GPIO_PORT_MPIN4_MPORTP25_Msk	inc/lpc18xx.h	30421;"	d
GPIO_PORT_MPIN4_MPORTP25_Pos	inc/lpc18xx.h	30420;"	d
GPIO_PORT_MPIN4_MPORTP26_Msk	inc/lpc18xx.h	30423;"	d
GPIO_PORT_MPIN4_MPORTP26_Pos	inc/lpc18xx.h	30422;"	d
GPIO_PORT_MPIN4_MPORTP27_Msk	inc/lpc18xx.h	30425;"	d
GPIO_PORT_MPIN4_MPORTP27_Pos	inc/lpc18xx.h	30424;"	d
GPIO_PORT_MPIN4_MPORTP28_Msk	inc/lpc18xx.h	30427;"	d
GPIO_PORT_MPIN4_MPORTP28_Pos	inc/lpc18xx.h	30426;"	d
GPIO_PORT_MPIN4_MPORTP29_Msk	inc/lpc18xx.h	30429;"	d
GPIO_PORT_MPIN4_MPORTP29_Pos	inc/lpc18xx.h	30428;"	d
GPIO_PORT_MPIN4_MPORTP2_Msk	inc/lpc18xx.h	30375;"	d
GPIO_PORT_MPIN4_MPORTP2_Pos	inc/lpc18xx.h	30374;"	d
GPIO_PORT_MPIN4_MPORTP30_Msk	inc/lpc18xx.h	30431;"	d
GPIO_PORT_MPIN4_MPORTP30_Pos	inc/lpc18xx.h	30430;"	d
GPIO_PORT_MPIN4_MPORTP31_Msk	inc/lpc18xx.h	30433;"	d
GPIO_PORT_MPIN4_MPORTP31_Pos	inc/lpc18xx.h	30432;"	d
GPIO_PORT_MPIN4_MPORTP3_Msk	inc/lpc18xx.h	30377;"	d
GPIO_PORT_MPIN4_MPORTP3_Pos	inc/lpc18xx.h	30376;"	d
GPIO_PORT_MPIN4_MPORTP4_Msk	inc/lpc18xx.h	30379;"	d
GPIO_PORT_MPIN4_MPORTP4_Pos	inc/lpc18xx.h	30378;"	d
GPIO_PORT_MPIN4_MPORTP5_Msk	inc/lpc18xx.h	30381;"	d
GPIO_PORT_MPIN4_MPORTP5_Pos	inc/lpc18xx.h	30380;"	d
GPIO_PORT_MPIN4_MPORTP6_Msk	inc/lpc18xx.h	30383;"	d
GPIO_PORT_MPIN4_MPORTP6_Pos	inc/lpc18xx.h	30382;"	d
GPIO_PORT_MPIN4_MPORTP7_Msk	inc/lpc18xx.h	30385;"	d
GPIO_PORT_MPIN4_MPORTP7_Pos	inc/lpc18xx.h	30384;"	d
GPIO_PORT_MPIN4_MPORTP8_Msk	inc/lpc18xx.h	30387;"	d
GPIO_PORT_MPIN4_MPORTP8_Pos	inc/lpc18xx.h	30386;"	d
GPIO_PORT_MPIN4_MPORTP9_Msk	inc/lpc18xx.h	30389;"	d
GPIO_PORT_MPIN4_MPORTP9_Pos	inc/lpc18xx.h	30388;"	d
GPIO_PORT_MPIN5_MPORTP0_Msk	inc/lpc18xx.h	30437;"	d
GPIO_PORT_MPIN5_MPORTP0_Pos	inc/lpc18xx.h	30436;"	d
GPIO_PORT_MPIN5_MPORTP10_Msk	inc/lpc18xx.h	30457;"	d
GPIO_PORT_MPIN5_MPORTP10_Pos	inc/lpc18xx.h	30456;"	d
GPIO_PORT_MPIN5_MPORTP11_Msk	inc/lpc18xx.h	30459;"	d
GPIO_PORT_MPIN5_MPORTP11_Pos	inc/lpc18xx.h	30458;"	d
GPIO_PORT_MPIN5_MPORTP12_Msk	inc/lpc18xx.h	30461;"	d
GPIO_PORT_MPIN5_MPORTP12_Pos	inc/lpc18xx.h	30460;"	d
GPIO_PORT_MPIN5_MPORTP13_Msk	inc/lpc18xx.h	30463;"	d
GPIO_PORT_MPIN5_MPORTP13_Pos	inc/lpc18xx.h	30462;"	d
GPIO_PORT_MPIN5_MPORTP14_Msk	inc/lpc18xx.h	30465;"	d
GPIO_PORT_MPIN5_MPORTP14_Pos	inc/lpc18xx.h	30464;"	d
GPIO_PORT_MPIN5_MPORTP15_Msk	inc/lpc18xx.h	30467;"	d
GPIO_PORT_MPIN5_MPORTP15_Pos	inc/lpc18xx.h	30466;"	d
GPIO_PORT_MPIN5_MPORTP16_Msk	inc/lpc18xx.h	30469;"	d
GPIO_PORT_MPIN5_MPORTP16_Pos	inc/lpc18xx.h	30468;"	d
GPIO_PORT_MPIN5_MPORTP17_Msk	inc/lpc18xx.h	30471;"	d
GPIO_PORT_MPIN5_MPORTP17_Pos	inc/lpc18xx.h	30470;"	d
GPIO_PORT_MPIN5_MPORTP18_Msk	inc/lpc18xx.h	30473;"	d
GPIO_PORT_MPIN5_MPORTP18_Pos	inc/lpc18xx.h	30472;"	d
GPIO_PORT_MPIN5_MPORTP19_Msk	inc/lpc18xx.h	30475;"	d
GPIO_PORT_MPIN5_MPORTP19_Pos	inc/lpc18xx.h	30474;"	d
GPIO_PORT_MPIN5_MPORTP1_Msk	inc/lpc18xx.h	30439;"	d
GPIO_PORT_MPIN5_MPORTP1_Pos	inc/lpc18xx.h	30438;"	d
GPIO_PORT_MPIN5_MPORTP20_Msk	inc/lpc18xx.h	30477;"	d
GPIO_PORT_MPIN5_MPORTP20_Pos	inc/lpc18xx.h	30476;"	d
GPIO_PORT_MPIN5_MPORTP21_Msk	inc/lpc18xx.h	30479;"	d
GPIO_PORT_MPIN5_MPORTP21_Pos	inc/lpc18xx.h	30478;"	d
GPIO_PORT_MPIN5_MPORTP22_Msk	inc/lpc18xx.h	30481;"	d
GPIO_PORT_MPIN5_MPORTP22_Pos	inc/lpc18xx.h	30480;"	d
GPIO_PORT_MPIN5_MPORTP23_Msk	inc/lpc18xx.h	30483;"	d
GPIO_PORT_MPIN5_MPORTP23_Pos	inc/lpc18xx.h	30482;"	d
GPIO_PORT_MPIN5_MPORTP24_Msk	inc/lpc18xx.h	30485;"	d
GPIO_PORT_MPIN5_MPORTP24_Pos	inc/lpc18xx.h	30484;"	d
GPIO_PORT_MPIN5_MPORTP25_Msk	inc/lpc18xx.h	30487;"	d
GPIO_PORT_MPIN5_MPORTP25_Pos	inc/lpc18xx.h	30486;"	d
GPIO_PORT_MPIN5_MPORTP26_Msk	inc/lpc18xx.h	30489;"	d
GPIO_PORT_MPIN5_MPORTP26_Pos	inc/lpc18xx.h	30488;"	d
GPIO_PORT_MPIN5_MPORTP27_Msk	inc/lpc18xx.h	30491;"	d
GPIO_PORT_MPIN5_MPORTP27_Pos	inc/lpc18xx.h	30490;"	d
GPIO_PORT_MPIN5_MPORTP28_Msk	inc/lpc18xx.h	30493;"	d
GPIO_PORT_MPIN5_MPORTP28_Pos	inc/lpc18xx.h	30492;"	d
GPIO_PORT_MPIN5_MPORTP29_Msk	inc/lpc18xx.h	30495;"	d
GPIO_PORT_MPIN5_MPORTP29_Pos	inc/lpc18xx.h	30494;"	d
GPIO_PORT_MPIN5_MPORTP2_Msk	inc/lpc18xx.h	30441;"	d
GPIO_PORT_MPIN5_MPORTP2_Pos	inc/lpc18xx.h	30440;"	d
GPIO_PORT_MPIN5_MPORTP30_Msk	inc/lpc18xx.h	30497;"	d
GPIO_PORT_MPIN5_MPORTP30_Pos	inc/lpc18xx.h	30496;"	d
GPIO_PORT_MPIN5_MPORTP31_Msk	inc/lpc18xx.h	30499;"	d
GPIO_PORT_MPIN5_MPORTP31_Pos	inc/lpc18xx.h	30498;"	d
GPIO_PORT_MPIN5_MPORTP3_Msk	inc/lpc18xx.h	30443;"	d
GPIO_PORT_MPIN5_MPORTP3_Pos	inc/lpc18xx.h	30442;"	d
GPIO_PORT_MPIN5_MPORTP4_Msk	inc/lpc18xx.h	30445;"	d
GPIO_PORT_MPIN5_MPORTP4_Pos	inc/lpc18xx.h	30444;"	d
GPIO_PORT_MPIN5_MPORTP5_Msk	inc/lpc18xx.h	30447;"	d
GPIO_PORT_MPIN5_MPORTP5_Pos	inc/lpc18xx.h	30446;"	d
GPIO_PORT_MPIN5_MPORTP6_Msk	inc/lpc18xx.h	30449;"	d
GPIO_PORT_MPIN5_MPORTP6_Pos	inc/lpc18xx.h	30448;"	d
GPIO_PORT_MPIN5_MPORTP7_Msk	inc/lpc18xx.h	30451;"	d
GPIO_PORT_MPIN5_MPORTP7_Pos	inc/lpc18xx.h	30450;"	d
GPIO_PORT_MPIN5_MPORTP8_Msk	inc/lpc18xx.h	30453;"	d
GPIO_PORT_MPIN5_MPORTP8_Pos	inc/lpc18xx.h	30452;"	d
GPIO_PORT_MPIN5_MPORTP9_Msk	inc/lpc18xx.h	30455;"	d
GPIO_PORT_MPIN5_MPORTP9_Pos	inc/lpc18xx.h	30454;"	d
GPIO_PORT_MPIN6_MPORTP0_Msk	inc/lpc18xx.h	30503;"	d
GPIO_PORT_MPIN6_MPORTP0_Pos	inc/lpc18xx.h	30502;"	d
GPIO_PORT_MPIN6_MPORTP10_Msk	inc/lpc18xx.h	30523;"	d
GPIO_PORT_MPIN6_MPORTP10_Pos	inc/lpc18xx.h	30522;"	d
GPIO_PORT_MPIN6_MPORTP11_Msk	inc/lpc18xx.h	30525;"	d
GPIO_PORT_MPIN6_MPORTP11_Pos	inc/lpc18xx.h	30524;"	d
GPIO_PORT_MPIN6_MPORTP12_Msk	inc/lpc18xx.h	30527;"	d
GPIO_PORT_MPIN6_MPORTP12_Pos	inc/lpc18xx.h	30526;"	d
GPIO_PORT_MPIN6_MPORTP13_Msk	inc/lpc18xx.h	30529;"	d
GPIO_PORT_MPIN6_MPORTP13_Pos	inc/lpc18xx.h	30528;"	d
GPIO_PORT_MPIN6_MPORTP14_Msk	inc/lpc18xx.h	30531;"	d
GPIO_PORT_MPIN6_MPORTP14_Pos	inc/lpc18xx.h	30530;"	d
GPIO_PORT_MPIN6_MPORTP15_Msk	inc/lpc18xx.h	30533;"	d
GPIO_PORT_MPIN6_MPORTP15_Pos	inc/lpc18xx.h	30532;"	d
GPIO_PORT_MPIN6_MPORTP16_Msk	inc/lpc18xx.h	30535;"	d
GPIO_PORT_MPIN6_MPORTP16_Pos	inc/lpc18xx.h	30534;"	d
GPIO_PORT_MPIN6_MPORTP17_Msk	inc/lpc18xx.h	30537;"	d
GPIO_PORT_MPIN6_MPORTP17_Pos	inc/lpc18xx.h	30536;"	d
GPIO_PORT_MPIN6_MPORTP18_Msk	inc/lpc18xx.h	30539;"	d
GPIO_PORT_MPIN6_MPORTP18_Pos	inc/lpc18xx.h	30538;"	d
GPIO_PORT_MPIN6_MPORTP19_Msk	inc/lpc18xx.h	30541;"	d
GPIO_PORT_MPIN6_MPORTP19_Pos	inc/lpc18xx.h	30540;"	d
GPIO_PORT_MPIN6_MPORTP1_Msk	inc/lpc18xx.h	30505;"	d
GPIO_PORT_MPIN6_MPORTP1_Pos	inc/lpc18xx.h	30504;"	d
GPIO_PORT_MPIN6_MPORTP20_Msk	inc/lpc18xx.h	30543;"	d
GPIO_PORT_MPIN6_MPORTP20_Pos	inc/lpc18xx.h	30542;"	d
GPIO_PORT_MPIN6_MPORTP21_Msk	inc/lpc18xx.h	30545;"	d
GPIO_PORT_MPIN6_MPORTP21_Pos	inc/lpc18xx.h	30544;"	d
GPIO_PORT_MPIN6_MPORTP22_Msk	inc/lpc18xx.h	30547;"	d
GPIO_PORT_MPIN6_MPORTP22_Pos	inc/lpc18xx.h	30546;"	d
GPIO_PORT_MPIN6_MPORTP23_Msk	inc/lpc18xx.h	30549;"	d
GPIO_PORT_MPIN6_MPORTP23_Pos	inc/lpc18xx.h	30548;"	d
GPIO_PORT_MPIN6_MPORTP24_Msk	inc/lpc18xx.h	30551;"	d
GPIO_PORT_MPIN6_MPORTP24_Pos	inc/lpc18xx.h	30550;"	d
GPIO_PORT_MPIN6_MPORTP25_Msk	inc/lpc18xx.h	30553;"	d
GPIO_PORT_MPIN6_MPORTP25_Pos	inc/lpc18xx.h	30552;"	d
GPIO_PORT_MPIN6_MPORTP26_Msk	inc/lpc18xx.h	30555;"	d
GPIO_PORT_MPIN6_MPORTP26_Pos	inc/lpc18xx.h	30554;"	d
GPIO_PORT_MPIN6_MPORTP27_Msk	inc/lpc18xx.h	30557;"	d
GPIO_PORT_MPIN6_MPORTP27_Pos	inc/lpc18xx.h	30556;"	d
GPIO_PORT_MPIN6_MPORTP28_Msk	inc/lpc18xx.h	30559;"	d
GPIO_PORT_MPIN6_MPORTP28_Pos	inc/lpc18xx.h	30558;"	d
GPIO_PORT_MPIN6_MPORTP29_Msk	inc/lpc18xx.h	30561;"	d
GPIO_PORT_MPIN6_MPORTP29_Pos	inc/lpc18xx.h	30560;"	d
GPIO_PORT_MPIN6_MPORTP2_Msk	inc/lpc18xx.h	30507;"	d
GPIO_PORT_MPIN6_MPORTP2_Pos	inc/lpc18xx.h	30506;"	d
GPIO_PORT_MPIN6_MPORTP30_Msk	inc/lpc18xx.h	30563;"	d
GPIO_PORT_MPIN6_MPORTP30_Pos	inc/lpc18xx.h	30562;"	d
GPIO_PORT_MPIN6_MPORTP31_Msk	inc/lpc18xx.h	30565;"	d
GPIO_PORT_MPIN6_MPORTP31_Pos	inc/lpc18xx.h	30564;"	d
GPIO_PORT_MPIN6_MPORTP3_Msk	inc/lpc18xx.h	30509;"	d
GPIO_PORT_MPIN6_MPORTP3_Pos	inc/lpc18xx.h	30508;"	d
GPIO_PORT_MPIN6_MPORTP4_Msk	inc/lpc18xx.h	30511;"	d
GPIO_PORT_MPIN6_MPORTP4_Pos	inc/lpc18xx.h	30510;"	d
GPIO_PORT_MPIN6_MPORTP5_Msk	inc/lpc18xx.h	30513;"	d
GPIO_PORT_MPIN6_MPORTP5_Pos	inc/lpc18xx.h	30512;"	d
GPIO_PORT_MPIN6_MPORTP6_Msk	inc/lpc18xx.h	30515;"	d
GPIO_PORT_MPIN6_MPORTP6_Pos	inc/lpc18xx.h	30514;"	d
GPIO_PORT_MPIN6_MPORTP7_Msk	inc/lpc18xx.h	30517;"	d
GPIO_PORT_MPIN6_MPORTP7_Pos	inc/lpc18xx.h	30516;"	d
GPIO_PORT_MPIN6_MPORTP8_Msk	inc/lpc18xx.h	30519;"	d
GPIO_PORT_MPIN6_MPORTP8_Pos	inc/lpc18xx.h	30518;"	d
GPIO_PORT_MPIN6_MPORTP9_Msk	inc/lpc18xx.h	30521;"	d
GPIO_PORT_MPIN6_MPORTP9_Pos	inc/lpc18xx.h	30520;"	d
GPIO_PORT_MPIN7_MPORTP0_Msk	inc/lpc18xx.h	30569;"	d
GPIO_PORT_MPIN7_MPORTP0_Pos	inc/lpc18xx.h	30568;"	d
GPIO_PORT_MPIN7_MPORTP10_Msk	inc/lpc18xx.h	30589;"	d
GPIO_PORT_MPIN7_MPORTP10_Pos	inc/lpc18xx.h	30588;"	d
GPIO_PORT_MPIN7_MPORTP11_Msk	inc/lpc18xx.h	30591;"	d
GPIO_PORT_MPIN7_MPORTP11_Pos	inc/lpc18xx.h	30590;"	d
GPIO_PORT_MPIN7_MPORTP12_Msk	inc/lpc18xx.h	30593;"	d
GPIO_PORT_MPIN7_MPORTP12_Pos	inc/lpc18xx.h	30592;"	d
GPIO_PORT_MPIN7_MPORTP13_Msk	inc/lpc18xx.h	30595;"	d
GPIO_PORT_MPIN7_MPORTP13_Pos	inc/lpc18xx.h	30594;"	d
GPIO_PORT_MPIN7_MPORTP14_Msk	inc/lpc18xx.h	30597;"	d
GPIO_PORT_MPIN7_MPORTP14_Pos	inc/lpc18xx.h	30596;"	d
GPIO_PORT_MPIN7_MPORTP15_Msk	inc/lpc18xx.h	30599;"	d
GPIO_PORT_MPIN7_MPORTP15_Pos	inc/lpc18xx.h	30598;"	d
GPIO_PORT_MPIN7_MPORTP16_Msk	inc/lpc18xx.h	30601;"	d
GPIO_PORT_MPIN7_MPORTP16_Pos	inc/lpc18xx.h	30600;"	d
GPIO_PORT_MPIN7_MPORTP17_Msk	inc/lpc18xx.h	30603;"	d
GPIO_PORT_MPIN7_MPORTP17_Pos	inc/lpc18xx.h	30602;"	d
GPIO_PORT_MPIN7_MPORTP18_Msk	inc/lpc18xx.h	30605;"	d
GPIO_PORT_MPIN7_MPORTP18_Pos	inc/lpc18xx.h	30604;"	d
GPIO_PORT_MPIN7_MPORTP19_Msk	inc/lpc18xx.h	30607;"	d
GPIO_PORT_MPIN7_MPORTP19_Pos	inc/lpc18xx.h	30606;"	d
GPIO_PORT_MPIN7_MPORTP1_Msk	inc/lpc18xx.h	30571;"	d
GPIO_PORT_MPIN7_MPORTP1_Pos	inc/lpc18xx.h	30570;"	d
GPIO_PORT_MPIN7_MPORTP20_Msk	inc/lpc18xx.h	30609;"	d
GPIO_PORT_MPIN7_MPORTP20_Pos	inc/lpc18xx.h	30608;"	d
GPIO_PORT_MPIN7_MPORTP21_Msk	inc/lpc18xx.h	30611;"	d
GPIO_PORT_MPIN7_MPORTP21_Pos	inc/lpc18xx.h	30610;"	d
GPIO_PORT_MPIN7_MPORTP22_Msk	inc/lpc18xx.h	30613;"	d
GPIO_PORT_MPIN7_MPORTP22_Pos	inc/lpc18xx.h	30612;"	d
GPIO_PORT_MPIN7_MPORTP23_Msk	inc/lpc18xx.h	30615;"	d
GPIO_PORT_MPIN7_MPORTP23_Pos	inc/lpc18xx.h	30614;"	d
GPIO_PORT_MPIN7_MPORTP24_Msk	inc/lpc18xx.h	30617;"	d
GPIO_PORT_MPIN7_MPORTP24_Pos	inc/lpc18xx.h	30616;"	d
GPIO_PORT_MPIN7_MPORTP25_Msk	inc/lpc18xx.h	30619;"	d
GPIO_PORT_MPIN7_MPORTP25_Pos	inc/lpc18xx.h	30618;"	d
GPIO_PORT_MPIN7_MPORTP26_Msk	inc/lpc18xx.h	30621;"	d
GPIO_PORT_MPIN7_MPORTP26_Pos	inc/lpc18xx.h	30620;"	d
GPIO_PORT_MPIN7_MPORTP27_Msk	inc/lpc18xx.h	30623;"	d
GPIO_PORT_MPIN7_MPORTP27_Pos	inc/lpc18xx.h	30622;"	d
GPIO_PORT_MPIN7_MPORTP28_Msk	inc/lpc18xx.h	30625;"	d
GPIO_PORT_MPIN7_MPORTP28_Pos	inc/lpc18xx.h	30624;"	d
GPIO_PORT_MPIN7_MPORTP29_Msk	inc/lpc18xx.h	30627;"	d
GPIO_PORT_MPIN7_MPORTP29_Pos	inc/lpc18xx.h	30626;"	d
GPIO_PORT_MPIN7_MPORTP2_Msk	inc/lpc18xx.h	30573;"	d
GPIO_PORT_MPIN7_MPORTP2_Pos	inc/lpc18xx.h	30572;"	d
GPIO_PORT_MPIN7_MPORTP30_Msk	inc/lpc18xx.h	30629;"	d
GPIO_PORT_MPIN7_MPORTP30_Pos	inc/lpc18xx.h	30628;"	d
GPIO_PORT_MPIN7_MPORTP31_Msk	inc/lpc18xx.h	30631;"	d
GPIO_PORT_MPIN7_MPORTP31_Pos	inc/lpc18xx.h	30630;"	d
GPIO_PORT_MPIN7_MPORTP3_Msk	inc/lpc18xx.h	30575;"	d
GPIO_PORT_MPIN7_MPORTP3_Pos	inc/lpc18xx.h	30574;"	d
GPIO_PORT_MPIN7_MPORTP4_Msk	inc/lpc18xx.h	30577;"	d
GPIO_PORT_MPIN7_MPORTP4_Pos	inc/lpc18xx.h	30576;"	d
GPIO_PORT_MPIN7_MPORTP5_Msk	inc/lpc18xx.h	30579;"	d
GPIO_PORT_MPIN7_MPORTP5_Pos	inc/lpc18xx.h	30578;"	d
GPIO_PORT_MPIN7_MPORTP6_Msk	inc/lpc18xx.h	30581;"	d
GPIO_PORT_MPIN7_MPORTP6_Pos	inc/lpc18xx.h	30580;"	d
GPIO_PORT_MPIN7_MPORTP7_Msk	inc/lpc18xx.h	30583;"	d
GPIO_PORT_MPIN7_MPORTP7_Pos	inc/lpc18xx.h	30582;"	d
GPIO_PORT_MPIN7_MPORTP8_Msk	inc/lpc18xx.h	30585;"	d
GPIO_PORT_MPIN7_MPORTP8_Pos	inc/lpc18xx.h	30584;"	d
GPIO_PORT_MPIN7_MPORTP9_Msk	inc/lpc18xx.h	30587;"	d
GPIO_PORT_MPIN7_MPORTP9_Pos	inc/lpc18xx.h	30586;"	d
GPIO_PORT_NOT0_NOTP0_Msk	inc/lpc18xx.h	31691;"	d
GPIO_PORT_NOT0_NOTP0_Pos	inc/lpc18xx.h	31690;"	d
GPIO_PORT_NOT0_NOTP10_Msk	inc/lpc18xx.h	31711;"	d
GPIO_PORT_NOT0_NOTP10_Pos	inc/lpc18xx.h	31710;"	d
GPIO_PORT_NOT0_NOTP11_Msk	inc/lpc18xx.h	31713;"	d
GPIO_PORT_NOT0_NOTP11_Pos	inc/lpc18xx.h	31712;"	d
GPIO_PORT_NOT0_NOTP12_Msk	inc/lpc18xx.h	31715;"	d
GPIO_PORT_NOT0_NOTP12_Pos	inc/lpc18xx.h	31714;"	d
GPIO_PORT_NOT0_NOTP13_Msk	inc/lpc18xx.h	31717;"	d
GPIO_PORT_NOT0_NOTP13_Pos	inc/lpc18xx.h	31716;"	d
GPIO_PORT_NOT0_NOTP14_Msk	inc/lpc18xx.h	31719;"	d
GPIO_PORT_NOT0_NOTP14_Pos	inc/lpc18xx.h	31718;"	d
GPIO_PORT_NOT0_NOTP15_Msk	inc/lpc18xx.h	31721;"	d
GPIO_PORT_NOT0_NOTP15_Pos	inc/lpc18xx.h	31720;"	d
GPIO_PORT_NOT0_NOTP16_Msk	inc/lpc18xx.h	31723;"	d
GPIO_PORT_NOT0_NOTP16_Pos	inc/lpc18xx.h	31722;"	d
GPIO_PORT_NOT0_NOTP17_Msk	inc/lpc18xx.h	31725;"	d
GPIO_PORT_NOT0_NOTP17_Pos	inc/lpc18xx.h	31724;"	d
GPIO_PORT_NOT0_NOTP18_Msk	inc/lpc18xx.h	31727;"	d
GPIO_PORT_NOT0_NOTP18_Pos	inc/lpc18xx.h	31726;"	d
GPIO_PORT_NOT0_NOTP19_Msk	inc/lpc18xx.h	31729;"	d
GPIO_PORT_NOT0_NOTP19_Pos	inc/lpc18xx.h	31728;"	d
GPIO_PORT_NOT0_NOTP1_Msk	inc/lpc18xx.h	31693;"	d
GPIO_PORT_NOT0_NOTP1_Pos	inc/lpc18xx.h	31692;"	d
GPIO_PORT_NOT0_NOTP20_Msk	inc/lpc18xx.h	31731;"	d
GPIO_PORT_NOT0_NOTP20_Pos	inc/lpc18xx.h	31730;"	d
GPIO_PORT_NOT0_NOTP21_Msk	inc/lpc18xx.h	31733;"	d
GPIO_PORT_NOT0_NOTP21_Pos	inc/lpc18xx.h	31732;"	d
GPIO_PORT_NOT0_NOTP22_Msk	inc/lpc18xx.h	31735;"	d
GPIO_PORT_NOT0_NOTP22_Pos	inc/lpc18xx.h	31734;"	d
GPIO_PORT_NOT0_NOTP23_Msk	inc/lpc18xx.h	31737;"	d
GPIO_PORT_NOT0_NOTP23_Pos	inc/lpc18xx.h	31736;"	d
GPIO_PORT_NOT0_NOTP24_Msk	inc/lpc18xx.h	31739;"	d
GPIO_PORT_NOT0_NOTP24_Pos	inc/lpc18xx.h	31738;"	d
GPIO_PORT_NOT0_NOTP25_Msk	inc/lpc18xx.h	31741;"	d
GPIO_PORT_NOT0_NOTP25_Pos	inc/lpc18xx.h	31740;"	d
GPIO_PORT_NOT0_NOTP26_Msk	inc/lpc18xx.h	31743;"	d
GPIO_PORT_NOT0_NOTP26_Pos	inc/lpc18xx.h	31742;"	d
GPIO_PORT_NOT0_NOTP27_Msk	inc/lpc18xx.h	31745;"	d
GPIO_PORT_NOT0_NOTP27_Pos	inc/lpc18xx.h	31744;"	d
GPIO_PORT_NOT0_NOTP28_Msk	inc/lpc18xx.h	31747;"	d
GPIO_PORT_NOT0_NOTP28_Pos	inc/lpc18xx.h	31746;"	d
GPIO_PORT_NOT0_NOTP29_Msk	inc/lpc18xx.h	31749;"	d
GPIO_PORT_NOT0_NOTP29_Pos	inc/lpc18xx.h	31748;"	d
GPIO_PORT_NOT0_NOTP2_Msk	inc/lpc18xx.h	31695;"	d
GPIO_PORT_NOT0_NOTP2_Pos	inc/lpc18xx.h	31694;"	d
GPIO_PORT_NOT0_NOTP30_Msk	inc/lpc18xx.h	31751;"	d
GPIO_PORT_NOT0_NOTP30_Pos	inc/lpc18xx.h	31750;"	d
GPIO_PORT_NOT0_NOTP31_Msk	inc/lpc18xx.h	31753;"	d
GPIO_PORT_NOT0_NOTP31_Pos	inc/lpc18xx.h	31752;"	d
GPIO_PORT_NOT0_NOTP3_Msk	inc/lpc18xx.h	31697;"	d
GPIO_PORT_NOT0_NOTP3_Pos	inc/lpc18xx.h	31696;"	d
GPIO_PORT_NOT0_NOTP4_Msk	inc/lpc18xx.h	31699;"	d
GPIO_PORT_NOT0_NOTP4_Pos	inc/lpc18xx.h	31698;"	d
GPIO_PORT_NOT0_NOTP5_Msk	inc/lpc18xx.h	31701;"	d
GPIO_PORT_NOT0_NOTP5_Pos	inc/lpc18xx.h	31700;"	d
GPIO_PORT_NOT0_NOTP6_Msk	inc/lpc18xx.h	31703;"	d
GPIO_PORT_NOT0_NOTP6_Pos	inc/lpc18xx.h	31702;"	d
GPIO_PORT_NOT0_NOTP7_Msk	inc/lpc18xx.h	31705;"	d
GPIO_PORT_NOT0_NOTP7_Pos	inc/lpc18xx.h	31704;"	d
GPIO_PORT_NOT0_NOTP8_Msk	inc/lpc18xx.h	31707;"	d
GPIO_PORT_NOT0_NOTP8_Pos	inc/lpc18xx.h	31706;"	d
GPIO_PORT_NOT0_NOTP9_Msk	inc/lpc18xx.h	31709;"	d
GPIO_PORT_NOT0_NOTP9_Pos	inc/lpc18xx.h	31708;"	d
GPIO_PORT_NOT1_NOTP0_Msk	inc/lpc18xx.h	31757;"	d
GPIO_PORT_NOT1_NOTP0_Pos	inc/lpc18xx.h	31756;"	d
GPIO_PORT_NOT1_NOTP10_Msk	inc/lpc18xx.h	31777;"	d
GPIO_PORT_NOT1_NOTP10_Pos	inc/lpc18xx.h	31776;"	d
GPIO_PORT_NOT1_NOTP11_Msk	inc/lpc18xx.h	31779;"	d
GPIO_PORT_NOT1_NOTP11_Pos	inc/lpc18xx.h	31778;"	d
GPIO_PORT_NOT1_NOTP12_Msk	inc/lpc18xx.h	31781;"	d
GPIO_PORT_NOT1_NOTP12_Pos	inc/lpc18xx.h	31780;"	d
GPIO_PORT_NOT1_NOTP13_Msk	inc/lpc18xx.h	31783;"	d
GPIO_PORT_NOT1_NOTP13_Pos	inc/lpc18xx.h	31782;"	d
GPIO_PORT_NOT1_NOTP14_Msk	inc/lpc18xx.h	31785;"	d
GPIO_PORT_NOT1_NOTP14_Pos	inc/lpc18xx.h	31784;"	d
GPIO_PORT_NOT1_NOTP15_Msk	inc/lpc18xx.h	31787;"	d
GPIO_PORT_NOT1_NOTP15_Pos	inc/lpc18xx.h	31786;"	d
GPIO_PORT_NOT1_NOTP16_Msk	inc/lpc18xx.h	31789;"	d
GPIO_PORT_NOT1_NOTP16_Pos	inc/lpc18xx.h	31788;"	d
GPIO_PORT_NOT1_NOTP17_Msk	inc/lpc18xx.h	31791;"	d
GPIO_PORT_NOT1_NOTP17_Pos	inc/lpc18xx.h	31790;"	d
GPIO_PORT_NOT1_NOTP18_Msk	inc/lpc18xx.h	31793;"	d
GPIO_PORT_NOT1_NOTP18_Pos	inc/lpc18xx.h	31792;"	d
GPIO_PORT_NOT1_NOTP19_Msk	inc/lpc18xx.h	31795;"	d
GPIO_PORT_NOT1_NOTP19_Pos	inc/lpc18xx.h	31794;"	d
GPIO_PORT_NOT1_NOTP1_Msk	inc/lpc18xx.h	31759;"	d
GPIO_PORT_NOT1_NOTP1_Pos	inc/lpc18xx.h	31758;"	d
GPIO_PORT_NOT1_NOTP20_Msk	inc/lpc18xx.h	31797;"	d
GPIO_PORT_NOT1_NOTP20_Pos	inc/lpc18xx.h	31796;"	d
GPIO_PORT_NOT1_NOTP21_Msk	inc/lpc18xx.h	31799;"	d
GPIO_PORT_NOT1_NOTP21_Pos	inc/lpc18xx.h	31798;"	d
GPIO_PORT_NOT1_NOTP22_Msk	inc/lpc18xx.h	31801;"	d
GPIO_PORT_NOT1_NOTP22_Pos	inc/lpc18xx.h	31800;"	d
GPIO_PORT_NOT1_NOTP23_Msk	inc/lpc18xx.h	31803;"	d
GPIO_PORT_NOT1_NOTP23_Pos	inc/lpc18xx.h	31802;"	d
GPIO_PORT_NOT1_NOTP24_Msk	inc/lpc18xx.h	31805;"	d
GPIO_PORT_NOT1_NOTP24_Pos	inc/lpc18xx.h	31804;"	d
GPIO_PORT_NOT1_NOTP25_Msk	inc/lpc18xx.h	31807;"	d
GPIO_PORT_NOT1_NOTP25_Pos	inc/lpc18xx.h	31806;"	d
GPIO_PORT_NOT1_NOTP26_Msk	inc/lpc18xx.h	31809;"	d
GPIO_PORT_NOT1_NOTP26_Pos	inc/lpc18xx.h	31808;"	d
GPIO_PORT_NOT1_NOTP27_Msk	inc/lpc18xx.h	31811;"	d
GPIO_PORT_NOT1_NOTP27_Pos	inc/lpc18xx.h	31810;"	d
GPIO_PORT_NOT1_NOTP28_Msk	inc/lpc18xx.h	31813;"	d
GPIO_PORT_NOT1_NOTP28_Pos	inc/lpc18xx.h	31812;"	d
GPIO_PORT_NOT1_NOTP29_Msk	inc/lpc18xx.h	31815;"	d
GPIO_PORT_NOT1_NOTP29_Pos	inc/lpc18xx.h	31814;"	d
GPIO_PORT_NOT1_NOTP2_Msk	inc/lpc18xx.h	31761;"	d
GPIO_PORT_NOT1_NOTP2_Pos	inc/lpc18xx.h	31760;"	d
GPIO_PORT_NOT1_NOTP30_Msk	inc/lpc18xx.h	31817;"	d
GPIO_PORT_NOT1_NOTP30_Pos	inc/lpc18xx.h	31816;"	d
GPIO_PORT_NOT1_NOTP31_Msk	inc/lpc18xx.h	31819;"	d
GPIO_PORT_NOT1_NOTP31_Pos	inc/lpc18xx.h	31818;"	d
GPIO_PORT_NOT1_NOTP3_Msk	inc/lpc18xx.h	31763;"	d
GPIO_PORT_NOT1_NOTP3_Pos	inc/lpc18xx.h	31762;"	d
GPIO_PORT_NOT1_NOTP4_Msk	inc/lpc18xx.h	31765;"	d
GPIO_PORT_NOT1_NOTP4_Pos	inc/lpc18xx.h	31764;"	d
GPIO_PORT_NOT1_NOTP5_Msk	inc/lpc18xx.h	31767;"	d
GPIO_PORT_NOT1_NOTP5_Pos	inc/lpc18xx.h	31766;"	d
GPIO_PORT_NOT1_NOTP6_Msk	inc/lpc18xx.h	31769;"	d
GPIO_PORT_NOT1_NOTP6_Pos	inc/lpc18xx.h	31768;"	d
GPIO_PORT_NOT1_NOTP7_Msk	inc/lpc18xx.h	31771;"	d
GPIO_PORT_NOT1_NOTP7_Pos	inc/lpc18xx.h	31770;"	d
GPIO_PORT_NOT1_NOTP8_Msk	inc/lpc18xx.h	31773;"	d
GPIO_PORT_NOT1_NOTP8_Pos	inc/lpc18xx.h	31772;"	d
GPIO_PORT_NOT1_NOTP9_Msk	inc/lpc18xx.h	31775;"	d
GPIO_PORT_NOT1_NOTP9_Pos	inc/lpc18xx.h	31774;"	d
GPIO_PORT_NOT2_NOTP0_Msk	inc/lpc18xx.h	31823;"	d
GPIO_PORT_NOT2_NOTP0_Pos	inc/lpc18xx.h	31822;"	d
GPIO_PORT_NOT2_NOTP10_Msk	inc/lpc18xx.h	31843;"	d
GPIO_PORT_NOT2_NOTP10_Pos	inc/lpc18xx.h	31842;"	d
GPIO_PORT_NOT2_NOTP11_Msk	inc/lpc18xx.h	31845;"	d
GPIO_PORT_NOT2_NOTP11_Pos	inc/lpc18xx.h	31844;"	d
GPIO_PORT_NOT2_NOTP12_Msk	inc/lpc18xx.h	31847;"	d
GPIO_PORT_NOT2_NOTP12_Pos	inc/lpc18xx.h	31846;"	d
GPIO_PORT_NOT2_NOTP13_Msk	inc/lpc18xx.h	31849;"	d
GPIO_PORT_NOT2_NOTP13_Pos	inc/lpc18xx.h	31848;"	d
GPIO_PORT_NOT2_NOTP14_Msk	inc/lpc18xx.h	31851;"	d
GPIO_PORT_NOT2_NOTP14_Pos	inc/lpc18xx.h	31850;"	d
GPIO_PORT_NOT2_NOTP15_Msk	inc/lpc18xx.h	31853;"	d
GPIO_PORT_NOT2_NOTP15_Pos	inc/lpc18xx.h	31852;"	d
GPIO_PORT_NOT2_NOTP16_Msk	inc/lpc18xx.h	31855;"	d
GPIO_PORT_NOT2_NOTP16_Pos	inc/lpc18xx.h	31854;"	d
GPIO_PORT_NOT2_NOTP17_Msk	inc/lpc18xx.h	31857;"	d
GPIO_PORT_NOT2_NOTP17_Pos	inc/lpc18xx.h	31856;"	d
GPIO_PORT_NOT2_NOTP18_Msk	inc/lpc18xx.h	31859;"	d
GPIO_PORT_NOT2_NOTP18_Pos	inc/lpc18xx.h	31858;"	d
GPIO_PORT_NOT2_NOTP19_Msk	inc/lpc18xx.h	31861;"	d
GPIO_PORT_NOT2_NOTP19_Pos	inc/lpc18xx.h	31860;"	d
GPIO_PORT_NOT2_NOTP1_Msk	inc/lpc18xx.h	31825;"	d
GPIO_PORT_NOT2_NOTP1_Pos	inc/lpc18xx.h	31824;"	d
GPIO_PORT_NOT2_NOTP20_Msk	inc/lpc18xx.h	31863;"	d
GPIO_PORT_NOT2_NOTP20_Pos	inc/lpc18xx.h	31862;"	d
GPIO_PORT_NOT2_NOTP21_Msk	inc/lpc18xx.h	31865;"	d
GPIO_PORT_NOT2_NOTP21_Pos	inc/lpc18xx.h	31864;"	d
GPIO_PORT_NOT2_NOTP22_Msk	inc/lpc18xx.h	31867;"	d
GPIO_PORT_NOT2_NOTP22_Pos	inc/lpc18xx.h	31866;"	d
GPIO_PORT_NOT2_NOTP23_Msk	inc/lpc18xx.h	31869;"	d
GPIO_PORT_NOT2_NOTP23_Pos	inc/lpc18xx.h	31868;"	d
GPIO_PORT_NOT2_NOTP24_Msk	inc/lpc18xx.h	31871;"	d
GPIO_PORT_NOT2_NOTP24_Pos	inc/lpc18xx.h	31870;"	d
GPIO_PORT_NOT2_NOTP25_Msk	inc/lpc18xx.h	31873;"	d
GPIO_PORT_NOT2_NOTP25_Pos	inc/lpc18xx.h	31872;"	d
GPIO_PORT_NOT2_NOTP26_Msk	inc/lpc18xx.h	31875;"	d
GPIO_PORT_NOT2_NOTP26_Pos	inc/lpc18xx.h	31874;"	d
GPIO_PORT_NOT2_NOTP27_Msk	inc/lpc18xx.h	31877;"	d
GPIO_PORT_NOT2_NOTP27_Pos	inc/lpc18xx.h	31876;"	d
GPIO_PORT_NOT2_NOTP28_Msk	inc/lpc18xx.h	31879;"	d
GPIO_PORT_NOT2_NOTP28_Pos	inc/lpc18xx.h	31878;"	d
GPIO_PORT_NOT2_NOTP29_Msk	inc/lpc18xx.h	31881;"	d
GPIO_PORT_NOT2_NOTP29_Pos	inc/lpc18xx.h	31880;"	d
GPIO_PORT_NOT2_NOTP2_Msk	inc/lpc18xx.h	31827;"	d
GPIO_PORT_NOT2_NOTP2_Pos	inc/lpc18xx.h	31826;"	d
GPIO_PORT_NOT2_NOTP30_Msk	inc/lpc18xx.h	31883;"	d
GPIO_PORT_NOT2_NOTP30_Pos	inc/lpc18xx.h	31882;"	d
GPIO_PORT_NOT2_NOTP31_Msk	inc/lpc18xx.h	31885;"	d
GPIO_PORT_NOT2_NOTP31_Pos	inc/lpc18xx.h	31884;"	d
GPIO_PORT_NOT2_NOTP3_Msk	inc/lpc18xx.h	31829;"	d
GPIO_PORT_NOT2_NOTP3_Pos	inc/lpc18xx.h	31828;"	d
GPIO_PORT_NOT2_NOTP4_Msk	inc/lpc18xx.h	31831;"	d
GPIO_PORT_NOT2_NOTP4_Pos	inc/lpc18xx.h	31830;"	d
GPIO_PORT_NOT2_NOTP5_Msk	inc/lpc18xx.h	31833;"	d
GPIO_PORT_NOT2_NOTP5_Pos	inc/lpc18xx.h	31832;"	d
GPIO_PORT_NOT2_NOTP6_Msk	inc/lpc18xx.h	31835;"	d
GPIO_PORT_NOT2_NOTP6_Pos	inc/lpc18xx.h	31834;"	d
GPIO_PORT_NOT2_NOTP7_Msk	inc/lpc18xx.h	31837;"	d
GPIO_PORT_NOT2_NOTP7_Pos	inc/lpc18xx.h	31836;"	d
GPIO_PORT_NOT2_NOTP8_Msk	inc/lpc18xx.h	31839;"	d
GPIO_PORT_NOT2_NOTP8_Pos	inc/lpc18xx.h	31838;"	d
GPIO_PORT_NOT2_NOTP9_Msk	inc/lpc18xx.h	31841;"	d
GPIO_PORT_NOT2_NOTP9_Pos	inc/lpc18xx.h	31840;"	d
GPIO_PORT_NOT3_NOTP0_Msk	inc/lpc18xx.h	31889;"	d
GPIO_PORT_NOT3_NOTP0_Pos	inc/lpc18xx.h	31888;"	d
GPIO_PORT_NOT3_NOTP10_Msk	inc/lpc18xx.h	31909;"	d
GPIO_PORT_NOT3_NOTP10_Pos	inc/lpc18xx.h	31908;"	d
GPIO_PORT_NOT3_NOTP11_Msk	inc/lpc18xx.h	31911;"	d
GPIO_PORT_NOT3_NOTP11_Pos	inc/lpc18xx.h	31910;"	d
GPIO_PORT_NOT3_NOTP12_Msk	inc/lpc18xx.h	31913;"	d
GPIO_PORT_NOT3_NOTP12_Pos	inc/lpc18xx.h	31912;"	d
GPIO_PORT_NOT3_NOTP13_Msk	inc/lpc18xx.h	31915;"	d
GPIO_PORT_NOT3_NOTP13_Pos	inc/lpc18xx.h	31914;"	d
GPIO_PORT_NOT3_NOTP14_Msk	inc/lpc18xx.h	31917;"	d
GPIO_PORT_NOT3_NOTP14_Pos	inc/lpc18xx.h	31916;"	d
GPIO_PORT_NOT3_NOTP15_Msk	inc/lpc18xx.h	31919;"	d
GPIO_PORT_NOT3_NOTP15_Pos	inc/lpc18xx.h	31918;"	d
GPIO_PORT_NOT3_NOTP16_Msk	inc/lpc18xx.h	31921;"	d
GPIO_PORT_NOT3_NOTP16_Pos	inc/lpc18xx.h	31920;"	d
GPIO_PORT_NOT3_NOTP17_Msk	inc/lpc18xx.h	31923;"	d
GPIO_PORT_NOT3_NOTP17_Pos	inc/lpc18xx.h	31922;"	d
GPIO_PORT_NOT3_NOTP18_Msk	inc/lpc18xx.h	31925;"	d
GPIO_PORT_NOT3_NOTP18_Pos	inc/lpc18xx.h	31924;"	d
GPIO_PORT_NOT3_NOTP19_Msk	inc/lpc18xx.h	31927;"	d
GPIO_PORT_NOT3_NOTP19_Pos	inc/lpc18xx.h	31926;"	d
GPIO_PORT_NOT3_NOTP1_Msk	inc/lpc18xx.h	31891;"	d
GPIO_PORT_NOT3_NOTP1_Pos	inc/lpc18xx.h	31890;"	d
GPIO_PORT_NOT3_NOTP20_Msk	inc/lpc18xx.h	31929;"	d
GPIO_PORT_NOT3_NOTP20_Pos	inc/lpc18xx.h	31928;"	d
GPIO_PORT_NOT3_NOTP21_Msk	inc/lpc18xx.h	31931;"	d
GPIO_PORT_NOT3_NOTP21_Pos	inc/lpc18xx.h	31930;"	d
GPIO_PORT_NOT3_NOTP22_Msk	inc/lpc18xx.h	31933;"	d
GPIO_PORT_NOT3_NOTP22_Pos	inc/lpc18xx.h	31932;"	d
GPIO_PORT_NOT3_NOTP23_Msk	inc/lpc18xx.h	31935;"	d
GPIO_PORT_NOT3_NOTP23_Pos	inc/lpc18xx.h	31934;"	d
GPIO_PORT_NOT3_NOTP24_Msk	inc/lpc18xx.h	31937;"	d
GPIO_PORT_NOT3_NOTP24_Pos	inc/lpc18xx.h	31936;"	d
GPIO_PORT_NOT3_NOTP25_Msk	inc/lpc18xx.h	31939;"	d
GPIO_PORT_NOT3_NOTP25_Pos	inc/lpc18xx.h	31938;"	d
GPIO_PORT_NOT3_NOTP26_Msk	inc/lpc18xx.h	31941;"	d
GPIO_PORT_NOT3_NOTP26_Pos	inc/lpc18xx.h	31940;"	d
GPIO_PORT_NOT3_NOTP27_Msk	inc/lpc18xx.h	31943;"	d
GPIO_PORT_NOT3_NOTP27_Pos	inc/lpc18xx.h	31942;"	d
GPIO_PORT_NOT3_NOTP28_Msk	inc/lpc18xx.h	31945;"	d
GPIO_PORT_NOT3_NOTP28_Pos	inc/lpc18xx.h	31944;"	d
GPIO_PORT_NOT3_NOTP29_Msk	inc/lpc18xx.h	31947;"	d
GPIO_PORT_NOT3_NOTP29_Pos	inc/lpc18xx.h	31946;"	d
GPIO_PORT_NOT3_NOTP2_Msk	inc/lpc18xx.h	31893;"	d
GPIO_PORT_NOT3_NOTP2_Pos	inc/lpc18xx.h	31892;"	d
GPIO_PORT_NOT3_NOTP30_Msk	inc/lpc18xx.h	31949;"	d
GPIO_PORT_NOT3_NOTP30_Pos	inc/lpc18xx.h	31948;"	d
GPIO_PORT_NOT3_NOTP31_Msk	inc/lpc18xx.h	31951;"	d
GPIO_PORT_NOT3_NOTP31_Pos	inc/lpc18xx.h	31950;"	d
GPIO_PORT_NOT3_NOTP3_Msk	inc/lpc18xx.h	31895;"	d
GPIO_PORT_NOT3_NOTP3_Pos	inc/lpc18xx.h	31894;"	d
GPIO_PORT_NOT3_NOTP4_Msk	inc/lpc18xx.h	31897;"	d
GPIO_PORT_NOT3_NOTP4_Pos	inc/lpc18xx.h	31896;"	d
GPIO_PORT_NOT3_NOTP5_Msk	inc/lpc18xx.h	31899;"	d
GPIO_PORT_NOT3_NOTP5_Pos	inc/lpc18xx.h	31898;"	d
GPIO_PORT_NOT3_NOTP6_Msk	inc/lpc18xx.h	31901;"	d
GPIO_PORT_NOT3_NOTP6_Pos	inc/lpc18xx.h	31900;"	d
GPIO_PORT_NOT3_NOTP7_Msk	inc/lpc18xx.h	31903;"	d
GPIO_PORT_NOT3_NOTP7_Pos	inc/lpc18xx.h	31902;"	d
GPIO_PORT_NOT3_NOTP8_Msk	inc/lpc18xx.h	31905;"	d
GPIO_PORT_NOT3_NOTP8_Pos	inc/lpc18xx.h	31904;"	d
GPIO_PORT_NOT3_NOTP9_Msk	inc/lpc18xx.h	31907;"	d
GPIO_PORT_NOT3_NOTP9_Pos	inc/lpc18xx.h	31906;"	d
GPIO_PORT_NOT4_NOTP0_Msk	inc/lpc18xx.h	31955;"	d
GPIO_PORT_NOT4_NOTP0_Pos	inc/lpc18xx.h	31954;"	d
GPIO_PORT_NOT4_NOTP10_Msk	inc/lpc18xx.h	31975;"	d
GPIO_PORT_NOT4_NOTP10_Pos	inc/lpc18xx.h	31974;"	d
GPIO_PORT_NOT4_NOTP11_Msk	inc/lpc18xx.h	31977;"	d
GPIO_PORT_NOT4_NOTP11_Pos	inc/lpc18xx.h	31976;"	d
GPIO_PORT_NOT4_NOTP12_Msk	inc/lpc18xx.h	31979;"	d
GPIO_PORT_NOT4_NOTP12_Pos	inc/lpc18xx.h	31978;"	d
GPIO_PORT_NOT4_NOTP13_Msk	inc/lpc18xx.h	31981;"	d
GPIO_PORT_NOT4_NOTP13_Pos	inc/lpc18xx.h	31980;"	d
GPIO_PORT_NOT4_NOTP14_Msk	inc/lpc18xx.h	31983;"	d
GPIO_PORT_NOT4_NOTP14_Pos	inc/lpc18xx.h	31982;"	d
GPIO_PORT_NOT4_NOTP15_Msk	inc/lpc18xx.h	31985;"	d
GPIO_PORT_NOT4_NOTP15_Pos	inc/lpc18xx.h	31984;"	d
GPIO_PORT_NOT4_NOTP16_Msk	inc/lpc18xx.h	31987;"	d
GPIO_PORT_NOT4_NOTP16_Pos	inc/lpc18xx.h	31986;"	d
GPIO_PORT_NOT4_NOTP17_Msk	inc/lpc18xx.h	31989;"	d
GPIO_PORT_NOT4_NOTP17_Pos	inc/lpc18xx.h	31988;"	d
GPIO_PORT_NOT4_NOTP18_Msk	inc/lpc18xx.h	31991;"	d
GPIO_PORT_NOT4_NOTP18_Pos	inc/lpc18xx.h	31990;"	d
GPIO_PORT_NOT4_NOTP19_Msk	inc/lpc18xx.h	31993;"	d
GPIO_PORT_NOT4_NOTP19_Pos	inc/lpc18xx.h	31992;"	d
GPIO_PORT_NOT4_NOTP1_Msk	inc/lpc18xx.h	31957;"	d
GPIO_PORT_NOT4_NOTP1_Pos	inc/lpc18xx.h	31956;"	d
GPIO_PORT_NOT4_NOTP20_Msk	inc/lpc18xx.h	31995;"	d
GPIO_PORT_NOT4_NOTP20_Pos	inc/lpc18xx.h	31994;"	d
GPIO_PORT_NOT4_NOTP21_Msk	inc/lpc18xx.h	31997;"	d
GPIO_PORT_NOT4_NOTP21_Pos	inc/lpc18xx.h	31996;"	d
GPIO_PORT_NOT4_NOTP22_Msk	inc/lpc18xx.h	31999;"	d
GPIO_PORT_NOT4_NOTP22_Pos	inc/lpc18xx.h	31998;"	d
GPIO_PORT_NOT4_NOTP23_Msk	inc/lpc18xx.h	32001;"	d
GPIO_PORT_NOT4_NOTP23_Pos	inc/lpc18xx.h	32000;"	d
GPIO_PORT_NOT4_NOTP24_Msk	inc/lpc18xx.h	32003;"	d
GPIO_PORT_NOT4_NOTP24_Pos	inc/lpc18xx.h	32002;"	d
GPIO_PORT_NOT4_NOTP25_Msk	inc/lpc18xx.h	32005;"	d
GPIO_PORT_NOT4_NOTP25_Pos	inc/lpc18xx.h	32004;"	d
GPIO_PORT_NOT4_NOTP26_Msk	inc/lpc18xx.h	32007;"	d
GPIO_PORT_NOT4_NOTP26_Pos	inc/lpc18xx.h	32006;"	d
GPIO_PORT_NOT4_NOTP27_Msk	inc/lpc18xx.h	32009;"	d
GPIO_PORT_NOT4_NOTP27_Pos	inc/lpc18xx.h	32008;"	d
GPIO_PORT_NOT4_NOTP28_Msk	inc/lpc18xx.h	32011;"	d
GPIO_PORT_NOT4_NOTP28_Pos	inc/lpc18xx.h	32010;"	d
GPIO_PORT_NOT4_NOTP29_Msk	inc/lpc18xx.h	32013;"	d
GPIO_PORT_NOT4_NOTP29_Pos	inc/lpc18xx.h	32012;"	d
GPIO_PORT_NOT4_NOTP2_Msk	inc/lpc18xx.h	31959;"	d
GPIO_PORT_NOT4_NOTP2_Pos	inc/lpc18xx.h	31958;"	d
GPIO_PORT_NOT4_NOTP30_Msk	inc/lpc18xx.h	32015;"	d
GPIO_PORT_NOT4_NOTP30_Pos	inc/lpc18xx.h	32014;"	d
GPIO_PORT_NOT4_NOTP31_Msk	inc/lpc18xx.h	32017;"	d
GPIO_PORT_NOT4_NOTP31_Pos	inc/lpc18xx.h	32016;"	d
GPIO_PORT_NOT4_NOTP3_Msk	inc/lpc18xx.h	31961;"	d
GPIO_PORT_NOT4_NOTP3_Pos	inc/lpc18xx.h	31960;"	d
GPIO_PORT_NOT4_NOTP4_Msk	inc/lpc18xx.h	31963;"	d
GPIO_PORT_NOT4_NOTP4_Pos	inc/lpc18xx.h	31962;"	d
GPIO_PORT_NOT4_NOTP5_Msk	inc/lpc18xx.h	31965;"	d
GPIO_PORT_NOT4_NOTP5_Pos	inc/lpc18xx.h	31964;"	d
GPIO_PORT_NOT4_NOTP6_Msk	inc/lpc18xx.h	31967;"	d
GPIO_PORT_NOT4_NOTP6_Pos	inc/lpc18xx.h	31966;"	d
GPIO_PORT_NOT4_NOTP7_Msk	inc/lpc18xx.h	31969;"	d
GPIO_PORT_NOT4_NOTP7_Pos	inc/lpc18xx.h	31968;"	d
GPIO_PORT_NOT4_NOTP8_Msk	inc/lpc18xx.h	31971;"	d
GPIO_PORT_NOT4_NOTP8_Pos	inc/lpc18xx.h	31970;"	d
GPIO_PORT_NOT4_NOTP9_Msk	inc/lpc18xx.h	31973;"	d
GPIO_PORT_NOT4_NOTP9_Pos	inc/lpc18xx.h	31972;"	d
GPIO_PORT_NOT5_NOTP0_Msk	inc/lpc18xx.h	32021;"	d
GPIO_PORT_NOT5_NOTP0_Pos	inc/lpc18xx.h	32020;"	d
GPIO_PORT_NOT5_NOTP10_Msk	inc/lpc18xx.h	32041;"	d
GPIO_PORT_NOT5_NOTP10_Pos	inc/lpc18xx.h	32040;"	d
GPIO_PORT_NOT5_NOTP11_Msk	inc/lpc18xx.h	32043;"	d
GPIO_PORT_NOT5_NOTP11_Pos	inc/lpc18xx.h	32042;"	d
GPIO_PORT_NOT5_NOTP12_Msk	inc/lpc18xx.h	32045;"	d
GPIO_PORT_NOT5_NOTP12_Pos	inc/lpc18xx.h	32044;"	d
GPIO_PORT_NOT5_NOTP13_Msk	inc/lpc18xx.h	32047;"	d
GPIO_PORT_NOT5_NOTP13_Pos	inc/lpc18xx.h	32046;"	d
GPIO_PORT_NOT5_NOTP14_Msk	inc/lpc18xx.h	32049;"	d
GPIO_PORT_NOT5_NOTP14_Pos	inc/lpc18xx.h	32048;"	d
GPIO_PORT_NOT5_NOTP15_Msk	inc/lpc18xx.h	32051;"	d
GPIO_PORT_NOT5_NOTP15_Pos	inc/lpc18xx.h	32050;"	d
GPIO_PORT_NOT5_NOTP16_Msk	inc/lpc18xx.h	32053;"	d
GPIO_PORT_NOT5_NOTP16_Pos	inc/lpc18xx.h	32052;"	d
GPIO_PORT_NOT5_NOTP17_Msk	inc/lpc18xx.h	32055;"	d
GPIO_PORT_NOT5_NOTP17_Pos	inc/lpc18xx.h	32054;"	d
GPIO_PORT_NOT5_NOTP18_Msk	inc/lpc18xx.h	32057;"	d
GPIO_PORT_NOT5_NOTP18_Pos	inc/lpc18xx.h	32056;"	d
GPIO_PORT_NOT5_NOTP19_Msk	inc/lpc18xx.h	32059;"	d
GPIO_PORT_NOT5_NOTP19_Pos	inc/lpc18xx.h	32058;"	d
GPIO_PORT_NOT5_NOTP1_Msk	inc/lpc18xx.h	32023;"	d
GPIO_PORT_NOT5_NOTP1_Pos	inc/lpc18xx.h	32022;"	d
GPIO_PORT_NOT5_NOTP20_Msk	inc/lpc18xx.h	32061;"	d
GPIO_PORT_NOT5_NOTP20_Pos	inc/lpc18xx.h	32060;"	d
GPIO_PORT_NOT5_NOTP21_Msk	inc/lpc18xx.h	32063;"	d
GPIO_PORT_NOT5_NOTP21_Pos	inc/lpc18xx.h	32062;"	d
GPIO_PORT_NOT5_NOTP22_Msk	inc/lpc18xx.h	32065;"	d
GPIO_PORT_NOT5_NOTP22_Pos	inc/lpc18xx.h	32064;"	d
GPIO_PORT_NOT5_NOTP23_Msk	inc/lpc18xx.h	32067;"	d
GPIO_PORT_NOT5_NOTP23_Pos	inc/lpc18xx.h	32066;"	d
GPIO_PORT_NOT5_NOTP24_Msk	inc/lpc18xx.h	32069;"	d
GPIO_PORT_NOT5_NOTP24_Pos	inc/lpc18xx.h	32068;"	d
GPIO_PORT_NOT5_NOTP25_Msk	inc/lpc18xx.h	32071;"	d
GPIO_PORT_NOT5_NOTP25_Pos	inc/lpc18xx.h	32070;"	d
GPIO_PORT_NOT5_NOTP26_Msk	inc/lpc18xx.h	32073;"	d
GPIO_PORT_NOT5_NOTP26_Pos	inc/lpc18xx.h	32072;"	d
GPIO_PORT_NOT5_NOTP27_Msk	inc/lpc18xx.h	32075;"	d
GPIO_PORT_NOT5_NOTP27_Pos	inc/lpc18xx.h	32074;"	d
GPIO_PORT_NOT5_NOTP28_Msk	inc/lpc18xx.h	32077;"	d
GPIO_PORT_NOT5_NOTP28_Pos	inc/lpc18xx.h	32076;"	d
GPIO_PORT_NOT5_NOTP29_Msk	inc/lpc18xx.h	32079;"	d
GPIO_PORT_NOT5_NOTP29_Pos	inc/lpc18xx.h	32078;"	d
GPIO_PORT_NOT5_NOTP2_Msk	inc/lpc18xx.h	32025;"	d
GPIO_PORT_NOT5_NOTP2_Pos	inc/lpc18xx.h	32024;"	d
GPIO_PORT_NOT5_NOTP30_Msk	inc/lpc18xx.h	32081;"	d
GPIO_PORT_NOT5_NOTP30_Pos	inc/lpc18xx.h	32080;"	d
GPIO_PORT_NOT5_NOTP31_Msk	inc/lpc18xx.h	32083;"	d
GPIO_PORT_NOT5_NOTP31_Pos	inc/lpc18xx.h	32082;"	d
GPIO_PORT_NOT5_NOTP3_Msk	inc/lpc18xx.h	32027;"	d
GPIO_PORT_NOT5_NOTP3_Pos	inc/lpc18xx.h	32026;"	d
GPIO_PORT_NOT5_NOTP4_Msk	inc/lpc18xx.h	32029;"	d
GPIO_PORT_NOT5_NOTP4_Pos	inc/lpc18xx.h	32028;"	d
GPIO_PORT_NOT5_NOTP5_Msk	inc/lpc18xx.h	32031;"	d
GPIO_PORT_NOT5_NOTP5_Pos	inc/lpc18xx.h	32030;"	d
GPIO_PORT_NOT5_NOTP6_Msk	inc/lpc18xx.h	32033;"	d
GPIO_PORT_NOT5_NOTP6_Pos	inc/lpc18xx.h	32032;"	d
GPIO_PORT_NOT5_NOTP7_Msk	inc/lpc18xx.h	32035;"	d
GPIO_PORT_NOT5_NOTP7_Pos	inc/lpc18xx.h	32034;"	d
GPIO_PORT_NOT5_NOTP8_Msk	inc/lpc18xx.h	32037;"	d
GPIO_PORT_NOT5_NOTP8_Pos	inc/lpc18xx.h	32036;"	d
GPIO_PORT_NOT5_NOTP9_Msk	inc/lpc18xx.h	32039;"	d
GPIO_PORT_NOT5_NOTP9_Pos	inc/lpc18xx.h	32038;"	d
GPIO_PORT_NOT6_NOTP0_Msk	inc/lpc18xx.h	32087;"	d
GPIO_PORT_NOT6_NOTP0_Pos	inc/lpc18xx.h	32086;"	d
GPIO_PORT_NOT6_NOTP10_Msk	inc/lpc18xx.h	32107;"	d
GPIO_PORT_NOT6_NOTP10_Pos	inc/lpc18xx.h	32106;"	d
GPIO_PORT_NOT6_NOTP11_Msk	inc/lpc18xx.h	32109;"	d
GPIO_PORT_NOT6_NOTP11_Pos	inc/lpc18xx.h	32108;"	d
GPIO_PORT_NOT6_NOTP12_Msk	inc/lpc18xx.h	32111;"	d
GPIO_PORT_NOT6_NOTP12_Pos	inc/lpc18xx.h	32110;"	d
GPIO_PORT_NOT6_NOTP13_Msk	inc/lpc18xx.h	32113;"	d
GPIO_PORT_NOT6_NOTP13_Pos	inc/lpc18xx.h	32112;"	d
GPIO_PORT_NOT6_NOTP14_Msk	inc/lpc18xx.h	32115;"	d
GPIO_PORT_NOT6_NOTP14_Pos	inc/lpc18xx.h	32114;"	d
GPIO_PORT_NOT6_NOTP15_Msk	inc/lpc18xx.h	32117;"	d
GPIO_PORT_NOT6_NOTP15_Pos	inc/lpc18xx.h	32116;"	d
GPIO_PORT_NOT6_NOTP16_Msk	inc/lpc18xx.h	32119;"	d
GPIO_PORT_NOT6_NOTP16_Pos	inc/lpc18xx.h	32118;"	d
GPIO_PORT_NOT6_NOTP17_Msk	inc/lpc18xx.h	32121;"	d
GPIO_PORT_NOT6_NOTP17_Pos	inc/lpc18xx.h	32120;"	d
GPIO_PORT_NOT6_NOTP18_Msk	inc/lpc18xx.h	32123;"	d
GPIO_PORT_NOT6_NOTP18_Pos	inc/lpc18xx.h	32122;"	d
GPIO_PORT_NOT6_NOTP19_Msk	inc/lpc18xx.h	32125;"	d
GPIO_PORT_NOT6_NOTP19_Pos	inc/lpc18xx.h	32124;"	d
GPIO_PORT_NOT6_NOTP1_Msk	inc/lpc18xx.h	32089;"	d
GPIO_PORT_NOT6_NOTP1_Pos	inc/lpc18xx.h	32088;"	d
GPIO_PORT_NOT6_NOTP20_Msk	inc/lpc18xx.h	32127;"	d
GPIO_PORT_NOT6_NOTP20_Pos	inc/lpc18xx.h	32126;"	d
GPIO_PORT_NOT6_NOTP21_Msk	inc/lpc18xx.h	32129;"	d
GPIO_PORT_NOT6_NOTP21_Pos	inc/lpc18xx.h	32128;"	d
GPIO_PORT_NOT6_NOTP22_Msk	inc/lpc18xx.h	32131;"	d
GPIO_PORT_NOT6_NOTP22_Pos	inc/lpc18xx.h	32130;"	d
GPIO_PORT_NOT6_NOTP23_Msk	inc/lpc18xx.h	32133;"	d
GPIO_PORT_NOT6_NOTP23_Pos	inc/lpc18xx.h	32132;"	d
GPIO_PORT_NOT6_NOTP24_Msk	inc/lpc18xx.h	32135;"	d
GPIO_PORT_NOT6_NOTP24_Pos	inc/lpc18xx.h	32134;"	d
GPIO_PORT_NOT6_NOTP25_Msk	inc/lpc18xx.h	32137;"	d
GPIO_PORT_NOT6_NOTP25_Pos	inc/lpc18xx.h	32136;"	d
GPIO_PORT_NOT6_NOTP26_Msk	inc/lpc18xx.h	32139;"	d
GPIO_PORT_NOT6_NOTP26_Pos	inc/lpc18xx.h	32138;"	d
GPIO_PORT_NOT6_NOTP27_Msk	inc/lpc18xx.h	32141;"	d
GPIO_PORT_NOT6_NOTP27_Pos	inc/lpc18xx.h	32140;"	d
GPIO_PORT_NOT6_NOTP28_Msk	inc/lpc18xx.h	32143;"	d
GPIO_PORT_NOT6_NOTP28_Pos	inc/lpc18xx.h	32142;"	d
GPIO_PORT_NOT6_NOTP29_Msk	inc/lpc18xx.h	32145;"	d
GPIO_PORT_NOT6_NOTP29_Pos	inc/lpc18xx.h	32144;"	d
GPIO_PORT_NOT6_NOTP2_Msk	inc/lpc18xx.h	32091;"	d
GPIO_PORT_NOT6_NOTP2_Pos	inc/lpc18xx.h	32090;"	d
GPIO_PORT_NOT6_NOTP30_Msk	inc/lpc18xx.h	32147;"	d
GPIO_PORT_NOT6_NOTP30_Pos	inc/lpc18xx.h	32146;"	d
GPIO_PORT_NOT6_NOTP31_Msk	inc/lpc18xx.h	32149;"	d
GPIO_PORT_NOT6_NOTP31_Pos	inc/lpc18xx.h	32148;"	d
GPIO_PORT_NOT6_NOTP3_Msk	inc/lpc18xx.h	32093;"	d
GPIO_PORT_NOT6_NOTP3_Pos	inc/lpc18xx.h	32092;"	d
GPIO_PORT_NOT6_NOTP4_Msk	inc/lpc18xx.h	32095;"	d
GPIO_PORT_NOT6_NOTP4_Pos	inc/lpc18xx.h	32094;"	d
GPIO_PORT_NOT6_NOTP5_Msk	inc/lpc18xx.h	32097;"	d
GPIO_PORT_NOT6_NOTP5_Pos	inc/lpc18xx.h	32096;"	d
GPIO_PORT_NOT6_NOTP6_Msk	inc/lpc18xx.h	32099;"	d
GPIO_PORT_NOT6_NOTP6_Pos	inc/lpc18xx.h	32098;"	d
GPIO_PORT_NOT6_NOTP7_Msk	inc/lpc18xx.h	32101;"	d
GPIO_PORT_NOT6_NOTP7_Pos	inc/lpc18xx.h	32100;"	d
GPIO_PORT_NOT6_NOTP8_Msk	inc/lpc18xx.h	32103;"	d
GPIO_PORT_NOT6_NOTP8_Pos	inc/lpc18xx.h	32102;"	d
GPIO_PORT_NOT6_NOTP9_Msk	inc/lpc18xx.h	32105;"	d
GPIO_PORT_NOT6_NOTP9_Pos	inc/lpc18xx.h	32104;"	d
GPIO_PORT_NOT7_NOTP0_Msk	inc/lpc18xx.h	32153;"	d
GPIO_PORT_NOT7_NOTP0_Pos	inc/lpc18xx.h	32152;"	d
GPIO_PORT_NOT7_NOTP10_Msk	inc/lpc18xx.h	32173;"	d
GPIO_PORT_NOT7_NOTP10_Pos	inc/lpc18xx.h	32172;"	d
GPIO_PORT_NOT7_NOTP11_Msk	inc/lpc18xx.h	32175;"	d
GPIO_PORT_NOT7_NOTP11_Pos	inc/lpc18xx.h	32174;"	d
GPIO_PORT_NOT7_NOTP12_Msk	inc/lpc18xx.h	32177;"	d
GPIO_PORT_NOT7_NOTP12_Pos	inc/lpc18xx.h	32176;"	d
GPIO_PORT_NOT7_NOTP13_Msk	inc/lpc18xx.h	32179;"	d
GPIO_PORT_NOT7_NOTP13_Pos	inc/lpc18xx.h	32178;"	d
GPIO_PORT_NOT7_NOTP14_Msk	inc/lpc18xx.h	32181;"	d
GPIO_PORT_NOT7_NOTP14_Pos	inc/lpc18xx.h	32180;"	d
GPIO_PORT_NOT7_NOTP15_Msk	inc/lpc18xx.h	32183;"	d
GPIO_PORT_NOT7_NOTP15_Pos	inc/lpc18xx.h	32182;"	d
GPIO_PORT_NOT7_NOTP16_Msk	inc/lpc18xx.h	32185;"	d
GPIO_PORT_NOT7_NOTP16_Pos	inc/lpc18xx.h	32184;"	d
GPIO_PORT_NOT7_NOTP17_Msk	inc/lpc18xx.h	32187;"	d
GPIO_PORT_NOT7_NOTP17_Pos	inc/lpc18xx.h	32186;"	d
GPIO_PORT_NOT7_NOTP18_Msk	inc/lpc18xx.h	32189;"	d
GPIO_PORT_NOT7_NOTP18_Pos	inc/lpc18xx.h	32188;"	d
GPIO_PORT_NOT7_NOTP19_Msk	inc/lpc18xx.h	32191;"	d
GPIO_PORT_NOT7_NOTP19_Pos	inc/lpc18xx.h	32190;"	d
GPIO_PORT_NOT7_NOTP1_Msk	inc/lpc18xx.h	32155;"	d
GPIO_PORT_NOT7_NOTP1_Pos	inc/lpc18xx.h	32154;"	d
GPIO_PORT_NOT7_NOTP20_Msk	inc/lpc18xx.h	32193;"	d
GPIO_PORT_NOT7_NOTP20_Pos	inc/lpc18xx.h	32192;"	d
GPIO_PORT_NOT7_NOTP21_Msk	inc/lpc18xx.h	32195;"	d
GPIO_PORT_NOT7_NOTP21_Pos	inc/lpc18xx.h	32194;"	d
GPIO_PORT_NOT7_NOTP22_Msk	inc/lpc18xx.h	32197;"	d
GPIO_PORT_NOT7_NOTP22_Pos	inc/lpc18xx.h	32196;"	d
GPIO_PORT_NOT7_NOTP23_Msk	inc/lpc18xx.h	32199;"	d
GPIO_PORT_NOT7_NOTP23_Pos	inc/lpc18xx.h	32198;"	d
GPIO_PORT_NOT7_NOTP24_Msk	inc/lpc18xx.h	32201;"	d
GPIO_PORT_NOT7_NOTP24_Pos	inc/lpc18xx.h	32200;"	d
GPIO_PORT_NOT7_NOTP25_Msk	inc/lpc18xx.h	32203;"	d
GPIO_PORT_NOT7_NOTP25_Pos	inc/lpc18xx.h	32202;"	d
GPIO_PORT_NOT7_NOTP26_Msk	inc/lpc18xx.h	32205;"	d
GPIO_PORT_NOT7_NOTP26_Pos	inc/lpc18xx.h	32204;"	d
GPIO_PORT_NOT7_NOTP27_Msk	inc/lpc18xx.h	32207;"	d
GPIO_PORT_NOT7_NOTP27_Pos	inc/lpc18xx.h	32206;"	d
GPIO_PORT_NOT7_NOTP28_Msk	inc/lpc18xx.h	32209;"	d
GPIO_PORT_NOT7_NOTP28_Pos	inc/lpc18xx.h	32208;"	d
GPIO_PORT_NOT7_NOTP29_Msk	inc/lpc18xx.h	32211;"	d
GPIO_PORT_NOT7_NOTP29_Pos	inc/lpc18xx.h	32210;"	d
GPIO_PORT_NOT7_NOTP2_Msk	inc/lpc18xx.h	32157;"	d
GPIO_PORT_NOT7_NOTP2_Pos	inc/lpc18xx.h	32156;"	d
GPIO_PORT_NOT7_NOTP30_Msk	inc/lpc18xx.h	32213;"	d
GPIO_PORT_NOT7_NOTP30_Pos	inc/lpc18xx.h	32212;"	d
GPIO_PORT_NOT7_NOTP31_Msk	inc/lpc18xx.h	32215;"	d
GPIO_PORT_NOT7_NOTP31_Pos	inc/lpc18xx.h	32214;"	d
GPIO_PORT_NOT7_NOTP3_Msk	inc/lpc18xx.h	32159;"	d
GPIO_PORT_NOT7_NOTP3_Pos	inc/lpc18xx.h	32158;"	d
GPIO_PORT_NOT7_NOTP4_Msk	inc/lpc18xx.h	32161;"	d
GPIO_PORT_NOT7_NOTP4_Pos	inc/lpc18xx.h	32160;"	d
GPIO_PORT_NOT7_NOTP5_Msk	inc/lpc18xx.h	32163;"	d
GPIO_PORT_NOT7_NOTP5_Pos	inc/lpc18xx.h	32162;"	d
GPIO_PORT_NOT7_NOTP6_Msk	inc/lpc18xx.h	32165;"	d
GPIO_PORT_NOT7_NOTP6_Pos	inc/lpc18xx.h	32164;"	d
GPIO_PORT_NOT7_NOTP7_Msk	inc/lpc18xx.h	32167;"	d
GPIO_PORT_NOT7_NOTP7_Pos	inc/lpc18xx.h	32166;"	d
GPIO_PORT_NOT7_NOTP8_Msk	inc/lpc18xx.h	32169;"	d
GPIO_PORT_NOT7_NOTP8_Pos	inc/lpc18xx.h	32168;"	d
GPIO_PORT_NOT7_NOTP9_Msk	inc/lpc18xx.h	32171;"	d
GPIO_PORT_NOT7_NOTP9_Pos	inc/lpc18xx.h	32170;"	d
GPIO_PORT_PIN0_PORT0_Msk	inc/lpc18xx.h	29579;"	d
GPIO_PORT_PIN0_PORT0_Pos	inc/lpc18xx.h	29578;"	d
GPIO_PORT_PIN0_PORT10_Msk	inc/lpc18xx.h	29599;"	d
GPIO_PORT_PIN0_PORT10_Pos	inc/lpc18xx.h	29598;"	d
GPIO_PORT_PIN0_PORT11_Msk	inc/lpc18xx.h	29601;"	d
GPIO_PORT_PIN0_PORT11_Pos	inc/lpc18xx.h	29600;"	d
GPIO_PORT_PIN0_PORT12_Msk	inc/lpc18xx.h	29603;"	d
GPIO_PORT_PIN0_PORT12_Pos	inc/lpc18xx.h	29602;"	d
GPIO_PORT_PIN0_PORT13_Msk	inc/lpc18xx.h	29605;"	d
GPIO_PORT_PIN0_PORT13_Pos	inc/lpc18xx.h	29604;"	d
GPIO_PORT_PIN0_PORT14_Msk	inc/lpc18xx.h	29607;"	d
GPIO_PORT_PIN0_PORT14_Pos	inc/lpc18xx.h	29606;"	d
GPIO_PORT_PIN0_PORT15_Msk	inc/lpc18xx.h	29609;"	d
GPIO_PORT_PIN0_PORT15_Pos	inc/lpc18xx.h	29608;"	d
GPIO_PORT_PIN0_PORT16_Msk	inc/lpc18xx.h	29611;"	d
GPIO_PORT_PIN0_PORT16_Pos	inc/lpc18xx.h	29610;"	d
GPIO_PORT_PIN0_PORT17_Msk	inc/lpc18xx.h	29613;"	d
GPIO_PORT_PIN0_PORT17_Pos	inc/lpc18xx.h	29612;"	d
GPIO_PORT_PIN0_PORT18_Msk	inc/lpc18xx.h	29615;"	d
GPIO_PORT_PIN0_PORT18_Pos	inc/lpc18xx.h	29614;"	d
GPIO_PORT_PIN0_PORT19_Msk	inc/lpc18xx.h	29617;"	d
GPIO_PORT_PIN0_PORT19_Pos	inc/lpc18xx.h	29616;"	d
GPIO_PORT_PIN0_PORT1_Msk	inc/lpc18xx.h	29581;"	d
GPIO_PORT_PIN0_PORT1_Pos	inc/lpc18xx.h	29580;"	d
GPIO_PORT_PIN0_PORT20_Msk	inc/lpc18xx.h	29619;"	d
GPIO_PORT_PIN0_PORT20_Pos	inc/lpc18xx.h	29618;"	d
GPIO_PORT_PIN0_PORT21_Msk	inc/lpc18xx.h	29621;"	d
GPIO_PORT_PIN0_PORT21_Pos	inc/lpc18xx.h	29620;"	d
GPIO_PORT_PIN0_PORT22_Msk	inc/lpc18xx.h	29623;"	d
GPIO_PORT_PIN0_PORT22_Pos	inc/lpc18xx.h	29622;"	d
GPIO_PORT_PIN0_PORT23_Msk	inc/lpc18xx.h	29625;"	d
GPIO_PORT_PIN0_PORT23_Pos	inc/lpc18xx.h	29624;"	d
GPIO_PORT_PIN0_PORT24_Msk	inc/lpc18xx.h	29627;"	d
GPIO_PORT_PIN0_PORT24_Pos	inc/lpc18xx.h	29626;"	d
GPIO_PORT_PIN0_PORT25_Msk	inc/lpc18xx.h	29629;"	d
GPIO_PORT_PIN0_PORT25_Pos	inc/lpc18xx.h	29628;"	d
GPIO_PORT_PIN0_PORT26_Msk	inc/lpc18xx.h	29631;"	d
GPIO_PORT_PIN0_PORT26_Pos	inc/lpc18xx.h	29630;"	d
GPIO_PORT_PIN0_PORT27_Msk	inc/lpc18xx.h	29633;"	d
GPIO_PORT_PIN0_PORT27_Pos	inc/lpc18xx.h	29632;"	d
GPIO_PORT_PIN0_PORT28_Msk	inc/lpc18xx.h	29635;"	d
GPIO_PORT_PIN0_PORT28_Pos	inc/lpc18xx.h	29634;"	d
GPIO_PORT_PIN0_PORT29_Msk	inc/lpc18xx.h	29637;"	d
GPIO_PORT_PIN0_PORT29_Pos	inc/lpc18xx.h	29636;"	d
GPIO_PORT_PIN0_PORT2_Msk	inc/lpc18xx.h	29583;"	d
GPIO_PORT_PIN0_PORT2_Pos	inc/lpc18xx.h	29582;"	d
GPIO_PORT_PIN0_PORT30_Msk	inc/lpc18xx.h	29639;"	d
GPIO_PORT_PIN0_PORT30_Pos	inc/lpc18xx.h	29638;"	d
GPIO_PORT_PIN0_PORT31_Msk	inc/lpc18xx.h	29641;"	d
GPIO_PORT_PIN0_PORT31_Pos	inc/lpc18xx.h	29640;"	d
GPIO_PORT_PIN0_PORT3_Msk	inc/lpc18xx.h	29585;"	d
GPIO_PORT_PIN0_PORT3_Pos	inc/lpc18xx.h	29584;"	d
GPIO_PORT_PIN0_PORT4_Msk	inc/lpc18xx.h	29587;"	d
GPIO_PORT_PIN0_PORT4_Pos	inc/lpc18xx.h	29586;"	d
GPIO_PORT_PIN0_PORT5_Msk	inc/lpc18xx.h	29589;"	d
GPIO_PORT_PIN0_PORT5_Pos	inc/lpc18xx.h	29588;"	d
GPIO_PORT_PIN0_PORT6_Msk	inc/lpc18xx.h	29591;"	d
GPIO_PORT_PIN0_PORT6_Pos	inc/lpc18xx.h	29590;"	d
GPIO_PORT_PIN0_PORT7_Msk	inc/lpc18xx.h	29593;"	d
GPIO_PORT_PIN0_PORT7_Pos	inc/lpc18xx.h	29592;"	d
GPIO_PORT_PIN0_PORT8_Msk	inc/lpc18xx.h	29595;"	d
GPIO_PORT_PIN0_PORT8_Pos	inc/lpc18xx.h	29594;"	d
GPIO_PORT_PIN0_PORT9_Msk	inc/lpc18xx.h	29597;"	d
GPIO_PORT_PIN0_PORT9_Pos	inc/lpc18xx.h	29596;"	d
GPIO_PORT_PIN1_PORT0_Msk	inc/lpc18xx.h	29645;"	d
GPIO_PORT_PIN1_PORT0_Pos	inc/lpc18xx.h	29644;"	d
GPIO_PORT_PIN1_PORT10_Msk	inc/lpc18xx.h	29665;"	d
GPIO_PORT_PIN1_PORT10_Pos	inc/lpc18xx.h	29664;"	d
GPIO_PORT_PIN1_PORT11_Msk	inc/lpc18xx.h	29667;"	d
GPIO_PORT_PIN1_PORT11_Pos	inc/lpc18xx.h	29666;"	d
GPIO_PORT_PIN1_PORT12_Msk	inc/lpc18xx.h	29669;"	d
GPIO_PORT_PIN1_PORT12_Pos	inc/lpc18xx.h	29668;"	d
GPIO_PORT_PIN1_PORT13_Msk	inc/lpc18xx.h	29671;"	d
GPIO_PORT_PIN1_PORT13_Pos	inc/lpc18xx.h	29670;"	d
GPIO_PORT_PIN1_PORT14_Msk	inc/lpc18xx.h	29673;"	d
GPIO_PORT_PIN1_PORT14_Pos	inc/lpc18xx.h	29672;"	d
GPIO_PORT_PIN1_PORT15_Msk	inc/lpc18xx.h	29675;"	d
GPIO_PORT_PIN1_PORT15_Pos	inc/lpc18xx.h	29674;"	d
GPIO_PORT_PIN1_PORT16_Msk	inc/lpc18xx.h	29677;"	d
GPIO_PORT_PIN1_PORT16_Pos	inc/lpc18xx.h	29676;"	d
GPIO_PORT_PIN1_PORT17_Msk	inc/lpc18xx.h	29679;"	d
GPIO_PORT_PIN1_PORT17_Pos	inc/lpc18xx.h	29678;"	d
GPIO_PORT_PIN1_PORT18_Msk	inc/lpc18xx.h	29681;"	d
GPIO_PORT_PIN1_PORT18_Pos	inc/lpc18xx.h	29680;"	d
GPIO_PORT_PIN1_PORT19_Msk	inc/lpc18xx.h	29683;"	d
GPIO_PORT_PIN1_PORT19_Pos	inc/lpc18xx.h	29682;"	d
GPIO_PORT_PIN1_PORT1_Msk	inc/lpc18xx.h	29647;"	d
GPIO_PORT_PIN1_PORT1_Pos	inc/lpc18xx.h	29646;"	d
GPIO_PORT_PIN1_PORT20_Msk	inc/lpc18xx.h	29685;"	d
GPIO_PORT_PIN1_PORT20_Pos	inc/lpc18xx.h	29684;"	d
GPIO_PORT_PIN1_PORT21_Msk	inc/lpc18xx.h	29687;"	d
GPIO_PORT_PIN1_PORT21_Pos	inc/lpc18xx.h	29686;"	d
GPIO_PORT_PIN1_PORT22_Msk	inc/lpc18xx.h	29689;"	d
GPIO_PORT_PIN1_PORT22_Pos	inc/lpc18xx.h	29688;"	d
GPIO_PORT_PIN1_PORT23_Msk	inc/lpc18xx.h	29691;"	d
GPIO_PORT_PIN1_PORT23_Pos	inc/lpc18xx.h	29690;"	d
GPIO_PORT_PIN1_PORT24_Msk	inc/lpc18xx.h	29693;"	d
GPIO_PORT_PIN1_PORT24_Pos	inc/lpc18xx.h	29692;"	d
GPIO_PORT_PIN1_PORT25_Msk	inc/lpc18xx.h	29695;"	d
GPIO_PORT_PIN1_PORT25_Pos	inc/lpc18xx.h	29694;"	d
GPIO_PORT_PIN1_PORT26_Msk	inc/lpc18xx.h	29697;"	d
GPIO_PORT_PIN1_PORT26_Pos	inc/lpc18xx.h	29696;"	d
GPIO_PORT_PIN1_PORT27_Msk	inc/lpc18xx.h	29699;"	d
GPIO_PORT_PIN1_PORT27_Pos	inc/lpc18xx.h	29698;"	d
GPIO_PORT_PIN1_PORT28_Msk	inc/lpc18xx.h	29701;"	d
GPIO_PORT_PIN1_PORT28_Pos	inc/lpc18xx.h	29700;"	d
GPIO_PORT_PIN1_PORT29_Msk	inc/lpc18xx.h	29703;"	d
GPIO_PORT_PIN1_PORT29_Pos	inc/lpc18xx.h	29702;"	d
GPIO_PORT_PIN1_PORT2_Msk	inc/lpc18xx.h	29649;"	d
GPIO_PORT_PIN1_PORT2_Pos	inc/lpc18xx.h	29648;"	d
GPIO_PORT_PIN1_PORT30_Msk	inc/lpc18xx.h	29705;"	d
GPIO_PORT_PIN1_PORT30_Pos	inc/lpc18xx.h	29704;"	d
GPIO_PORT_PIN1_PORT31_Msk	inc/lpc18xx.h	29707;"	d
GPIO_PORT_PIN1_PORT31_Pos	inc/lpc18xx.h	29706;"	d
GPIO_PORT_PIN1_PORT3_Msk	inc/lpc18xx.h	29651;"	d
GPIO_PORT_PIN1_PORT3_Pos	inc/lpc18xx.h	29650;"	d
GPIO_PORT_PIN1_PORT4_Msk	inc/lpc18xx.h	29653;"	d
GPIO_PORT_PIN1_PORT4_Pos	inc/lpc18xx.h	29652;"	d
GPIO_PORT_PIN1_PORT5_Msk	inc/lpc18xx.h	29655;"	d
GPIO_PORT_PIN1_PORT5_Pos	inc/lpc18xx.h	29654;"	d
GPIO_PORT_PIN1_PORT6_Msk	inc/lpc18xx.h	29657;"	d
GPIO_PORT_PIN1_PORT6_Pos	inc/lpc18xx.h	29656;"	d
GPIO_PORT_PIN1_PORT7_Msk	inc/lpc18xx.h	29659;"	d
GPIO_PORT_PIN1_PORT7_Pos	inc/lpc18xx.h	29658;"	d
GPIO_PORT_PIN1_PORT8_Msk	inc/lpc18xx.h	29661;"	d
GPIO_PORT_PIN1_PORT8_Pos	inc/lpc18xx.h	29660;"	d
GPIO_PORT_PIN1_PORT9_Msk	inc/lpc18xx.h	29663;"	d
GPIO_PORT_PIN1_PORT9_Pos	inc/lpc18xx.h	29662;"	d
GPIO_PORT_PIN2_PORT0_Msk	inc/lpc18xx.h	29711;"	d
GPIO_PORT_PIN2_PORT0_Pos	inc/lpc18xx.h	29710;"	d
GPIO_PORT_PIN2_PORT10_Msk	inc/lpc18xx.h	29731;"	d
GPIO_PORT_PIN2_PORT10_Pos	inc/lpc18xx.h	29730;"	d
GPIO_PORT_PIN2_PORT11_Msk	inc/lpc18xx.h	29733;"	d
GPIO_PORT_PIN2_PORT11_Pos	inc/lpc18xx.h	29732;"	d
GPIO_PORT_PIN2_PORT12_Msk	inc/lpc18xx.h	29735;"	d
GPIO_PORT_PIN2_PORT12_Pos	inc/lpc18xx.h	29734;"	d
GPIO_PORT_PIN2_PORT13_Msk	inc/lpc18xx.h	29737;"	d
GPIO_PORT_PIN2_PORT13_Pos	inc/lpc18xx.h	29736;"	d
GPIO_PORT_PIN2_PORT14_Msk	inc/lpc18xx.h	29739;"	d
GPIO_PORT_PIN2_PORT14_Pos	inc/lpc18xx.h	29738;"	d
GPIO_PORT_PIN2_PORT15_Msk	inc/lpc18xx.h	29741;"	d
GPIO_PORT_PIN2_PORT15_Pos	inc/lpc18xx.h	29740;"	d
GPIO_PORT_PIN2_PORT16_Msk	inc/lpc18xx.h	29743;"	d
GPIO_PORT_PIN2_PORT16_Pos	inc/lpc18xx.h	29742;"	d
GPIO_PORT_PIN2_PORT17_Msk	inc/lpc18xx.h	29745;"	d
GPIO_PORT_PIN2_PORT17_Pos	inc/lpc18xx.h	29744;"	d
GPIO_PORT_PIN2_PORT18_Msk	inc/lpc18xx.h	29747;"	d
GPIO_PORT_PIN2_PORT18_Pos	inc/lpc18xx.h	29746;"	d
GPIO_PORT_PIN2_PORT19_Msk	inc/lpc18xx.h	29749;"	d
GPIO_PORT_PIN2_PORT19_Pos	inc/lpc18xx.h	29748;"	d
GPIO_PORT_PIN2_PORT1_Msk	inc/lpc18xx.h	29713;"	d
GPIO_PORT_PIN2_PORT1_Pos	inc/lpc18xx.h	29712;"	d
GPIO_PORT_PIN2_PORT20_Msk	inc/lpc18xx.h	29751;"	d
GPIO_PORT_PIN2_PORT20_Pos	inc/lpc18xx.h	29750;"	d
GPIO_PORT_PIN2_PORT21_Msk	inc/lpc18xx.h	29753;"	d
GPIO_PORT_PIN2_PORT21_Pos	inc/lpc18xx.h	29752;"	d
GPIO_PORT_PIN2_PORT22_Msk	inc/lpc18xx.h	29755;"	d
GPIO_PORT_PIN2_PORT22_Pos	inc/lpc18xx.h	29754;"	d
GPIO_PORT_PIN2_PORT23_Msk	inc/lpc18xx.h	29757;"	d
GPIO_PORT_PIN2_PORT23_Pos	inc/lpc18xx.h	29756;"	d
GPIO_PORT_PIN2_PORT24_Msk	inc/lpc18xx.h	29759;"	d
GPIO_PORT_PIN2_PORT24_Pos	inc/lpc18xx.h	29758;"	d
GPIO_PORT_PIN2_PORT25_Msk	inc/lpc18xx.h	29761;"	d
GPIO_PORT_PIN2_PORT25_Pos	inc/lpc18xx.h	29760;"	d
GPIO_PORT_PIN2_PORT26_Msk	inc/lpc18xx.h	29763;"	d
GPIO_PORT_PIN2_PORT26_Pos	inc/lpc18xx.h	29762;"	d
GPIO_PORT_PIN2_PORT27_Msk	inc/lpc18xx.h	29765;"	d
GPIO_PORT_PIN2_PORT27_Pos	inc/lpc18xx.h	29764;"	d
GPIO_PORT_PIN2_PORT28_Msk	inc/lpc18xx.h	29767;"	d
GPIO_PORT_PIN2_PORT28_Pos	inc/lpc18xx.h	29766;"	d
GPIO_PORT_PIN2_PORT29_Msk	inc/lpc18xx.h	29769;"	d
GPIO_PORT_PIN2_PORT29_Pos	inc/lpc18xx.h	29768;"	d
GPIO_PORT_PIN2_PORT2_Msk	inc/lpc18xx.h	29715;"	d
GPIO_PORT_PIN2_PORT2_Pos	inc/lpc18xx.h	29714;"	d
GPIO_PORT_PIN2_PORT30_Msk	inc/lpc18xx.h	29771;"	d
GPIO_PORT_PIN2_PORT30_Pos	inc/lpc18xx.h	29770;"	d
GPIO_PORT_PIN2_PORT31_Msk	inc/lpc18xx.h	29773;"	d
GPIO_PORT_PIN2_PORT31_Pos	inc/lpc18xx.h	29772;"	d
GPIO_PORT_PIN2_PORT3_Msk	inc/lpc18xx.h	29717;"	d
GPIO_PORT_PIN2_PORT3_Pos	inc/lpc18xx.h	29716;"	d
GPIO_PORT_PIN2_PORT4_Msk	inc/lpc18xx.h	29719;"	d
GPIO_PORT_PIN2_PORT4_Pos	inc/lpc18xx.h	29718;"	d
GPIO_PORT_PIN2_PORT5_Msk	inc/lpc18xx.h	29721;"	d
GPIO_PORT_PIN2_PORT5_Pos	inc/lpc18xx.h	29720;"	d
GPIO_PORT_PIN2_PORT6_Msk	inc/lpc18xx.h	29723;"	d
GPIO_PORT_PIN2_PORT6_Pos	inc/lpc18xx.h	29722;"	d
GPIO_PORT_PIN2_PORT7_Msk	inc/lpc18xx.h	29725;"	d
GPIO_PORT_PIN2_PORT7_Pos	inc/lpc18xx.h	29724;"	d
GPIO_PORT_PIN2_PORT8_Msk	inc/lpc18xx.h	29727;"	d
GPIO_PORT_PIN2_PORT8_Pos	inc/lpc18xx.h	29726;"	d
GPIO_PORT_PIN2_PORT9_Msk	inc/lpc18xx.h	29729;"	d
GPIO_PORT_PIN2_PORT9_Pos	inc/lpc18xx.h	29728;"	d
GPIO_PORT_PIN3_PORT0_Msk	inc/lpc18xx.h	29777;"	d
GPIO_PORT_PIN3_PORT0_Pos	inc/lpc18xx.h	29776;"	d
GPIO_PORT_PIN3_PORT10_Msk	inc/lpc18xx.h	29797;"	d
GPIO_PORT_PIN3_PORT10_Pos	inc/lpc18xx.h	29796;"	d
GPIO_PORT_PIN3_PORT11_Msk	inc/lpc18xx.h	29799;"	d
GPIO_PORT_PIN3_PORT11_Pos	inc/lpc18xx.h	29798;"	d
GPIO_PORT_PIN3_PORT12_Msk	inc/lpc18xx.h	29801;"	d
GPIO_PORT_PIN3_PORT12_Pos	inc/lpc18xx.h	29800;"	d
GPIO_PORT_PIN3_PORT13_Msk	inc/lpc18xx.h	29803;"	d
GPIO_PORT_PIN3_PORT13_Pos	inc/lpc18xx.h	29802;"	d
GPIO_PORT_PIN3_PORT14_Msk	inc/lpc18xx.h	29805;"	d
GPIO_PORT_PIN3_PORT14_Pos	inc/lpc18xx.h	29804;"	d
GPIO_PORT_PIN3_PORT15_Msk	inc/lpc18xx.h	29807;"	d
GPIO_PORT_PIN3_PORT15_Pos	inc/lpc18xx.h	29806;"	d
GPIO_PORT_PIN3_PORT16_Msk	inc/lpc18xx.h	29809;"	d
GPIO_PORT_PIN3_PORT16_Pos	inc/lpc18xx.h	29808;"	d
GPIO_PORT_PIN3_PORT17_Msk	inc/lpc18xx.h	29811;"	d
GPIO_PORT_PIN3_PORT17_Pos	inc/lpc18xx.h	29810;"	d
GPIO_PORT_PIN3_PORT18_Msk	inc/lpc18xx.h	29813;"	d
GPIO_PORT_PIN3_PORT18_Pos	inc/lpc18xx.h	29812;"	d
GPIO_PORT_PIN3_PORT19_Msk	inc/lpc18xx.h	29815;"	d
GPIO_PORT_PIN3_PORT19_Pos	inc/lpc18xx.h	29814;"	d
GPIO_PORT_PIN3_PORT1_Msk	inc/lpc18xx.h	29779;"	d
GPIO_PORT_PIN3_PORT1_Pos	inc/lpc18xx.h	29778;"	d
GPIO_PORT_PIN3_PORT20_Msk	inc/lpc18xx.h	29817;"	d
GPIO_PORT_PIN3_PORT20_Pos	inc/lpc18xx.h	29816;"	d
GPIO_PORT_PIN3_PORT21_Msk	inc/lpc18xx.h	29819;"	d
GPIO_PORT_PIN3_PORT21_Pos	inc/lpc18xx.h	29818;"	d
GPIO_PORT_PIN3_PORT22_Msk	inc/lpc18xx.h	29821;"	d
GPIO_PORT_PIN3_PORT22_Pos	inc/lpc18xx.h	29820;"	d
GPIO_PORT_PIN3_PORT23_Msk	inc/lpc18xx.h	29823;"	d
GPIO_PORT_PIN3_PORT23_Pos	inc/lpc18xx.h	29822;"	d
GPIO_PORT_PIN3_PORT24_Msk	inc/lpc18xx.h	29825;"	d
GPIO_PORT_PIN3_PORT24_Pos	inc/lpc18xx.h	29824;"	d
GPIO_PORT_PIN3_PORT25_Msk	inc/lpc18xx.h	29827;"	d
GPIO_PORT_PIN3_PORT25_Pos	inc/lpc18xx.h	29826;"	d
GPIO_PORT_PIN3_PORT26_Msk	inc/lpc18xx.h	29829;"	d
GPIO_PORT_PIN3_PORT26_Pos	inc/lpc18xx.h	29828;"	d
GPIO_PORT_PIN3_PORT27_Msk	inc/lpc18xx.h	29831;"	d
GPIO_PORT_PIN3_PORT27_Pos	inc/lpc18xx.h	29830;"	d
GPIO_PORT_PIN3_PORT28_Msk	inc/lpc18xx.h	29833;"	d
GPIO_PORT_PIN3_PORT28_Pos	inc/lpc18xx.h	29832;"	d
GPIO_PORT_PIN3_PORT29_Msk	inc/lpc18xx.h	29835;"	d
GPIO_PORT_PIN3_PORT29_Pos	inc/lpc18xx.h	29834;"	d
GPIO_PORT_PIN3_PORT2_Msk	inc/lpc18xx.h	29781;"	d
GPIO_PORT_PIN3_PORT2_Pos	inc/lpc18xx.h	29780;"	d
GPIO_PORT_PIN3_PORT30_Msk	inc/lpc18xx.h	29837;"	d
GPIO_PORT_PIN3_PORT30_Pos	inc/lpc18xx.h	29836;"	d
GPIO_PORT_PIN3_PORT31_Msk	inc/lpc18xx.h	29839;"	d
GPIO_PORT_PIN3_PORT31_Pos	inc/lpc18xx.h	29838;"	d
GPIO_PORT_PIN3_PORT3_Msk	inc/lpc18xx.h	29783;"	d
GPIO_PORT_PIN3_PORT3_Pos	inc/lpc18xx.h	29782;"	d
GPIO_PORT_PIN3_PORT4_Msk	inc/lpc18xx.h	29785;"	d
GPIO_PORT_PIN3_PORT4_Pos	inc/lpc18xx.h	29784;"	d
GPIO_PORT_PIN3_PORT5_Msk	inc/lpc18xx.h	29787;"	d
GPIO_PORT_PIN3_PORT5_Pos	inc/lpc18xx.h	29786;"	d
GPIO_PORT_PIN3_PORT6_Msk	inc/lpc18xx.h	29789;"	d
GPIO_PORT_PIN3_PORT6_Pos	inc/lpc18xx.h	29788;"	d
GPIO_PORT_PIN3_PORT7_Msk	inc/lpc18xx.h	29791;"	d
GPIO_PORT_PIN3_PORT7_Pos	inc/lpc18xx.h	29790;"	d
GPIO_PORT_PIN3_PORT8_Msk	inc/lpc18xx.h	29793;"	d
GPIO_PORT_PIN3_PORT8_Pos	inc/lpc18xx.h	29792;"	d
GPIO_PORT_PIN3_PORT9_Msk	inc/lpc18xx.h	29795;"	d
GPIO_PORT_PIN3_PORT9_Pos	inc/lpc18xx.h	29794;"	d
GPIO_PORT_PIN4_PORT0_Msk	inc/lpc18xx.h	29843;"	d
GPIO_PORT_PIN4_PORT0_Pos	inc/lpc18xx.h	29842;"	d
GPIO_PORT_PIN4_PORT10_Msk	inc/lpc18xx.h	29863;"	d
GPIO_PORT_PIN4_PORT10_Pos	inc/lpc18xx.h	29862;"	d
GPIO_PORT_PIN4_PORT11_Msk	inc/lpc18xx.h	29865;"	d
GPIO_PORT_PIN4_PORT11_Pos	inc/lpc18xx.h	29864;"	d
GPIO_PORT_PIN4_PORT12_Msk	inc/lpc18xx.h	29867;"	d
GPIO_PORT_PIN4_PORT12_Pos	inc/lpc18xx.h	29866;"	d
GPIO_PORT_PIN4_PORT13_Msk	inc/lpc18xx.h	29869;"	d
GPIO_PORT_PIN4_PORT13_Pos	inc/lpc18xx.h	29868;"	d
GPIO_PORT_PIN4_PORT14_Msk	inc/lpc18xx.h	29871;"	d
GPIO_PORT_PIN4_PORT14_Pos	inc/lpc18xx.h	29870;"	d
GPIO_PORT_PIN4_PORT15_Msk	inc/lpc18xx.h	29873;"	d
GPIO_PORT_PIN4_PORT15_Pos	inc/lpc18xx.h	29872;"	d
GPIO_PORT_PIN4_PORT16_Msk	inc/lpc18xx.h	29875;"	d
GPIO_PORT_PIN4_PORT16_Pos	inc/lpc18xx.h	29874;"	d
GPIO_PORT_PIN4_PORT17_Msk	inc/lpc18xx.h	29877;"	d
GPIO_PORT_PIN4_PORT17_Pos	inc/lpc18xx.h	29876;"	d
GPIO_PORT_PIN4_PORT18_Msk	inc/lpc18xx.h	29879;"	d
GPIO_PORT_PIN4_PORT18_Pos	inc/lpc18xx.h	29878;"	d
GPIO_PORT_PIN4_PORT19_Msk	inc/lpc18xx.h	29881;"	d
GPIO_PORT_PIN4_PORT19_Pos	inc/lpc18xx.h	29880;"	d
GPIO_PORT_PIN4_PORT1_Msk	inc/lpc18xx.h	29845;"	d
GPIO_PORT_PIN4_PORT1_Pos	inc/lpc18xx.h	29844;"	d
GPIO_PORT_PIN4_PORT20_Msk	inc/lpc18xx.h	29883;"	d
GPIO_PORT_PIN4_PORT20_Pos	inc/lpc18xx.h	29882;"	d
GPIO_PORT_PIN4_PORT21_Msk	inc/lpc18xx.h	29885;"	d
GPIO_PORT_PIN4_PORT21_Pos	inc/lpc18xx.h	29884;"	d
GPIO_PORT_PIN4_PORT22_Msk	inc/lpc18xx.h	29887;"	d
GPIO_PORT_PIN4_PORT22_Pos	inc/lpc18xx.h	29886;"	d
GPIO_PORT_PIN4_PORT23_Msk	inc/lpc18xx.h	29889;"	d
GPIO_PORT_PIN4_PORT23_Pos	inc/lpc18xx.h	29888;"	d
GPIO_PORT_PIN4_PORT24_Msk	inc/lpc18xx.h	29891;"	d
GPIO_PORT_PIN4_PORT24_Pos	inc/lpc18xx.h	29890;"	d
GPIO_PORT_PIN4_PORT25_Msk	inc/lpc18xx.h	29893;"	d
GPIO_PORT_PIN4_PORT25_Pos	inc/lpc18xx.h	29892;"	d
GPIO_PORT_PIN4_PORT26_Msk	inc/lpc18xx.h	29895;"	d
GPIO_PORT_PIN4_PORT26_Pos	inc/lpc18xx.h	29894;"	d
GPIO_PORT_PIN4_PORT27_Msk	inc/lpc18xx.h	29897;"	d
GPIO_PORT_PIN4_PORT27_Pos	inc/lpc18xx.h	29896;"	d
GPIO_PORT_PIN4_PORT28_Msk	inc/lpc18xx.h	29899;"	d
GPIO_PORT_PIN4_PORT28_Pos	inc/lpc18xx.h	29898;"	d
GPIO_PORT_PIN4_PORT29_Msk	inc/lpc18xx.h	29901;"	d
GPIO_PORT_PIN4_PORT29_Pos	inc/lpc18xx.h	29900;"	d
GPIO_PORT_PIN4_PORT2_Msk	inc/lpc18xx.h	29847;"	d
GPIO_PORT_PIN4_PORT2_Pos	inc/lpc18xx.h	29846;"	d
GPIO_PORT_PIN4_PORT30_Msk	inc/lpc18xx.h	29903;"	d
GPIO_PORT_PIN4_PORT30_Pos	inc/lpc18xx.h	29902;"	d
GPIO_PORT_PIN4_PORT31_Msk	inc/lpc18xx.h	29905;"	d
GPIO_PORT_PIN4_PORT31_Pos	inc/lpc18xx.h	29904;"	d
GPIO_PORT_PIN4_PORT3_Msk	inc/lpc18xx.h	29849;"	d
GPIO_PORT_PIN4_PORT3_Pos	inc/lpc18xx.h	29848;"	d
GPIO_PORT_PIN4_PORT4_Msk	inc/lpc18xx.h	29851;"	d
GPIO_PORT_PIN4_PORT4_Pos	inc/lpc18xx.h	29850;"	d
GPIO_PORT_PIN4_PORT5_Msk	inc/lpc18xx.h	29853;"	d
GPIO_PORT_PIN4_PORT5_Pos	inc/lpc18xx.h	29852;"	d
GPIO_PORT_PIN4_PORT6_Msk	inc/lpc18xx.h	29855;"	d
GPIO_PORT_PIN4_PORT6_Pos	inc/lpc18xx.h	29854;"	d
GPIO_PORT_PIN4_PORT7_Msk	inc/lpc18xx.h	29857;"	d
GPIO_PORT_PIN4_PORT7_Pos	inc/lpc18xx.h	29856;"	d
GPIO_PORT_PIN4_PORT8_Msk	inc/lpc18xx.h	29859;"	d
GPIO_PORT_PIN4_PORT8_Pos	inc/lpc18xx.h	29858;"	d
GPIO_PORT_PIN4_PORT9_Msk	inc/lpc18xx.h	29861;"	d
GPIO_PORT_PIN4_PORT9_Pos	inc/lpc18xx.h	29860;"	d
GPIO_PORT_PIN5_PORT0_Msk	inc/lpc18xx.h	29909;"	d
GPIO_PORT_PIN5_PORT0_Pos	inc/lpc18xx.h	29908;"	d
GPIO_PORT_PIN5_PORT10_Msk	inc/lpc18xx.h	29929;"	d
GPIO_PORT_PIN5_PORT10_Pos	inc/lpc18xx.h	29928;"	d
GPIO_PORT_PIN5_PORT11_Msk	inc/lpc18xx.h	29931;"	d
GPIO_PORT_PIN5_PORT11_Pos	inc/lpc18xx.h	29930;"	d
GPIO_PORT_PIN5_PORT12_Msk	inc/lpc18xx.h	29933;"	d
GPIO_PORT_PIN5_PORT12_Pos	inc/lpc18xx.h	29932;"	d
GPIO_PORT_PIN5_PORT13_Msk	inc/lpc18xx.h	29935;"	d
GPIO_PORT_PIN5_PORT13_Pos	inc/lpc18xx.h	29934;"	d
GPIO_PORT_PIN5_PORT14_Msk	inc/lpc18xx.h	29937;"	d
GPIO_PORT_PIN5_PORT14_Pos	inc/lpc18xx.h	29936;"	d
GPIO_PORT_PIN5_PORT15_Msk	inc/lpc18xx.h	29939;"	d
GPIO_PORT_PIN5_PORT15_Pos	inc/lpc18xx.h	29938;"	d
GPIO_PORT_PIN5_PORT16_Msk	inc/lpc18xx.h	29941;"	d
GPIO_PORT_PIN5_PORT16_Pos	inc/lpc18xx.h	29940;"	d
GPIO_PORT_PIN5_PORT17_Msk	inc/lpc18xx.h	29943;"	d
GPIO_PORT_PIN5_PORT17_Pos	inc/lpc18xx.h	29942;"	d
GPIO_PORT_PIN5_PORT18_Msk	inc/lpc18xx.h	29945;"	d
GPIO_PORT_PIN5_PORT18_Pos	inc/lpc18xx.h	29944;"	d
GPIO_PORT_PIN5_PORT19_Msk	inc/lpc18xx.h	29947;"	d
GPIO_PORT_PIN5_PORT19_Pos	inc/lpc18xx.h	29946;"	d
GPIO_PORT_PIN5_PORT1_Msk	inc/lpc18xx.h	29911;"	d
GPIO_PORT_PIN5_PORT1_Pos	inc/lpc18xx.h	29910;"	d
GPIO_PORT_PIN5_PORT20_Msk	inc/lpc18xx.h	29949;"	d
GPIO_PORT_PIN5_PORT20_Pos	inc/lpc18xx.h	29948;"	d
GPIO_PORT_PIN5_PORT21_Msk	inc/lpc18xx.h	29951;"	d
GPIO_PORT_PIN5_PORT21_Pos	inc/lpc18xx.h	29950;"	d
GPIO_PORT_PIN5_PORT22_Msk	inc/lpc18xx.h	29953;"	d
GPIO_PORT_PIN5_PORT22_Pos	inc/lpc18xx.h	29952;"	d
GPIO_PORT_PIN5_PORT23_Msk	inc/lpc18xx.h	29955;"	d
GPIO_PORT_PIN5_PORT23_Pos	inc/lpc18xx.h	29954;"	d
GPIO_PORT_PIN5_PORT24_Msk	inc/lpc18xx.h	29957;"	d
GPIO_PORT_PIN5_PORT24_Pos	inc/lpc18xx.h	29956;"	d
GPIO_PORT_PIN5_PORT25_Msk	inc/lpc18xx.h	29959;"	d
GPIO_PORT_PIN5_PORT25_Pos	inc/lpc18xx.h	29958;"	d
GPIO_PORT_PIN5_PORT26_Msk	inc/lpc18xx.h	29961;"	d
GPIO_PORT_PIN5_PORT26_Pos	inc/lpc18xx.h	29960;"	d
GPIO_PORT_PIN5_PORT27_Msk	inc/lpc18xx.h	29963;"	d
GPIO_PORT_PIN5_PORT27_Pos	inc/lpc18xx.h	29962;"	d
GPIO_PORT_PIN5_PORT28_Msk	inc/lpc18xx.h	29965;"	d
GPIO_PORT_PIN5_PORT28_Pos	inc/lpc18xx.h	29964;"	d
GPIO_PORT_PIN5_PORT29_Msk	inc/lpc18xx.h	29967;"	d
GPIO_PORT_PIN5_PORT29_Pos	inc/lpc18xx.h	29966;"	d
GPIO_PORT_PIN5_PORT2_Msk	inc/lpc18xx.h	29913;"	d
GPIO_PORT_PIN5_PORT2_Pos	inc/lpc18xx.h	29912;"	d
GPIO_PORT_PIN5_PORT30_Msk	inc/lpc18xx.h	29969;"	d
GPIO_PORT_PIN5_PORT30_Pos	inc/lpc18xx.h	29968;"	d
GPIO_PORT_PIN5_PORT31_Msk	inc/lpc18xx.h	29971;"	d
GPIO_PORT_PIN5_PORT31_Pos	inc/lpc18xx.h	29970;"	d
GPIO_PORT_PIN5_PORT3_Msk	inc/lpc18xx.h	29915;"	d
GPIO_PORT_PIN5_PORT3_Pos	inc/lpc18xx.h	29914;"	d
GPIO_PORT_PIN5_PORT4_Msk	inc/lpc18xx.h	29917;"	d
GPIO_PORT_PIN5_PORT4_Pos	inc/lpc18xx.h	29916;"	d
GPIO_PORT_PIN5_PORT5_Msk	inc/lpc18xx.h	29919;"	d
GPIO_PORT_PIN5_PORT5_Pos	inc/lpc18xx.h	29918;"	d
GPIO_PORT_PIN5_PORT6_Msk	inc/lpc18xx.h	29921;"	d
GPIO_PORT_PIN5_PORT6_Pos	inc/lpc18xx.h	29920;"	d
GPIO_PORT_PIN5_PORT7_Msk	inc/lpc18xx.h	29923;"	d
GPIO_PORT_PIN5_PORT7_Pos	inc/lpc18xx.h	29922;"	d
GPIO_PORT_PIN5_PORT8_Msk	inc/lpc18xx.h	29925;"	d
GPIO_PORT_PIN5_PORT8_Pos	inc/lpc18xx.h	29924;"	d
GPIO_PORT_PIN5_PORT9_Msk	inc/lpc18xx.h	29927;"	d
GPIO_PORT_PIN5_PORT9_Pos	inc/lpc18xx.h	29926;"	d
GPIO_PORT_PIN6_PORT0_Msk	inc/lpc18xx.h	29975;"	d
GPIO_PORT_PIN6_PORT0_Pos	inc/lpc18xx.h	29974;"	d
GPIO_PORT_PIN6_PORT10_Msk	inc/lpc18xx.h	29995;"	d
GPIO_PORT_PIN6_PORT10_Pos	inc/lpc18xx.h	29994;"	d
GPIO_PORT_PIN6_PORT11_Msk	inc/lpc18xx.h	29997;"	d
GPIO_PORT_PIN6_PORT11_Pos	inc/lpc18xx.h	29996;"	d
GPIO_PORT_PIN6_PORT12_Msk	inc/lpc18xx.h	29999;"	d
GPIO_PORT_PIN6_PORT12_Pos	inc/lpc18xx.h	29998;"	d
GPIO_PORT_PIN6_PORT13_Msk	inc/lpc18xx.h	30001;"	d
GPIO_PORT_PIN6_PORT13_Pos	inc/lpc18xx.h	30000;"	d
GPIO_PORT_PIN6_PORT14_Msk	inc/lpc18xx.h	30003;"	d
GPIO_PORT_PIN6_PORT14_Pos	inc/lpc18xx.h	30002;"	d
GPIO_PORT_PIN6_PORT15_Msk	inc/lpc18xx.h	30005;"	d
GPIO_PORT_PIN6_PORT15_Pos	inc/lpc18xx.h	30004;"	d
GPIO_PORT_PIN6_PORT16_Msk	inc/lpc18xx.h	30007;"	d
GPIO_PORT_PIN6_PORT16_Pos	inc/lpc18xx.h	30006;"	d
GPIO_PORT_PIN6_PORT17_Msk	inc/lpc18xx.h	30009;"	d
GPIO_PORT_PIN6_PORT17_Pos	inc/lpc18xx.h	30008;"	d
GPIO_PORT_PIN6_PORT18_Msk	inc/lpc18xx.h	30011;"	d
GPIO_PORT_PIN6_PORT18_Pos	inc/lpc18xx.h	30010;"	d
GPIO_PORT_PIN6_PORT19_Msk	inc/lpc18xx.h	30013;"	d
GPIO_PORT_PIN6_PORT19_Pos	inc/lpc18xx.h	30012;"	d
GPIO_PORT_PIN6_PORT1_Msk	inc/lpc18xx.h	29977;"	d
GPIO_PORT_PIN6_PORT1_Pos	inc/lpc18xx.h	29976;"	d
GPIO_PORT_PIN6_PORT20_Msk	inc/lpc18xx.h	30015;"	d
GPIO_PORT_PIN6_PORT20_Pos	inc/lpc18xx.h	30014;"	d
GPIO_PORT_PIN6_PORT21_Msk	inc/lpc18xx.h	30017;"	d
GPIO_PORT_PIN6_PORT21_Pos	inc/lpc18xx.h	30016;"	d
GPIO_PORT_PIN6_PORT22_Msk	inc/lpc18xx.h	30019;"	d
GPIO_PORT_PIN6_PORT22_Pos	inc/lpc18xx.h	30018;"	d
GPIO_PORT_PIN6_PORT23_Msk	inc/lpc18xx.h	30021;"	d
GPIO_PORT_PIN6_PORT23_Pos	inc/lpc18xx.h	30020;"	d
GPIO_PORT_PIN6_PORT24_Msk	inc/lpc18xx.h	30023;"	d
GPIO_PORT_PIN6_PORT24_Pos	inc/lpc18xx.h	30022;"	d
GPIO_PORT_PIN6_PORT25_Msk	inc/lpc18xx.h	30025;"	d
GPIO_PORT_PIN6_PORT25_Pos	inc/lpc18xx.h	30024;"	d
GPIO_PORT_PIN6_PORT26_Msk	inc/lpc18xx.h	30027;"	d
GPIO_PORT_PIN6_PORT26_Pos	inc/lpc18xx.h	30026;"	d
GPIO_PORT_PIN6_PORT27_Msk	inc/lpc18xx.h	30029;"	d
GPIO_PORT_PIN6_PORT27_Pos	inc/lpc18xx.h	30028;"	d
GPIO_PORT_PIN6_PORT28_Msk	inc/lpc18xx.h	30031;"	d
GPIO_PORT_PIN6_PORT28_Pos	inc/lpc18xx.h	30030;"	d
GPIO_PORT_PIN6_PORT29_Msk	inc/lpc18xx.h	30033;"	d
GPIO_PORT_PIN6_PORT29_Pos	inc/lpc18xx.h	30032;"	d
GPIO_PORT_PIN6_PORT2_Msk	inc/lpc18xx.h	29979;"	d
GPIO_PORT_PIN6_PORT2_Pos	inc/lpc18xx.h	29978;"	d
GPIO_PORT_PIN6_PORT30_Msk	inc/lpc18xx.h	30035;"	d
GPIO_PORT_PIN6_PORT30_Pos	inc/lpc18xx.h	30034;"	d
GPIO_PORT_PIN6_PORT31_Msk	inc/lpc18xx.h	30037;"	d
GPIO_PORT_PIN6_PORT31_Pos	inc/lpc18xx.h	30036;"	d
GPIO_PORT_PIN6_PORT3_Msk	inc/lpc18xx.h	29981;"	d
GPIO_PORT_PIN6_PORT3_Pos	inc/lpc18xx.h	29980;"	d
GPIO_PORT_PIN6_PORT4_Msk	inc/lpc18xx.h	29983;"	d
GPIO_PORT_PIN6_PORT4_Pos	inc/lpc18xx.h	29982;"	d
GPIO_PORT_PIN6_PORT5_Msk	inc/lpc18xx.h	29985;"	d
GPIO_PORT_PIN6_PORT5_Pos	inc/lpc18xx.h	29984;"	d
GPIO_PORT_PIN6_PORT6_Msk	inc/lpc18xx.h	29987;"	d
GPIO_PORT_PIN6_PORT6_Pos	inc/lpc18xx.h	29986;"	d
GPIO_PORT_PIN6_PORT7_Msk	inc/lpc18xx.h	29989;"	d
GPIO_PORT_PIN6_PORT7_Pos	inc/lpc18xx.h	29988;"	d
GPIO_PORT_PIN6_PORT8_Msk	inc/lpc18xx.h	29991;"	d
GPIO_PORT_PIN6_PORT8_Pos	inc/lpc18xx.h	29990;"	d
GPIO_PORT_PIN6_PORT9_Msk	inc/lpc18xx.h	29993;"	d
GPIO_PORT_PIN6_PORT9_Pos	inc/lpc18xx.h	29992;"	d
GPIO_PORT_PIN7_PORT0_Msk	inc/lpc18xx.h	30041;"	d
GPIO_PORT_PIN7_PORT0_Pos	inc/lpc18xx.h	30040;"	d
GPIO_PORT_PIN7_PORT10_Msk	inc/lpc18xx.h	30061;"	d
GPIO_PORT_PIN7_PORT10_Pos	inc/lpc18xx.h	30060;"	d
GPIO_PORT_PIN7_PORT11_Msk	inc/lpc18xx.h	30063;"	d
GPIO_PORT_PIN7_PORT11_Pos	inc/lpc18xx.h	30062;"	d
GPIO_PORT_PIN7_PORT12_Msk	inc/lpc18xx.h	30065;"	d
GPIO_PORT_PIN7_PORT12_Pos	inc/lpc18xx.h	30064;"	d
GPIO_PORT_PIN7_PORT13_Msk	inc/lpc18xx.h	30067;"	d
GPIO_PORT_PIN7_PORT13_Pos	inc/lpc18xx.h	30066;"	d
GPIO_PORT_PIN7_PORT14_Msk	inc/lpc18xx.h	30069;"	d
GPIO_PORT_PIN7_PORT14_Pos	inc/lpc18xx.h	30068;"	d
GPIO_PORT_PIN7_PORT15_Msk	inc/lpc18xx.h	30071;"	d
GPIO_PORT_PIN7_PORT15_Pos	inc/lpc18xx.h	30070;"	d
GPIO_PORT_PIN7_PORT16_Msk	inc/lpc18xx.h	30073;"	d
GPIO_PORT_PIN7_PORT16_Pos	inc/lpc18xx.h	30072;"	d
GPIO_PORT_PIN7_PORT17_Msk	inc/lpc18xx.h	30075;"	d
GPIO_PORT_PIN7_PORT17_Pos	inc/lpc18xx.h	30074;"	d
GPIO_PORT_PIN7_PORT18_Msk	inc/lpc18xx.h	30077;"	d
GPIO_PORT_PIN7_PORT18_Pos	inc/lpc18xx.h	30076;"	d
GPIO_PORT_PIN7_PORT19_Msk	inc/lpc18xx.h	30079;"	d
GPIO_PORT_PIN7_PORT19_Pos	inc/lpc18xx.h	30078;"	d
GPIO_PORT_PIN7_PORT1_Msk	inc/lpc18xx.h	30043;"	d
GPIO_PORT_PIN7_PORT1_Pos	inc/lpc18xx.h	30042;"	d
GPIO_PORT_PIN7_PORT20_Msk	inc/lpc18xx.h	30081;"	d
GPIO_PORT_PIN7_PORT20_Pos	inc/lpc18xx.h	30080;"	d
GPIO_PORT_PIN7_PORT21_Msk	inc/lpc18xx.h	30083;"	d
GPIO_PORT_PIN7_PORT21_Pos	inc/lpc18xx.h	30082;"	d
GPIO_PORT_PIN7_PORT22_Msk	inc/lpc18xx.h	30085;"	d
GPIO_PORT_PIN7_PORT22_Pos	inc/lpc18xx.h	30084;"	d
GPIO_PORT_PIN7_PORT23_Msk	inc/lpc18xx.h	30087;"	d
GPIO_PORT_PIN7_PORT23_Pos	inc/lpc18xx.h	30086;"	d
GPIO_PORT_PIN7_PORT24_Msk	inc/lpc18xx.h	30089;"	d
GPIO_PORT_PIN7_PORT24_Pos	inc/lpc18xx.h	30088;"	d
GPIO_PORT_PIN7_PORT25_Msk	inc/lpc18xx.h	30091;"	d
GPIO_PORT_PIN7_PORT25_Pos	inc/lpc18xx.h	30090;"	d
GPIO_PORT_PIN7_PORT26_Msk	inc/lpc18xx.h	30093;"	d
GPIO_PORT_PIN7_PORT26_Pos	inc/lpc18xx.h	30092;"	d
GPIO_PORT_PIN7_PORT27_Msk	inc/lpc18xx.h	30095;"	d
GPIO_PORT_PIN7_PORT27_Pos	inc/lpc18xx.h	30094;"	d
GPIO_PORT_PIN7_PORT28_Msk	inc/lpc18xx.h	30097;"	d
GPIO_PORT_PIN7_PORT28_Pos	inc/lpc18xx.h	30096;"	d
GPIO_PORT_PIN7_PORT29_Msk	inc/lpc18xx.h	30099;"	d
GPIO_PORT_PIN7_PORT29_Pos	inc/lpc18xx.h	30098;"	d
GPIO_PORT_PIN7_PORT2_Msk	inc/lpc18xx.h	30045;"	d
GPIO_PORT_PIN7_PORT2_Pos	inc/lpc18xx.h	30044;"	d
GPIO_PORT_PIN7_PORT30_Msk	inc/lpc18xx.h	30101;"	d
GPIO_PORT_PIN7_PORT30_Pos	inc/lpc18xx.h	30100;"	d
GPIO_PORT_PIN7_PORT31_Msk	inc/lpc18xx.h	30103;"	d
GPIO_PORT_PIN7_PORT31_Pos	inc/lpc18xx.h	30102;"	d
GPIO_PORT_PIN7_PORT3_Msk	inc/lpc18xx.h	30047;"	d
GPIO_PORT_PIN7_PORT3_Pos	inc/lpc18xx.h	30046;"	d
GPIO_PORT_PIN7_PORT4_Msk	inc/lpc18xx.h	30049;"	d
GPIO_PORT_PIN7_PORT4_Pos	inc/lpc18xx.h	30048;"	d
GPIO_PORT_PIN7_PORT5_Msk	inc/lpc18xx.h	30051;"	d
GPIO_PORT_PIN7_PORT5_Pos	inc/lpc18xx.h	30050;"	d
GPIO_PORT_PIN7_PORT6_Msk	inc/lpc18xx.h	30053;"	d
GPIO_PORT_PIN7_PORT6_Pos	inc/lpc18xx.h	30052;"	d
GPIO_PORT_PIN7_PORT7_Msk	inc/lpc18xx.h	30055;"	d
GPIO_PORT_PIN7_PORT7_Pos	inc/lpc18xx.h	30054;"	d
GPIO_PORT_PIN7_PORT8_Msk	inc/lpc18xx.h	30057;"	d
GPIO_PORT_PIN7_PORT8_Pos	inc/lpc18xx.h	30056;"	d
GPIO_PORT_PIN7_PORT9_Msk	inc/lpc18xx.h	30059;"	d
GPIO_PORT_PIN7_PORT9_Pos	inc/lpc18xx.h	30058;"	d
GPIO_PORT_SET0_SETP0_Msk	inc/lpc18xx.h	30635;"	d
GPIO_PORT_SET0_SETP0_Pos	inc/lpc18xx.h	30634;"	d
GPIO_PORT_SET0_SETP10_Msk	inc/lpc18xx.h	30655;"	d
GPIO_PORT_SET0_SETP10_Pos	inc/lpc18xx.h	30654;"	d
GPIO_PORT_SET0_SETP11_Msk	inc/lpc18xx.h	30657;"	d
GPIO_PORT_SET0_SETP11_Pos	inc/lpc18xx.h	30656;"	d
GPIO_PORT_SET0_SETP12_Msk	inc/lpc18xx.h	30659;"	d
GPIO_PORT_SET0_SETP12_Pos	inc/lpc18xx.h	30658;"	d
GPIO_PORT_SET0_SETP13_Msk	inc/lpc18xx.h	30661;"	d
GPIO_PORT_SET0_SETP13_Pos	inc/lpc18xx.h	30660;"	d
GPIO_PORT_SET0_SETP14_Msk	inc/lpc18xx.h	30663;"	d
GPIO_PORT_SET0_SETP14_Pos	inc/lpc18xx.h	30662;"	d
GPIO_PORT_SET0_SETP15_Msk	inc/lpc18xx.h	30665;"	d
GPIO_PORT_SET0_SETP15_Pos	inc/lpc18xx.h	30664;"	d
GPIO_PORT_SET0_SETP16_Msk	inc/lpc18xx.h	30667;"	d
GPIO_PORT_SET0_SETP16_Pos	inc/lpc18xx.h	30666;"	d
GPIO_PORT_SET0_SETP17_Msk	inc/lpc18xx.h	30669;"	d
GPIO_PORT_SET0_SETP17_Pos	inc/lpc18xx.h	30668;"	d
GPIO_PORT_SET0_SETP18_Msk	inc/lpc18xx.h	30671;"	d
GPIO_PORT_SET0_SETP18_Pos	inc/lpc18xx.h	30670;"	d
GPIO_PORT_SET0_SETP19_Msk	inc/lpc18xx.h	30673;"	d
GPIO_PORT_SET0_SETP19_Pos	inc/lpc18xx.h	30672;"	d
GPIO_PORT_SET0_SETP1_Msk	inc/lpc18xx.h	30637;"	d
GPIO_PORT_SET0_SETP1_Pos	inc/lpc18xx.h	30636;"	d
GPIO_PORT_SET0_SETP20_Msk	inc/lpc18xx.h	30675;"	d
GPIO_PORT_SET0_SETP20_Pos	inc/lpc18xx.h	30674;"	d
GPIO_PORT_SET0_SETP21_Msk	inc/lpc18xx.h	30677;"	d
GPIO_PORT_SET0_SETP21_Pos	inc/lpc18xx.h	30676;"	d
GPIO_PORT_SET0_SETP22_Msk	inc/lpc18xx.h	30679;"	d
GPIO_PORT_SET0_SETP22_Pos	inc/lpc18xx.h	30678;"	d
GPIO_PORT_SET0_SETP23_Msk	inc/lpc18xx.h	30681;"	d
GPIO_PORT_SET0_SETP23_Pos	inc/lpc18xx.h	30680;"	d
GPIO_PORT_SET0_SETP24_Msk	inc/lpc18xx.h	30683;"	d
GPIO_PORT_SET0_SETP24_Pos	inc/lpc18xx.h	30682;"	d
GPIO_PORT_SET0_SETP25_Msk	inc/lpc18xx.h	30685;"	d
GPIO_PORT_SET0_SETP25_Pos	inc/lpc18xx.h	30684;"	d
GPIO_PORT_SET0_SETP26_Msk	inc/lpc18xx.h	30687;"	d
GPIO_PORT_SET0_SETP26_Pos	inc/lpc18xx.h	30686;"	d
GPIO_PORT_SET0_SETP27_Msk	inc/lpc18xx.h	30689;"	d
GPIO_PORT_SET0_SETP27_Pos	inc/lpc18xx.h	30688;"	d
GPIO_PORT_SET0_SETP28_Msk	inc/lpc18xx.h	30691;"	d
GPIO_PORT_SET0_SETP28_Pos	inc/lpc18xx.h	30690;"	d
GPIO_PORT_SET0_SETP29_Msk	inc/lpc18xx.h	30693;"	d
GPIO_PORT_SET0_SETP29_Pos	inc/lpc18xx.h	30692;"	d
GPIO_PORT_SET0_SETP2_Msk	inc/lpc18xx.h	30639;"	d
GPIO_PORT_SET0_SETP2_Pos	inc/lpc18xx.h	30638;"	d
GPIO_PORT_SET0_SETP30_Msk	inc/lpc18xx.h	30695;"	d
GPIO_PORT_SET0_SETP30_Pos	inc/lpc18xx.h	30694;"	d
GPIO_PORT_SET0_SETP31_Msk	inc/lpc18xx.h	30697;"	d
GPIO_PORT_SET0_SETP31_Pos	inc/lpc18xx.h	30696;"	d
GPIO_PORT_SET0_SETP3_Msk	inc/lpc18xx.h	30641;"	d
GPIO_PORT_SET0_SETP3_Pos	inc/lpc18xx.h	30640;"	d
GPIO_PORT_SET0_SETP4_Msk	inc/lpc18xx.h	30643;"	d
GPIO_PORT_SET0_SETP4_Pos	inc/lpc18xx.h	30642;"	d
GPIO_PORT_SET0_SETP5_Msk	inc/lpc18xx.h	30645;"	d
GPIO_PORT_SET0_SETP5_Pos	inc/lpc18xx.h	30644;"	d
GPIO_PORT_SET0_SETP6_Msk	inc/lpc18xx.h	30647;"	d
GPIO_PORT_SET0_SETP6_Pos	inc/lpc18xx.h	30646;"	d
GPIO_PORT_SET0_SETP7_Msk	inc/lpc18xx.h	30649;"	d
GPIO_PORT_SET0_SETP7_Pos	inc/lpc18xx.h	30648;"	d
GPIO_PORT_SET0_SETP8_Msk	inc/lpc18xx.h	30651;"	d
GPIO_PORT_SET0_SETP8_Pos	inc/lpc18xx.h	30650;"	d
GPIO_PORT_SET0_SETP9_Msk	inc/lpc18xx.h	30653;"	d
GPIO_PORT_SET0_SETP9_Pos	inc/lpc18xx.h	30652;"	d
GPIO_PORT_SET1_SETP0_Msk	inc/lpc18xx.h	30701;"	d
GPIO_PORT_SET1_SETP0_Pos	inc/lpc18xx.h	30700;"	d
GPIO_PORT_SET1_SETP10_Msk	inc/lpc18xx.h	30721;"	d
GPIO_PORT_SET1_SETP10_Pos	inc/lpc18xx.h	30720;"	d
GPIO_PORT_SET1_SETP11_Msk	inc/lpc18xx.h	30723;"	d
GPIO_PORT_SET1_SETP11_Pos	inc/lpc18xx.h	30722;"	d
GPIO_PORT_SET1_SETP12_Msk	inc/lpc18xx.h	30725;"	d
GPIO_PORT_SET1_SETP12_Pos	inc/lpc18xx.h	30724;"	d
GPIO_PORT_SET1_SETP13_Msk	inc/lpc18xx.h	30727;"	d
GPIO_PORT_SET1_SETP13_Pos	inc/lpc18xx.h	30726;"	d
GPIO_PORT_SET1_SETP14_Msk	inc/lpc18xx.h	30729;"	d
GPIO_PORT_SET1_SETP14_Pos	inc/lpc18xx.h	30728;"	d
GPIO_PORT_SET1_SETP15_Msk	inc/lpc18xx.h	30731;"	d
GPIO_PORT_SET1_SETP15_Pos	inc/lpc18xx.h	30730;"	d
GPIO_PORT_SET1_SETP16_Msk	inc/lpc18xx.h	30733;"	d
GPIO_PORT_SET1_SETP16_Pos	inc/lpc18xx.h	30732;"	d
GPIO_PORT_SET1_SETP17_Msk	inc/lpc18xx.h	30735;"	d
GPIO_PORT_SET1_SETP17_Pos	inc/lpc18xx.h	30734;"	d
GPIO_PORT_SET1_SETP18_Msk	inc/lpc18xx.h	30737;"	d
GPIO_PORT_SET1_SETP18_Pos	inc/lpc18xx.h	30736;"	d
GPIO_PORT_SET1_SETP19_Msk	inc/lpc18xx.h	30739;"	d
GPIO_PORT_SET1_SETP19_Pos	inc/lpc18xx.h	30738;"	d
GPIO_PORT_SET1_SETP1_Msk	inc/lpc18xx.h	30703;"	d
GPIO_PORT_SET1_SETP1_Pos	inc/lpc18xx.h	30702;"	d
GPIO_PORT_SET1_SETP20_Msk	inc/lpc18xx.h	30741;"	d
GPIO_PORT_SET1_SETP20_Pos	inc/lpc18xx.h	30740;"	d
GPIO_PORT_SET1_SETP21_Msk	inc/lpc18xx.h	30743;"	d
GPIO_PORT_SET1_SETP21_Pos	inc/lpc18xx.h	30742;"	d
GPIO_PORT_SET1_SETP22_Msk	inc/lpc18xx.h	30745;"	d
GPIO_PORT_SET1_SETP22_Pos	inc/lpc18xx.h	30744;"	d
GPIO_PORT_SET1_SETP23_Msk	inc/lpc18xx.h	30747;"	d
GPIO_PORT_SET1_SETP23_Pos	inc/lpc18xx.h	30746;"	d
GPIO_PORT_SET1_SETP24_Msk	inc/lpc18xx.h	30749;"	d
GPIO_PORT_SET1_SETP24_Pos	inc/lpc18xx.h	30748;"	d
GPIO_PORT_SET1_SETP25_Msk	inc/lpc18xx.h	30751;"	d
GPIO_PORT_SET1_SETP25_Pos	inc/lpc18xx.h	30750;"	d
GPIO_PORT_SET1_SETP26_Msk	inc/lpc18xx.h	30753;"	d
GPIO_PORT_SET1_SETP26_Pos	inc/lpc18xx.h	30752;"	d
GPIO_PORT_SET1_SETP27_Msk	inc/lpc18xx.h	30755;"	d
GPIO_PORT_SET1_SETP27_Pos	inc/lpc18xx.h	30754;"	d
GPIO_PORT_SET1_SETP28_Msk	inc/lpc18xx.h	30757;"	d
GPIO_PORT_SET1_SETP28_Pos	inc/lpc18xx.h	30756;"	d
GPIO_PORT_SET1_SETP29_Msk	inc/lpc18xx.h	30759;"	d
GPIO_PORT_SET1_SETP29_Pos	inc/lpc18xx.h	30758;"	d
GPIO_PORT_SET1_SETP2_Msk	inc/lpc18xx.h	30705;"	d
GPIO_PORT_SET1_SETP2_Pos	inc/lpc18xx.h	30704;"	d
GPIO_PORT_SET1_SETP30_Msk	inc/lpc18xx.h	30761;"	d
GPIO_PORT_SET1_SETP30_Pos	inc/lpc18xx.h	30760;"	d
GPIO_PORT_SET1_SETP31_Msk	inc/lpc18xx.h	30763;"	d
GPIO_PORT_SET1_SETP31_Pos	inc/lpc18xx.h	30762;"	d
GPIO_PORT_SET1_SETP3_Msk	inc/lpc18xx.h	30707;"	d
GPIO_PORT_SET1_SETP3_Pos	inc/lpc18xx.h	30706;"	d
GPIO_PORT_SET1_SETP4_Msk	inc/lpc18xx.h	30709;"	d
GPIO_PORT_SET1_SETP4_Pos	inc/lpc18xx.h	30708;"	d
GPIO_PORT_SET1_SETP5_Msk	inc/lpc18xx.h	30711;"	d
GPIO_PORT_SET1_SETP5_Pos	inc/lpc18xx.h	30710;"	d
GPIO_PORT_SET1_SETP6_Msk	inc/lpc18xx.h	30713;"	d
GPIO_PORT_SET1_SETP6_Pos	inc/lpc18xx.h	30712;"	d
GPIO_PORT_SET1_SETP7_Msk	inc/lpc18xx.h	30715;"	d
GPIO_PORT_SET1_SETP7_Pos	inc/lpc18xx.h	30714;"	d
GPIO_PORT_SET1_SETP8_Msk	inc/lpc18xx.h	30717;"	d
GPIO_PORT_SET1_SETP8_Pos	inc/lpc18xx.h	30716;"	d
GPIO_PORT_SET1_SETP9_Msk	inc/lpc18xx.h	30719;"	d
GPIO_PORT_SET1_SETP9_Pos	inc/lpc18xx.h	30718;"	d
GPIO_PORT_SET2_SETP0_Msk	inc/lpc18xx.h	30767;"	d
GPIO_PORT_SET2_SETP0_Pos	inc/lpc18xx.h	30766;"	d
GPIO_PORT_SET2_SETP10_Msk	inc/lpc18xx.h	30787;"	d
GPIO_PORT_SET2_SETP10_Pos	inc/lpc18xx.h	30786;"	d
GPIO_PORT_SET2_SETP11_Msk	inc/lpc18xx.h	30789;"	d
GPIO_PORT_SET2_SETP11_Pos	inc/lpc18xx.h	30788;"	d
GPIO_PORT_SET2_SETP12_Msk	inc/lpc18xx.h	30791;"	d
GPIO_PORT_SET2_SETP12_Pos	inc/lpc18xx.h	30790;"	d
GPIO_PORT_SET2_SETP13_Msk	inc/lpc18xx.h	30793;"	d
GPIO_PORT_SET2_SETP13_Pos	inc/lpc18xx.h	30792;"	d
GPIO_PORT_SET2_SETP14_Msk	inc/lpc18xx.h	30795;"	d
GPIO_PORT_SET2_SETP14_Pos	inc/lpc18xx.h	30794;"	d
GPIO_PORT_SET2_SETP15_Msk	inc/lpc18xx.h	30797;"	d
GPIO_PORT_SET2_SETP15_Pos	inc/lpc18xx.h	30796;"	d
GPIO_PORT_SET2_SETP16_Msk	inc/lpc18xx.h	30799;"	d
GPIO_PORT_SET2_SETP16_Pos	inc/lpc18xx.h	30798;"	d
GPIO_PORT_SET2_SETP17_Msk	inc/lpc18xx.h	30801;"	d
GPIO_PORT_SET2_SETP17_Pos	inc/lpc18xx.h	30800;"	d
GPIO_PORT_SET2_SETP18_Msk	inc/lpc18xx.h	30803;"	d
GPIO_PORT_SET2_SETP18_Pos	inc/lpc18xx.h	30802;"	d
GPIO_PORT_SET2_SETP19_Msk	inc/lpc18xx.h	30805;"	d
GPIO_PORT_SET2_SETP19_Pos	inc/lpc18xx.h	30804;"	d
GPIO_PORT_SET2_SETP1_Msk	inc/lpc18xx.h	30769;"	d
GPIO_PORT_SET2_SETP1_Pos	inc/lpc18xx.h	30768;"	d
GPIO_PORT_SET2_SETP20_Msk	inc/lpc18xx.h	30807;"	d
GPIO_PORT_SET2_SETP20_Pos	inc/lpc18xx.h	30806;"	d
GPIO_PORT_SET2_SETP21_Msk	inc/lpc18xx.h	30809;"	d
GPIO_PORT_SET2_SETP21_Pos	inc/lpc18xx.h	30808;"	d
GPIO_PORT_SET2_SETP22_Msk	inc/lpc18xx.h	30811;"	d
GPIO_PORT_SET2_SETP22_Pos	inc/lpc18xx.h	30810;"	d
GPIO_PORT_SET2_SETP23_Msk	inc/lpc18xx.h	30813;"	d
GPIO_PORT_SET2_SETP23_Pos	inc/lpc18xx.h	30812;"	d
GPIO_PORT_SET2_SETP24_Msk	inc/lpc18xx.h	30815;"	d
GPIO_PORT_SET2_SETP24_Pos	inc/lpc18xx.h	30814;"	d
GPIO_PORT_SET2_SETP25_Msk	inc/lpc18xx.h	30817;"	d
GPIO_PORT_SET2_SETP25_Pos	inc/lpc18xx.h	30816;"	d
GPIO_PORT_SET2_SETP26_Msk	inc/lpc18xx.h	30819;"	d
GPIO_PORT_SET2_SETP26_Pos	inc/lpc18xx.h	30818;"	d
GPIO_PORT_SET2_SETP27_Msk	inc/lpc18xx.h	30821;"	d
GPIO_PORT_SET2_SETP27_Pos	inc/lpc18xx.h	30820;"	d
GPIO_PORT_SET2_SETP28_Msk	inc/lpc18xx.h	30823;"	d
GPIO_PORT_SET2_SETP28_Pos	inc/lpc18xx.h	30822;"	d
GPIO_PORT_SET2_SETP29_Msk	inc/lpc18xx.h	30825;"	d
GPIO_PORT_SET2_SETP29_Pos	inc/lpc18xx.h	30824;"	d
GPIO_PORT_SET2_SETP2_Msk	inc/lpc18xx.h	30771;"	d
GPIO_PORT_SET2_SETP2_Pos	inc/lpc18xx.h	30770;"	d
GPIO_PORT_SET2_SETP30_Msk	inc/lpc18xx.h	30827;"	d
GPIO_PORT_SET2_SETP30_Pos	inc/lpc18xx.h	30826;"	d
GPIO_PORT_SET2_SETP31_Msk	inc/lpc18xx.h	30829;"	d
GPIO_PORT_SET2_SETP31_Pos	inc/lpc18xx.h	30828;"	d
GPIO_PORT_SET2_SETP3_Msk	inc/lpc18xx.h	30773;"	d
GPIO_PORT_SET2_SETP3_Pos	inc/lpc18xx.h	30772;"	d
GPIO_PORT_SET2_SETP4_Msk	inc/lpc18xx.h	30775;"	d
GPIO_PORT_SET2_SETP4_Pos	inc/lpc18xx.h	30774;"	d
GPIO_PORT_SET2_SETP5_Msk	inc/lpc18xx.h	30777;"	d
GPIO_PORT_SET2_SETP5_Pos	inc/lpc18xx.h	30776;"	d
GPIO_PORT_SET2_SETP6_Msk	inc/lpc18xx.h	30779;"	d
GPIO_PORT_SET2_SETP6_Pos	inc/lpc18xx.h	30778;"	d
GPIO_PORT_SET2_SETP7_Msk	inc/lpc18xx.h	30781;"	d
GPIO_PORT_SET2_SETP7_Pos	inc/lpc18xx.h	30780;"	d
GPIO_PORT_SET2_SETP8_Msk	inc/lpc18xx.h	30783;"	d
GPIO_PORT_SET2_SETP8_Pos	inc/lpc18xx.h	30782;"	d
GPIO_PORT_SET2_SETP9_Msk	inc/lpc18xx.h	30785;"	d
GPIO_PORT_SET2_SETP9_Pos	inc/lpc18xx.h	30784;"	d
GPIO_PORT_SET3_SETP0_Msk	inc/lpc18xx.h	30833;"	d
GPIO_PORT_SET3_SETP0_Pos	inc/lpc18xx.h	30832;"	d
GPIO_PORT_SET3_SETP10_Msk	inc/lpc18xx.h	30853;"	d
GPIO_PORT_SET3_SETP10_Pos	inc/lpc18xx.h	30852;"	d
GPIO_PORT_SET3_SETP11_Msk	inc/lpc18xx.h	30855;"	d
GPIO_PORT_SET3_SETP11_Pos	inc/lpc18xx.h	30854;"	d
GPIO_PORT_SET3_SETP12_Msk	inc/lpc18xx.h	30857;"	d
GPIO_PORT_SET3_SETP12_Pos	inc/lpc18xx.h	30856;"	d
GPIO_PORT_SET3_SETP13_Msk	inc/lpc18xx.h	30859;"	d
GPIO_PORT_SET3_SETP13_Pos	inc/lpc18xx.h	30858;"	d
GPIO_PORT_SET3_SETP14_Msk	inc/lpc18xx.h	30861;"	d
GPIO_PORT_SET3_SETP14_Pos	inc/lpc18xx.h	30860;"	d
GPIO_PORT_SET3_SETP15_Msk	inc/lpc18xx.h	30863;"	d
GPIO_PORT_SET3_SETP15_Pos	inc/lpc18xx.h	30862;"	d
GPIO_PORT_SET3_SETP16_Msk	inc/lpc18xx.h	30865;"	d
GPIO_PORT_SET3_SETP16_Pos	inc/lpc18xx.h	30864;"	d
GPIO_PORT_SET3_SETP17_Msk	inc/lpc18xx.h	30867;"	d
GPIO_PORT_SET3_SETP17_Pos	inc/lpc18xx.h	30866;"	d
GPIO_PORT_SET3_SETP18_Msk	inc/lpc18xx.h	30869;"	d
GPIO_PORT_SET3_SETP18_Pos	inc/lpc18xx.h	30868;"	d
GPIO_PORT_SET3_SETP19_Msk	inc/lpc18xx.h	30871;"	d
GPIO_PORT_SET3_SETP19_Pos	inc/lpc18xx.h	30870;"	d
GPIO_PORT_SET3_SETP1_Msk	inc/lpc18xx.h	30835;"	d
GPIO_PORT_SET3_SETP1_Pos	inc/lpc18xx.h	30834;"	d
GPIO_PORT_SET3_SETP20_Msk	inc/lpc18xx.h	30873;"	d
GPIO_PORT_SET3_SETP20_Pos	inc/lpc18xx.h	30872;"	d
GPIO_PORT_SET3_SETP21_Msk	inc/lpc18xx.h	30875;"	d
GPIO_PORT_SET3_SETP21_Pos	inc/lpc18xx.h	30874;"	d
GPIO_PORT_SET3_SETP22_Msk	inc/lpc18xx.h	30877;"	d
GPIO_PORT_SET3_SETP22_Pos	inc/lpc18xx.h	30876;"	d
GPIO_PORT_SET3_SETP23_Msk	inc/lpc18xx.h	30879;"	d
GPIO_PORT_SET3_SETP23_Pos	inc/lpc18xx.h	30878;"	d
GPIO_PORT_SET3_SETP24_Msk	inc/lpc18xx.h	30881;"	d
GPIO_PORT_SET3_SETP24_Pos	inc/lpc18xx.h	30880;"	d
GPIO_PORT_SET3_SETP25_Msk	inc/lpc18xx.h	30883;"	d
GPIO_PORT_SET3_SETP25_Pos	inc/lpc18xx.h	30882;"	d
GPIO_PORT_SET3_SETP26_Msk	inc/lpc18xx.h	30885;"	d
GPIO_PORT_SET3_SETP26_Pos	inc/lpc18xx.h	30884;"	d
GPIO_PORT_SET3_SETP27_Msk	inc/lpc18xx.h	30887;"	d
GPIO_PORT_SET3_SETP27_Pos	inc/lpc18xx.h	30886;"	d
GPIO_PORT_SET3_SETP28_Msk	inc/lpc18xx.h	30889;"	d
GPIO_PORT_SET3_SETP28_Pos	inc/lpc18xx.h	30888;"	d
GPIO_PORT_SET3_SETP29_Msk	inc/lpc18xx.h	30891;"	d
GPIO_PORT_SET3_SETP29_Pos	inc/lpc18xx.h	30890;"	d
GPIO_PORT_SET3_SETP2_Msk	inc/lpc18xx.h	30837;"	d
GPIO_PORT_SET3_SETP2_Pos	inc/lpc18xx.h	30836;"	d
GPIO_PORT_SET3_SETP30_Msk	inc/lpc18xx.h	30893;"	d
GPIO_PORT_SET3_SETP30_Pos	inc/lpc18xx.h	30892;"	d
GPIO_PORT_SET3_SETP31_Msk	inc/lpc18xx.h	30895;"	d
GPIO_PORT_SET3_SETP31_Pos	inc/lpc18xx.h	30894;"	d
GPIO_PORT_SET3_SETP3_Msk	inc/lpc18xx.h	30839;"	d
GPIO_PORT_SET3_SETP3_Pos	inc/lpc18xx.h	30838;"	d
GPIO_PORT_SET3_SETP4_Msk	inc/lpc18xx.h	30841;"	d
GPIO_PORT_SET3_SETP4_Pos	inc/lpc18xx.h	30840;"	d
GPIO_PORT_SET3_SETP5_Msk	inc/lpc18xx.h	30843;"	d
GPIO_PORT_SET3_SETP5_Pos	inc/lpc18xx.h	30842;"	d
GPIO_PORT_SET3_SETP6_Msk	inc/lpc18xx.h	30845;"	d
GPIO_PORT_SET3_SETP6_Pos	inc/lpc18xx.h	30844;"	d
GPIO_PORT_SET3_SETP7_Msk	inc/lpc18xx.h	30847;"	d
GPIO_PORT_SET3_SETP7_Pos	inc/lpc18xx.h	30846;"	d
GPIO_PORT_SET3_SETP8_Msk	inc/lpc18xx.h	30849;"	d
GPIO_PORT_SET3_SETP8_Pos	inc/lpc18xx.h	30848;"	d
GPIO_PORT_SET3_SETP9_Msk	inc/lpc18xx.h	30851;"	d
GPIO_PORT_SET3_SETP9_Pos	inc/lpc18xx.h	30850;"	d
GPIO_PORT_SET4_SETP0_Msk	inc/lpc18xx.h	30899;"	d
GPIO_PORT_SET4_SETP0_Pos	inc/lpc18xx.h	30898;"	d
GPIO_PORT_SET4_SETP10_Msk	inc/lpc18xx.h	30919;"	d
GPIO_PORT_SET4_SETP10_Pos	inc/lpc18xx.h	30918;"	d
GPIO_PORT_SET4_SETP11_Msk	inc/lpc18xx.h	30921;"	d
GPIO_PORT_SET4_SETP11_Pos	inc/lpc18xx.h	30920;"	d
GPIO_PORT_SET4_SETP12_Msk	inc/lpc18xx.h	30923;"	d
GPIO_PORT_SET4_SETP12_Pos	inc/lpc18xx.h	30922;"	d
GPIO_PORT_SET4_SETP13_Msk	inc/lpc18xx.h	30925;"	d
GPIO_PORT_SET4_SETP13_Pos	inc/lpc18xx.h	30924;"	d
GPIO_PORT_SET4_SETP14_Msk	inc/lpc18xx.h	30927;"	d
GPIO_PORT_SET4_SETP14_Pos	inc/lpc18xx.h	30926;"	d
GPIO_PORT_SET4_SETP15_Msk	inc/lpc18xx.h	30929;"	d
GPIO_PORT_SET4_SETP15_Pos	inc/lpc18xx.h	30928;"	d
GPIO_PORT_SET4_SETP16_Msk	inc/lpc18xx.h	30931;"	d
GPIO_PORT_SET4_SETP16_Pos	inc/lpc18xx.h	30930;"	d
GPIO_PORT_SET4_SETP17_Msk	inc/lpc18xx.h	30933;"	d
GPIO_PORT_SET4_SETP17_Pos	inc/lpc18xx.h	30932;"	d
GPIO_PORT_SET4_SETP18_Msk	inc/lpc18xx.h	30935;"	d
GPIO_PORT_SET4_SETP18_Pos	inc/lpc18xx.h	30934;"	d
GPIO_PORT_SET4_SETP19_Msk	inc/lpc18xx.h	30937;"	d
GPIO_PORT_SET4_SETP19_Pos	inc/lpc18xx.h	30936;"	d
GPIO_PORT_SET4_SETP1_Msk	inc/lpc18xx.h	30901;"	d
GPIO_PORT_SET4_SETP1_Pos	inc/lpc18xx.h	30900;"	d
GPIO_PORT_SET4_SETP20_Msk	inc/lpc18xx.h	30939;"	d
GPIO_PORT_SET4_SETP20_Pos	inc/lpc18xx.h	30938;"	d
GPIO_PORT_SET4_SETP21_Msk	inc/lpc18xx.h	30941;"	d
GPIO_PORT_SET4_SETP21_Pos	inc/lpc18xx.h	30940;"	d
GPIO_PORT_SET4_SETP22_Msk	inc/lpc18xx.h	30943;"	d
GPIO_PORT_SET4_SETP22_Pos	inc/lpc18xx.h	30942;"	d
GPIO_PORT_SET4_SETP23_Msk	inc/lpc18xx.h	30945;"	d
GPIO_PORT_SET4_SETP23_Pos	inc/lpc18xx.h	30944;"	d
GPIO_PORT_SET4_SETP24_Msk	inc/lpc18xx.h	30947;"	d
GPIO_PORT_SET4_SETP24_Pos	inc/lpc18xx.h	30946;"	d
GPIO_PORT_SET4_SETP25_Msk	inc/lpc18xx.h	30949;"	d
GPIO_PORT_SET4_SETP25_Pos	inc/lpc18xx.h	30948;"	d
GPIO_PORT_SET4_SETP26_Msk	inc/lpc18xx.h	30951;"	d
GPIO_PORT_SET4_SETP26_Pos	inc/lpc18xx.h	30950;"	d
GPIO_PORT_SET4_SETP27_Msk	inc/lpc18xx.h	30953;"	d
GPIO_PORT_SET4_SETP27_Pos	inc/lpc18xx.h	30952;"	d
GPIO_PORT_SET4_SETP28_Msk	inc/lpc18xx.h	30955;"	d
GPIO_PORT_SET4_SETP28_Pos	inc/lpc18xx.h	30954;"	d
GPIO_PORT_SET4_SETP29_Msk	inc/lpc18xx.h	30957;"	d
GPIO_PORT_SET4_SETP29_Pos	inc/lpc18xx.h	30956;"	d
GPIO_PORT_SET4_SETP2_Msk	inc/lpc18xx.h	30903;"	d
GPIO_PORT_SET4_SETP2_Pos	inc/lpc18xx.h	30902;"	d
GPIO_PORT_SET4_SETP30_Msk	inc/lpc18xx.h	30959;"	d
GPIO_PORT_SET4_SETP30_Pos	inc/lpc18xx.h	30958;"	d
GPIO_PORT_SET4_SETP31_Msk	inc/lpc18xx.h	30961;"	d
GPIO_PORT_SET4_SETP31_Pos	inc/lpc18xx.h	30960;"	d
GPIO_PORT_SET4_SETP3_Msk	inc/lpc18xx.h	30905;"	d
GPIO_PORT_SET4_SETP3_Pos	inc/lpc18xx.h	30904;"	d
GPIO_PORT_SET4_SETP4_Msk	inc/lpc18xx.h	30907;"	d
GPIO_PORT_SET4_SETP4_Pos	inc/lpc18xx.h	30906;"	d
GPIO_PORT_SET4_SETP5_Msk	inc/lpc18xx.h	30909;"	d
GPIO_PORT_SET4_SETP5_Pos	inc/lpc18xx.h	30908;"	d
GPIO_PORT_SET4_SETP6_Msk	inc/lpc18xx.h	30911;"	d
GPIO_PORT_SET4_SETP6_Pos	inc/lpc18xx.h	30910;"	d
GPIO_PORT_SET4_SETP7_Msk	inc/lpc18xx.h	30913;"	d
GPIO_PORT_SET4_SETP7_Pos	inc/lpc18xx.h	30912;"	d
GPIO_PORT_SET4_SETP8_Msk	inc/lpc18xx.h	30915;"	d
GPIO_PORT_SET4_SETP8_Pos	inc/lpc18xx.h	30914;"	d
GPIO_PORT_SET4_SETP9_Msk	inc/lpc18xx.h	30917;"	d
GPIO_PORT_SET4_SETP9_Pos	inc/lpc18xx.h	30916;"	d
GPIO_PORT_SET5_SETP0_Msk	inc/lpc18xx.h	30965;"	d
GPIO_PORT_SET5_SETP0_Pos	inc/lpc18xx.h	30964;"	d
GPIO_PORT_SET5_SETP10_Msk	inc/lpc18xx.h	30985;"	d
GPIO_PORT_SET5_SETP10_Pos	inc/lpc18xx.h	30984;"	d
GPIO_PORT_SET5_SETP11_Msk	inc/lpc18xx.h	30987;"	d
GPIO_PORT_SET5_SETP11_Pos	inc/lpc18xx.h	30986;"	d
GPIO_PORT_SET5_SETP12_Msk	inc/lpc18xx.h	30989;"	d
GPIO_PORT_SET5_SETP12_Pos	inc/lpc18xx.h	30988;"	d
GPIO_PORT_SET5_SETP13_Msk	inc/lpc18xx.h	30991;"	d
GPIO_PORT_SET5_SETP13_Pos	inc/lpc18xx.h	30990;"	d
GPIO_PORT_SET5_SETP14_Msk	inc/lpc18xx.h	30993;"	d
GPIO_PORT_SET5_SETP14_Pos	inc/lpc18xx.h	30992;"	d
GPIO_PORT_SET5_SETP15_Msk	inc/lpc18xx.h	30995;"	d
GPIO_PORT_SET5_SETP15_Pos	inc/lpc18xx.h	30994;"	d
GPIO_PORT_SET5_SETP16_Msk	inc/lpc18xx.h	30997;"	d
GPIO_PORT_SET5_SETP16_Pos	inc/lpc18xx.h	30996;"	d
GPIO_PORT_SET5_SETP17_Msk	inc/lpc18xx.h	30999;"	d
GPIO_PORT_SET5_SETP17_Pos	inc/lpc18xx.h	30998;"	d
GPIO_PORT_SET5_SETP18_Msk	inc/lpc18xx.h	31001;"	d
GPIO_PORT_SET5_SETP18_Pos	inc/lpc18xx.h	31000;"	d
GPIO_PORT_SET5_SETP19_Msk	inc/lpc18xx.h	31003;"	d
GPIO_PORT_SET5_SETP19_Pos	inc/lpc18xx.h	31002;"	d
GPIO_PORT_SET5_SETP1_Msk	inc/lpc18xx.h	30967;"	d
GPIO_PORT_SET5_SETP1_Pos	inc/lpc18xx.h	30966;"	d
GPIO_PORT_SET5_SETP20_Msk	inc/lpc18xx.h	31005;"	d
GPIO_PORT_SET5_SETP20_Pos	inc/lpc18xx.h	31004;"	d
GPIO_PORT_SET5_SETP21_Msk	inc/lpc18xx.h	31007;"	d
GPIO_PORT_SET5_SETP21_Pos	inc/lpc18xx.h	31006;"	d
GPIO_PORT_SET5_SETP22_Msk	inc/lpc18xx.h	31009;"	d
GPIO_PORT_SET5_SETP22_Pos	inc/lpc18xx.h	31008;"	d
GPIO_PORT_SET5_SETP23_Msk	inc/lpc18xx.h	31011;"	d
GPIO_PORT_SET5_SETP23_Pos	inc/lpc18xx.h	31010;"	d
GPIO_PORT_SET5_SETP24_Msk	inc/lpc18xx.h	31013;"	d
GPIO_PORT_SET5_SETP24_Pos	inc/lpc18xx.h	31012;"	d
GPIO_PORT_SET5_SETP25_Msk	inc/lpc18xx.h	31015;"	d
GPIO_PORT_SET5_SETP25_Pos	inc/lpc18xx.h	31014;"	d
GPIO_PORT_SET5_SETP26_Msk	inc/lpc18xx.h	31017;"	d
GPIO_PORT_SET5_SETP26_Pos	inc/lpc18xx.h	31016;"	d
GPIO_PORT_SET5_SETP27_Msk	inc/lpc18xx.h	31019;"	d
GPIO_PORT_SET5_SETP27_Pos	inc/lpc18xx.h	31018;"	d
GPIO_PORT_SET5_SETP28_Msk	inc/lpc18xx.h	31021;"	d
GPIO_PORT_SET5_SETP28_Pos	inc/lpc18xx.h	31020;"	d
GPIO_PORT_SET5_SETP29_Msk	inc/lpc18xx.h	31023;"	d
GPIO_PORT_SET5_SETP29_Pos	inc/lpc18xx.h	31022;"	d
GPIO_PORT_SET5_SETP2_Msk	inc/lpc18xx.h	30969;"	d
GPIO_PORT_SET5_SETP2_Pos	inc/lpc18xx.h	30968;"	d
GPIO_PORT_SET5_SETP30_Msk	inc/lpc18xx.h	31025;"	d
GPIO_PORT_SET5_SETP30_Pos	inc/lpc18xx.h	31024;"	d
GPIO_PORT_SET5_SETP31_Msk	inc/lpc18xx.h	31027;"	d
GPIO_PORT_SET5_SETP31_Pos	inc/lpc18xx.h	31026;"	d
GPIO_PORT_SET5_SETP3_Msk	inc/lpc18xx.h	30971;"	d
GPIO_PORT_SET5_SETP3_Pos	inc/lpc18xx.h	30970;"	d
GPIO_PORT_SET5_SETP4_Msk	inc/lpc18xx.h	30973;"	d
GPIO_PORT_SET5_SETP4_Pos	inc/lpc18xx.h	30972;"	d
GPIO_PORT_SET5_SETP5_Msk	inc/lpc18xx.h	30975;"	d
GPIO_PORT_SET5_SETP5_Pos	inc/lpc18xx.h	30974;"	d
GPIO_PORT_SET5_SETP6_Msk	inc/lpc18xx.h	30977;"	d
GPIO_PORT_SET5_SETP6_Pos	inc/lpc18xx.h	30976;"	d
GPIO_PORT_SET5_SETP7_Msk	inc/lpc18xx.h	30979;"	d
GPIO_PORT_SET5_SETP7_Pos	inc/lpc18xx.h	30978;"	d
GPIO_PORT_SET5_SETP8_Msk	inc/lpc18xx.h	30981;"	d
GPIO_PORT_SET5_SETP8_Pos	inc/lpc18xx.h	30980;"	d
GPIO_PORT_SET5_SETP9_Msk	inc/lpc18xx.h	30983;"	d
GPIO_PORT_SET5_SETP9_Pos	inc/lpc18xx.h	30982;"	d
GPIO_PORT_SET6_SETP0_Msk	inc/lpc18xx.h	31031;"	d
GPIO_PORT_SET6_SETP0_Pos	inc/lpc18xx.h	31030;"	d
GPIO_PORT_SET6_SETP10_Msk	inc/lpc18xx.h	31051;"	d
GPIO_PORT_SET6_SETP10_Pos	inc/lpc18xx.h	31050;"	d
GPIO_PORT_SET6_SETP11_Msk	inc/lpc18xx.h	31053;"	d
GPIO_PORT_SET6_SETP11_Pos	inc/lpc18xx.h	31052;"	d
GPIO_PORT_SET6_SETP12_Msk	inc/lpc18xx.h	31055;"	d
GPIO_PORT_SET6_SETP12_Pos	inc/lpc18xx.h	31054;"	d
GPIO_PORT_SET6_SETP13_Msk	inc/lpc18xx.h	31057;"	d
GPIO_PORT_SET6_SETP13_Pos	inc/lpc18xx.h	31056;"	d
GPIO_PORT_SET6_SETP14_Msk	inc/lpc18xx.h	31059;"	d
GPIO_PORT_SET6_SETP14_Pos	inc/lpc18xx.h	31058;"	d
GPIO_PORT_SET6_SETP15_Msk	inc/lpc18xx.h	31061;"	d
GPIO_PORT_SET6_SETP15_Pos	inc/lpc18xx.h	31060;"	d
GPIO_PORT_SET6_SETP16_Msk	inc/lpc18xx.h	31063;"	d
GPIO_PORT_SET6_SETP16_Pos	inc/lpc18xx.h	31062;"	d
GPIO_PORT_SET6_SETP17_Msk	inc/lpc18xx.h	31065;"	d
GPIO_PORT_SET6_SETP17_Pos	inc/lpc18xx.h	31064;"	d
GPIO_PORT_SET6_SETP18_Msk	inc/lpc18xx.h	31067;"	d
GPIO_PORT_SET6_SETP18_Pos	inc/lpc18xx.h	31066;"	d
GPIO_PORT_SET6_SETP19_Msk	inc/lpc18xx.h	31069;"	d
GPIO_PORT_SET6_SETP19_Pos	inc/lpc18xx.h	31068;"	d
GPIO_PORT_SET6_SETP1_Msk	inc/lpc18xx.h	31033;"	d
GPIO_PORT_SET6_SETP1_Pos	inc/lpc18xx.h	31032;"	d
GPIO_PORT_SET6_SETP20_Msk	inc/lpc18xx.h	31071;"	d
GPIO_PORT_SET6_SETP20_Pos	inc/lpc18xx.h	31070;"	d
GPIO_PORT_SET6_SETP21_Msk	inc/lpc18xx.h	31073;"	d
GPIO_PORT_SET6_SETP21_Pos	inc/lpc18xx.h	31072;"	d
GPIO_PORT_SET6_SETP22_Msk	inc/lpc18xx.h	31075;"	d
GPIO_PORT_SET6_SETP22_Pos	inc/lpc18xx.h	31074;"	d
GPIO_PORT_SET6_SETP23_Msk	inc/lpc18xx.h	31077;"	d
GPIO_PORT_SET6_SETP23_Pos	inc/lpc18xx.h	31076;"	d
GPIO_PORT_SET6_SETP24_Msk	inc/lpc18xx.h	31079;"	d
GPIO_PORT_SET6_SETP24_Pos	inc/lpc18xx.h	31078;"	d
GPIO_PORT_SET6_SETP25_Msk	inc/lpc18xx.h	31081;"	d
GPIO_PORT_SET6_SETP25_Pos	inc/lpc18xx.h	31080;"	d
GPIO_PORT_SET6_SETP26_Msk	inc/lpc18xx.h	31083;"	d
GPIO_PORT_SET6_SETP26_Pos	inc/lpc18xx.h	31082;"	d
GPIO_PORT_SET6_SETP27_Msk	inc/lpc18xx.h	31085;"	d
GPIO_PORT_SET6_SETP27_Pos	inc/lpc18xx.h	31084;"	d
GPIO_PORT_SET6_SETP28_Msk	inc/lpc18xx.h	31087;"	d
GPIO_PORT_SET6_SETP28_Pos	inc/lpc18xx.h	31086;"	d
GPIO_PORT_SET6_SETP29_Msk	inc/lpc18xx.h	31089;"	d
GPIO_PORT_SET6_SETP29_Pos	inc/lpc18xx.h	31088;"	d
GPIO_PORT_SET6_SETP2_Msk	inc/lpc18xx.h	31035;"	d
GPIO_PORT_SET6_SETP2_Pos	inc/lpc18xx.h	31034;"	d
GPIO_PORT_SET6_SETP30_Msk	inc/lpc18xx.h	31091;"	d
GPIO_PORT_SET6_SETP30_Pos	inc/lpc18xx.h	31090;"	d
GPIO_PORT_SET6_SETP31_Msk	inc/lpc18xx.h	31093;"	d
GPIO_PORT_SET6_SETP31_Pos	inc/lpc18xx.h	31092;"	d
GPIO_PORT_SET6_SETP3_Msk	inc/lpc18xx.h	31037;"	d
GPIO_PORT_SET6_SETP3_Pos	inc/lpc18xx.h	31036;"	d
GPIO_PORT_SET6_SETP4_Msk	inc/lpc18xx.h	31039;"	d
GPIO_PORT_SET6_SETP4_Pos	inc/lpc18xx.h	31038;"	d
GPIO_PORT_SET6_SETP5_Msk	inc/lpc18xx.h	31041;"	d
GPIO_PORT_SET6_SETP5_Pos	inc/lpc18xx.h	31040;"	d
GPIO_PORT_SET6_SETP6_Msk	inc/lpc18xx.h	31043;"	d
GPIO_PORT_SET6_SETP6_Pos	inc/lpc18xx.h	31042;"	d
GPIO_PORT_SET6_SETP7_Msk	inc/lpc18xx.h	31045;"	d
GPIO_PORT_SET6_SETP7_Pos	inc/lpc18xx.h	31044;"	d
GPIO_PORT_SET6_SETP8_Msk	inc/lpc18xx.h	31047;"	d
GPIO_PORT_SET6_SETP8_Pos	inc/lpc18xx.h	31046;"	d
GPIO_PORT_SET6_SETP9_Msk	inc/lpc18xx.h	31049;"	d
GPIO_PORT_SET6_SETP9_Pos	inc/lpc18xx.h	31048;"	d
GPIO_PORT_SET7_SETP0_Msk	inc/lpc18xx.h	31097;"	d
GPIO_PORT_SET7_SETP0_Pos	inc/lpc18xx.h	31096;"	d
GPIO_PORT_SET7_SETP10_Msk	inc/lpc18xx.h	31117;"	d
GPIO_PORT_SET7_SETP10_Pos	inc/lpc18xx.h	31116;"	d
GPIO_PORT_SET7_SETP11_Msk	inc/lpc18xx.h	31119;"	d
GPIO_PORT_SET7_SETP11_Pos	inc/lpc18xx.h	31118;"	d
GPIO_PORT_SET7_SETP12_Msk	inc/lpc18xx.h	31121;"	d
GPIO_PORT_SET7_SETP12_Pos	inc/lpc18xx.h	31120;"	d
GPIO_PORT_SET7_SETP13_Msk	inc/lpc18xx.h	31123;"	d
GPIO_PORT_SET7_SETP13_Pos	inc/lpc18xx.h	31122;"	d
GPIO_PORT_SET7_SETP14_Msk	inc/lpc18xx.h	31125;"	d
GPIO_PORT_SET7_SETP14_Pos	inc/lpc18xx.h	31124;"	d
GPIO_PORT_SET7_SETP15_Msk	inc/lpc18xx.h	31127;"	d
GPIO_PORT_SET7_SETP15_Pos	inc/lpc18xx.h	31126;"	d
GPIO_PORT_SET7_SETP16_Msk	inc/lpc18xx.h	31129;"	d
GPIO_PORT_SET7_SETP16_Pos	inc/lpc18xx.h	31128;"	d
GPIO_PORT_SET7_SETP17_Msk	inc/lpc18xx.h	31131;"	d
GPIO_PORT_SET7_SETP17_Pos	inc/lpc18xx.h	31130;"	d
GPIO_PORT_SET7_SETP18_Msk	inc/lpc18xx.h	31133;"	d
GPIO_PORT_SET7_SETP18_Pos	inc/lpc18xx.h	31132;"	d
GPIO_PORT_SET7_SETP19_Msk	inc/lpc18xx.h	31135;"	d
GPIO_PORT_SET7_SETP19_Pos	inc/lpc18xx.h	31134;"	d
GPIO_PORT_SET7_SETP1_Msk	inc/lpc18xx.h	31099;"	d
GPIO_PORT_SET7_SETP1_Pos	inc/lpc18xx.h	31098;"	d
GPIO_PORT_SET7_SETP20_Msk	inc/lpc18xx.h	31137;"	d
GPIO_PORT_SET7_SETP20_Pos	inc/lpc18xx.h	31136;"	d
GPIO_PORT_SET7_SETP21_Msk	inc/lpc18xx.h	31139;"	d
GPIO_PORT_SET7_SETP21_Pos	inc/lpc18xx.h	31138;"	d
GPIO_PORT_SET7_SETP22_Msk	inc/lpc18xx.h	31141;"	d
GPIO_PORT_SET7_SETP22_Pos	inc/lpc18xx.h	31140;"	d
GPIO_PORT_SET7_SETP23_Msk	inc/lpc18xx.h	31143;"	d
GPIO_PORT_SET7_SETP23_Pos	inc/lpc18xx.h	31142;"	d
GPIO_PORT_SET7_SETP24_Msk	inc/lpc18xx.h	31145;"	d
GPIO_PORT_SET7_SETP24_Pos	inc/lpc18xx.h	31144;"	d
GPIO_PORT_SET7_SETP25_Msk	inc/lpc18xx.h	31147;"	d
GPIO_PORT_SET7_SETP25_Pos	inc/lpc18xx.h	31146;"	d
GPIO_PORT_SET7_SETP26_Msk	inc/lpc18xx.h	31149;"	d
GPIO_PORT_SET7_SETP26_Pos	inc/lpc18xx.h	31148;"	d
GPIO_PORT_SET7_SETP27_Msk	inc/lpc18xx.h	31151;"	d
GPIO_PORT_SET7_SETP27_Pos	inc/lpc18xx.h	31150;"	d
GPIO_PORT_SET7_SETP28_Msk	inc/lpc18xx.h	31153;"	d
GPIO_PORT_SET7_SETP28_Pos	inc/lpc18xx.h	31152;"	d
GPIO_PORT_SET7_SETP29_Msk	inc/lpc18xx.h	31155;"	d
GPIO_PORT_SET7_SETP29_Pos	inc/lpc18xx.h	31154;"	d
GPIO_PORT_SET7_SETP2_Msk	inc/lpc18xx.h	31101;"	d
GPIO_PORT_SET7_SETP2_Pos	inc/lpc18xx.h	31100;"	d
GPIO_PORT_SET7_SETP30_Msk	inc/lpc18xx.h	31157;"	d
GPIO_PORT_SET7_SETP30_Pos	inc/lpc18xx.h	31156;"	d
GPIO_PORT_SET7_SETP31_Msk	inc/lpc18xx.h	31159;"	d
GPIO_PORT_SET7_SETP31_Pos	inc/lpc18xx.h	31158;"	d
GPIO_PORT_SET7_SETP3_Msk	inc/lpc18xx.h	31103;"	d
GPIO_PORT_SET7_SETP3_Pos	inc/lpc18xx.h	31102;"	d
GPIO_PORT_SET7_SETP4_Msk	inc/lpc18xx.h	31105;"	d
GPIO_PORT_SET7_SETP4_Pos	inc/lpc18xx.h	31104;"	d
GPIO_PORT_SET7_SETP5_Msk	inc/lpc18xx.h	31107;"	d
GPIO_PORT_SET7_SETP5_Pos	inc/lpc18xx.h	31106;"	d
GPIO_PORT_SET7_SETP6_Msk	inc/lpc18xx.h	31109;"	d
GPIO_PORT_SET7_SETP6_Pos	inc/lpc18xx.h	31108;"	d
GPIO_PORT_SET7_SETP7_Msk	inc/lpc18xx.h	31111;"	d
GPIO_PORT_SET7_SETP7_Pos	inc/lpc18xx.h	31110;"	d
GPIO_PORT_SET7_SETP8_Msk	inc/lpc18xx.h	31113;"	d
GPIO_PORT_SET7_SETP8_Pos	inc/lpc18xx.h	31112;"	d
GPIO_PORT_SET7_SETP9_Msk	inc/lpc18xx.h	31115;"	d
GPIO_PORT_SET7_SETP9_Pos	inc/lpc18xx.h	31114;"	d
GPIO_PORT_W0_PWORD_Msk	inc/lpc18xx.h	27499;"	d
GPIO_PORT_W0_PWORD_Pos	inc/lpc18xx.h	27498;"	d
GPIO_PORT_W100_PWORD_Msk	inc/lpc18xx.h	27899;"	d
GPIO_PORT_W100_PWORD_Pos	inc/lpc18xx.h	27898;"	d
GPIO_PORT_W101_PWORD_Msk	inc/lpc18xx.h	27903;"	d
GPIO_PORT_W101_PWORD_Pos	inc/lpc18xx.h	27902;"	d
GPIO_PORT_W102_PWORD_Msk	inc/lpc18xx.h	27907;"	d
GPIO_PORT_W102_PWORD_Pos	inc/lpc18xx.h	27906;"	d
GPIO_PORT_W103_PWORD_Msk	inc/lpc18xx.h	27911;"	d
GPIO_PORT_W103_PWORD_Pos	inc/lpc18xx.h	27910;"	d
GPIO_PORT_W104_PWORD_Msk	inc/lpc18xx.h	27915;"	d
GPIO_PORT_W104_PWORD_Pos	inc/lpc18xx.h	27914;"	d
GPIO_PORT_W105_PWORD_Msk	inc/lpc18xx.h	27919;"	d
GPIO_PORT_W105_PWORD_Pos	inc/lpc18xx.h	27918;"	d
GPIO_PORT_W106_PWORD_Msk	inc/lpc18xx.h	27923;"	d
GPIO_PORT_W106_PWORD_Pos	inc/lpc18xx.h	27922;"	d
GPIO_PORT_W107_PWORD_Msk	inc/lpc18xx.h	27927;"	d
GPIO_PORT_W107_PWORD_Pos	inc/lpc18xx.h	27926;"	d
GPIO_PORT_W108_PWORD_Msk	inc/lpc18xx.h	27931;"	d
GPIO_PORT_W108_PWORD_Pos	inc/lpc18xx.h	27930;"	d
GPIO_PORT_W109_PWORD_Msk	inc/lpc18xx.h	27935;"	d
GPIO_PORT_W109_PWORD_Pos	inc/lpc18xx.h	27934;"	d
GPIO_PORT_W10_PWORD_Msk	inc/lpc18xx.h	27539;"	d
GPIO_PORT_W10_PWORD_Pos	inc/lpc18xx.h	27538;"	d
GPIO_PORT_W110_PWORD_Msk	inc/lpc18xx.h	27939;"	d
GPIO_PORT_W110_PWORD_Pos	inc/lpc18xx.h	27938;"	d
GPIO_PORT_W111_PWORD_Msk	inc/lpc18xx.h	27943;"	d
GPIO_PORT_W111_PWORD_Pos	inc/lpc18xx.h	27942;"	d
GPIO_PORT_W112_PWORD_Msk	inc/lpc18xx.h	27947;"	d
GPIO_PORT_W112_PWORD_Pos	inc/lpc18xx.h	27946;"	d
GPIO_PORT_W113_PWORD_Msk	inc/lpc18xx.h	27951;"	d
GPIO_PORT_W113_PWORD_Pos	inc/lpc18xx.h	27950;"	d
GPIO_PORT_W114_PWORD_Msk	inc/lpc18xx.h	27955;"	d
GPIO_PORT_W114_PWORD_Pos	inc/lpc18xx.h	27954;"	d
GPIO_PORT_W115_PWORD_Msk	inc/lpc18xx.h	27959;"	d
GPIO_PORT_W115_PWORD_Pos	inc/lpc18xx.h	27958;"	d
GPIO_PORT_W116_PWORD_Msk	inc/lpc18xx.h	27963;"	d
GPIO_PORT_W116_PWORD_Pos	inc/lpc18xx.h	27962;"	d
GPIO_PORT_W117_PWORD_Msk	inc/lpc18xx.h	27967;"	d
GPIO_PORT_W117_PWORD_Pos	inc/lpc18xx.h	27966;"	d
GPIO_PORT_W118_PWORD_Msk	inc/lpc18xx.h	27971;"	d
GPIO_PORT_W118_PWORD_Pos	inc/lpc18xx.h	27970;"	d
GPIO_PORT_W119_PWORD_Msk	inc/lpc18xx.h	27975;"	d
GPIO_PORT_W119_PWORD_Pos	inc/lpc18xx.h	27974;"	d
GPIO_PORT_W11_PWORD_Msk	inc/lpc18xx.h	27543;"	d
GPIO_PORT_W11_PWORD_Pos	inc/lpc18xx.h	27542;"	d
GPIO_PORT_W120_PWORD_Msk	inc/lpc18xx.h	27979;"	d
GPIO_PORT_W120_PWORD_Pos	inc/lpc18xx.h	27978;"	d
GPIO_PORT_W121_PWORD_Msk	inc/lpc18xx.h	27983;"	d
GPIO_PORT_W121_PWORD_Pos	inc/lpc18xx.h	27982;"	d
GPIO_PORT_W122_PWORD_Msk	inc/lpc18xx.h	27987;"	d
GPIO_PORT_W122_PWORD_Pos	inc/lpc18xx.h	27986;"	d
GPIO_PORT_W123_PWORD_Msk	inc/lpc18xx.h	27991;"	d
GPIO_PORT_W123_PWORD_Pos	inc/lpc18xx.h	27990;"	d
GPIO_PORT_W124_PWORD_Msk	inc/lpc18xx.h	27995;"	d
GPIO_PORT_W124_PWORD_Pos	inc/lpc18xx.h	27994;"	d
GPIO_PORT_W125_PWORD_Msk	inc/lpc18xx.h	27999;"	d
GPIO_PORT_W125_PWORD_Pos	inc/lpc18xx.h	27998;"	d
GPIO_PORT_W126_PWORD_Msk	inc/lpc18xx.h	28003;"	d
GPIO_PORT_W126_PWORD_Pos	inc/lpc18xx.h	28002;"	d
GPIO_PORT_W127_PWORD_Msk	inc/lpc18xx.h	28007;"	d
GPIO_PORT_W127_PWORD_Pos	inc/lpc18xx.h	28006;"	d
GPIO_PORT_W128_PWORD_Msk	inc/lpc18xx.h	28011;"	d
GPIO_PORT_W128_PWORD_Pos	inc/lpc18xx.h	28010;"	d
GPIO_PORT_W129_PWORD_Msk	inc/lpc18xx.h	28015;"	d
GPIO_PORT_W129_PWORD_Pos	inc/lpc18xx.h	28014;"	d
GPIO_PORT_W12_PWORD_Msk	inc/lpc18xx.h	27547;"	d
GPIO_PORT_W12_PWORD_Pos	inc/lpc18xx.h	27546;"	d
GPIO_PORT_W130_PWORD_Msk	inc/lpc18xx.h	28019;"	d
GPIO_PORT_W130_PWORD_Pos	inc/lpc18xx.h	28018;"	d
GPIO_PORT_W131_PWORD_Msk	inc/lpc18xx.h	28023;"	d
GPIO_PORT_W131_PWORD_Pos	inc/lpc18xx.h	28022;"	d
GPIO_PORT_W132_PWORD_Msk	inc/lpc18xx.h	28027;"	d
GPIO_PORT_W132_PWORD_Pos	inc/lpc18xx.h	28026;"	d
GPIO_PORT_W133_PWORD_Msk	inc/lpc18xx.h	28031;"	d
GPIO_PORT_W133_PWORD_Pos	inc/lpc18xx.h	28030;"	d
GPIO_PORT_W134_PWORD_Msk	inc/lpc18xx.h	28035;"	d
GPIO_PORT_W134_PWORD_Pos	inc/lpc18xx.h	28034;"	d
GPIO_PORT_W135_PWORD_Msk	inc/lpc18xx.h	28039;"	d
GPIO_PORT_W135_PWORD_Pos	inc/lpc18xx.h	28038;"	d
GPIO_PORT_W136_PWORD_Msk	inc/lpc18xx.h	28043;"	d
GPIO_PORT_W136_PWORD_Pos	inc/lpc18xx.h	28042;"	d
GPIO_PORT_W137_PWORD_Msk	inc/lpc18xx.h	28047;"	d
GPIO_PORT_W137_PWORD_Pos	inc/lpc18xx.h	28046;"	d
GPIO_PORT_W138_PWORD_Msk	inc/lpc18xx.h	28051;"	d
GPIO_PORT_W138_PWORD_Pos	inc/lpc18xx.h	28050;"	d
GPIO_PORT_W139_PWORD_Msk	inc/lpc18xx.h	28055;"	d
GPIO_PORT_W139_PWORD_Pos	inc/lpc18xx.h	28054;"	d
GPIO_PORT_W13_PWORD_Msk	inc/lpc18xx.h	27551;"	d
GPIO_PORT_W13_PWORD_Pos	inc/lpc18xx.h	27550;"	d
GPIO_PORT_W140_PWORD_Msk	inc/lpc18xx.h	28059;"	d
GPIO_PORT_W140_PWORD_Pos	inc/lpc18xx.h	28058;"	d
GPIO_PORT_W141_PWORD_Msk	inc/lpc18xx.h	28063;"	d
GPIO_PORT_W141_PWORD_Pos	inc/lpc18xx.h	28062;"	d
GPIO_PORT_W142_PWORD_Msk	inc/lpc18xx.h	28067;"	d
GPIO_PORT_W142_PWORD_Pos	inc/lpc18xx.h	28066;"	d
GPIO_PORT_W143_PWORD_Msk	inc/lpc18xx.h	28071;"	d
GPIO_PORT_W143_PWORD_Pos	inc/lpc18xx.h	28070;"	d
GPIO_PORT_W144_PWORD_Msk	inc/lpc18xx.h	28075;"	d
GPIO_PORT_W144_PWORD_Pos	inc/lpc18xx.h	28074;"	d
GPIO_PORT_W145_PWORD_Msk	inc/lpc18xx.h	28079;"	d
GPIO_PORT_W145_PWORD_Pos	inc/lpc18xx.h	28078;"	d
GPIO_PORT_W146_PWORD_Msk	inc/lpc18xx.h	28083;"	d
GPIO_PORT_W146_PWORD_Pos	inc/lpc18xx.h	28082;"	d
GPIO_PORT_W147_PWORD_Msk	inc/lpc18xx.h	28087;"	d
GPIO_PORT_W147_PWORD_Pos	inc/lpc18xx.h	28086;"	d
GPIO_PORT_W148_PWORD_Msk	inc/lpc18xx.h	28091;"	d
GPIO_PORT_W148_PWORD_Pos	inc/lpc18xx.h	28090;"	d
GPIO_PORT_W149_PWORD_Msk	inc/lpc18xx.h	28095;"	d
GPIO_PORT_W149_PWORD_Pos	inc/lpc18xx.h	28094;"	d
GPIO_PORT_W14_PWORD_Msk	inc/lpc18xx.h	27555;"	d
GPIO_PORT_W14_PWORD_Pos	inc/lpc18xx.h	27554;"	d
GPIO_PORT_W150_PWORD_Msk	inc/lpc18xx.h	28099;"	d
GPIO_PORT_W150_PWORD_Pos	inc/lpc18xx.h	28098;"	d
GPIO_PORT_W151_PWORD_Msk	inc/lpc18xx.h	28103;"	d
GPIO_PORT_W151_PWORD_Pos	inc/lpc18xx.h	28102;"	d
GPIO_PORT_W152_PWORD_Msk	inc/lpc18xx.h	28107;"	d
GPIO_PORT_W152_PWORD_Pos	inc/lpc18xx.h	28106;"	d
GPIO_PORT_W153_PWORD_Msk	inc/lpc18xx.h	28111;"	d
GPIO_PORT_W153_PWORD_Pos	inc/lpc18xx.h	28110;"	d
GPIO_PORT_W154_PWORD_Msk	inc/lpc18xx.h	28115;"	d
GPIO_PORT_W154_PWORD_Pos	inc/lpc18xx.h	28114;"	d
GPIO_PORT_W155_PWORD_Msk	inc/lpc18xx.h	28119;"	d
GPIO_PORT_W155_PWORD_Pos	inc/lpc18xx.h	28118;"	d
GPIO_PORT_W156_PWORD_Msk	inc/lpc18xx.h	28123;"	d
GPIO_PORT_W156_PWORD_Pos	inc/lpc18xx.h	28122;"	d
GPIO_PORT_W157_PWORD_Msk	inc/lpc18xx.h	28127;"	d
GPIO_PORT_W157_PWORD_Pos	inc/lpc18xx.h	28126;"	d
GPIO_PORT_W158_PWORD_Msk	inc/lpc18xx.h	28131;"	d
GPIO_PORT_W158_PWORD_Pos	inc/lpc18xx.h	28130;"	d
GPIO_PORT_W159_PWORD_Msk	inc/lpc18xx.h	28135;"	d
GPIO_PORT_W159_PWORD_Pos	inc/lpc18xx.h	28134;"	d
GPIO_PORT_W15_PWORD_Msk	inc/lpc18xx.h	27559;"	d
GPIO_PORT_W15_PWORD_Pos	inc/lpc18xx.h	27558;"	d
GPIO_PORT_W160_PWORD_Msk	inc/lpc18xx.h	28139;"	d
GPIO_PORT_W160_PWORD_Pos	inc/lpc18xx.h	28138;"	d
GPIO_PORT_W161_PWORD_Msk	inc/lpc18xx.h	28143;"	d
GPIO_PORT_W161_PWORD_Pos	inc/lpc18xx.h	28142;"	d
GPIO_PORT_W162_PWORD_Msk	inc/lpc18xx.h	28147;"	d
GPIO_PORT_W162_PWORD_Pos	inc/lpc18xx.h	28146;"	d
GPIO_PORT_W163_PWORD_Msk	inc/lpc18xx.h	28151;"	d
GPIO_PORT_W163_PWORD_Pos	inc/lpc18xx.h	28150;"	d
GPIO_PORT_W164_PWORD_Msk	inc/lpc18xx.h	28155;"	d
GPIO_PORT_W164_PWORD_Pos	inc/lpc18xx.h	28154;"	d
GPIO_PORT_W165_PWORD_Msk	inc/lpc18xx.h	28159;"	d
GPIO_PORT_W165_PWORD_Pos	inc/lpc18xx.h	28158;"	d
GPIO_PORT_W166_PWORD_Msk	inc/lpc18xx.h	28163;"	d
GPIO_PORT_W166_PWORD_Pos	inc/lpc18xx.h	28162;"	d
GPIO_PORT_W167_PWORD_Msk	inc/lpc18xx.h	28167;"	d
GPIO_PORT_W167_PWORD_Pos	inc/lpc18xx.h	28166;"	d
GPIO_PORT_W168_PWORD_Msk	inc/lpc18xx.h	28171;"	d
GPIO_PORT_W168_PWORD_Pos	inc/lpc18xx.h	28170;"	d
GPIO_PORT_W169_PWORD_Msk	inc/lpc18xx.h	28175;"	d
GPIO_PORT_W169_PWORD_Pos	inc/lpc18xx.h	28174;"	d
GPIO_PORT_W16_PWORD_Msk	inc/lpc18xx.h	27563;"	d
GPIO_PORT_W16_PWORD_Pos	inc/lpc18xx.h	27562;"	d
GPIO_PORT_W170_PWORD_Msk	inc/lpc18xx.h	28179;"	d
GPIO_PORT_W170_PWORD_Pos	inc/lpc18xx.h	28178;"	d
GPIO_PORT_W171_PWORD_Msk	inc/lpc18xx.h	28183;"	d
GPIO_PORT_W171_PWORD_Pos	inc/lpc18xx.h	28182;"	d
GPIO_PORT_W172_PWORD_Msk	inc/lpc18xx.h	28187;"	d
GPIO_PORT_W172_PWORD_Pos	inc/lpc18xx.h	28186;"	d
GPIO_PORT_W173_PWORD_Msk	inc/lpc18xx.h	28191;"	d
GPIO_PORT_W173_PWORD_Pos	inc/lpc18xx.h	28190;"	d
GPIO_PORT_W174_PWORD_Msk	inc/lpc18xx.h	28195;"	d
GPIO_PORT_W174_PWORD_Pos	inc/lpc18xx.h	28194;"	d
GPIO_PORT_W175_PWORD_Msk	inc/lpc18xx.h	28199;"	d
GPIO_PORT_W175_PWORD_Pos	inc/lpc18xx.h	28198;"	d
GPIO_PORT_W176_PWORD_Msk	inc/lpc18xx.h	28203;"	d
GPIO_PORT_W176_PWORD_Pos	inc/lpc18xx.h	28202;"	d
GPIO_PORT_W177_PWORD_Msk	inc/lpc18xx.h	28207;"	d
GPIO_PORT_W177_PWORD_Pos	inc/lpc18xx.h	28206;"	d
GPIO_PORT_W178_PWORD_Msk	inc/lpc18xx.h	28211;"	d
GPIO_PORT_W178_PWORD_Pos	inc/lpc18xx.h	28210;"	d
GPIO_PORT_W179_PWORD_Msk	inc/lpc18xx.h	28215;"	d
GPIO_PORT_W179_PWORD_Pos	inc/lpc18xx.h	28214;"	d
GPIO_PORT_W17_PWORD_Msk	inc/lpc18xx.h	27567;"	d
GPIO_PORT_W17_PWORD_Pos	inc/lpc18xx.h	27566;"	d
GPIO_PORT_W180_PWORD_Msk	inc/lpc18xx.h	28219;"	d
GPIO_PORT_W180_PWORD_Pos	inc/lpc18xx.h	28218;"	d
GPIO_PORT_W181_PWORD_Msk	inc/lpc18xx.h	28223;"	d
GPIO_PORT_W181_PWORD_Pos	inc/lpc18xx.h	28222;"	d
GPIO_PORT_W182_PWORD_Msk	inc/lpc18xx.h	28227;"	d
GPIO_PORT_W182_PWORD_Pos	inc/lpc18xx.h	28226;"	d
GPIO_PORT_W183_PWORD_Msk	inc/lpc18xx.h	28231;"	d
GPIO_PORT_W183_PWORD_Pos	inc/lpc18xx.h	28230;"	d
GPIO_PORT_W184_PWORD_Msk	inc/lpc18xx.h	28235;"	d
GPIO_PORT_W184_PWORD_Pos	inc/lpc18xx.h	28234;"	d
GPIO_PORT_W185_PWORD_Msk	inc/lpc18xx.h	28239;"	d
GPIO_PORT_W185_PWORD_Pos	inc/lpc18xx.h	28238;"	d
GPIO_PORT_W186_PWORD_Msk	inc/lpc18xx.h	28243;"	d
GPIO_PORT_W186_PWORD_Pos	inc/lpc18xx.h	28242;"	d
GPIO_PORT_W187_PWORD_Msk	inc/lpc18xx.h	28247;"	d
GPIO_PORT_W187_PWORD_Pos	inc/lpc18xx.h	28246;"	d
GPIO_PORT_W188_PWORD_Msk	inc/lpc18xx.h	28251;"	d
GPIO_PORT_W188_PWORD_Pos	inc/lpc18xx.h	28250;"	d
GPIO_PORT_W189_PWORD_Msk	inc/lpc18xx.h	28255;"	d
GPIO_PORT_W189_PWORD_Pos	inc/lpc18xx.h	28254;"	d
GPIO_PORT_W18_PWORD_Msk	inc/lpc18xx.h	27571;"	d
GPIO_PORT_W18_PWORD_Pos	inc/lpc18xx.h	27570;"	d
GPIO_PORT_W190_PWORD_Msk	inc/lpc18xx.h	28259;"	d
GPIO_PORT_W190_PWORD_Pos	inc/lpc18xx.h	28258;"	d
GPIO_PORT_W191_PWORD_Msk	inc/lpc18xx.h	28263;"	d
GPIO_PORT_W191_PWORD_Pos	inc/lpc18xx.h	28262;"	d
GPIO_PORT_W192_PWORD_Msk	inc/lpc18xx.h	28267;"	d
GPIO_PORT_W192_PWORD_Pos	inc/lpc18xx.h	28266;"	d
GPIO_PORT_W193_PWORD_Msk	inc/lpc18xx.h	28271;"	d
GPIO_PORT_W193_PWORD_Pos	inc/lpc18xx.h	28270;"	d
GPIO_PORT_W194_PWORD_Msk	inc/lpc18xx.h	28275;"	d
GPIO_PORT_W194_PWORD_Pos	inc/lpc18xx.h	28274;"	d
GPIO_PORT_W195_PWORD_Msk	inc/lpc18xx.h	28279;"	d
GPIO_PORT_W195_PWORD_Pos	inc/lpc18xx.h	28278;"	d
GPIO_PORT_W196_PWORD_Msk	inc/lpc18xx.h	28283;"	d
GPIO_PORT_W196_PWORD_Pos	inc/lpc18xx.h	28282;"	d
GPIO_PORT_W197_PWORD_Msk	inc/lpc18xx.h	28287;"	d
GPIO_PORT_W197_PWORD_Pos	inc/lpc18xx.h	28286;"	d
GPIO_PORT_W198_PWORD_Msk	inc/lpc18xx.h	28291;"	d
GPIO_PORT_W198_PWORD_Pos	inc/lpc18xx.h	28290;"	d
GPIO_PORT_W199_PWORD_Msk	inc/lpc18xx.h	28295;"	d
GPIO_PORT_W199_PWORD_Pos	inc/lpc18xx.h	28294;"	d
GPIO_PORT_W19_PWORD_Msk	inc/lpc18xx.h	27575;"	d
GPIO_PORT_W19_PWORD_Pos	inc/lpc18xx.h	27574;"	d
GPIO_PORT_W1_PWORD_Msk	inc/lpc18xx.h	27503;"	d
GPIO_PORT_W1_PWORD_Pos	inc/lpc18xx.h	27502;"	d
GPIO_PORT_W200_PWORD_Msk	inc/lpc18xx.h	28299;"	d
GPIO_PORT_W200_PWORD_Pos	inc/lpc18xx.h	28298;"	d
GPIO_PORT_W201_PWORD_Msk	inc/lpc18xx.h	28303;"	d
GPIO_PORT_W201_PWORD_Pos	inc/lpc18xx.h	28302;"	d
GPIO_PORT_W202_PWORD_Msk	inc/lpc18xx.h	28307;"	d
GPIO_PORT_W202_PWORD_Pos	inc/lpc18xx.h	28306;"	d
GPIO_PORT_W203_PWORD_Msk	inc/lpc18xx.h	28311;"	d
GPIO_PORT_W203_PWORD_Pos	inc/lpc18xx.h	28310;"	d
GPIO_PORT_W204_PWORD_Msk	inc/lpc18xx.h	28315;"	d
GPIO_PORT_W204_PWORD_Pos	inc/lpc18xx.h	28314;"	d
GPIO_PORT_W205_PWORD_Msk	inc/lpc18xx.h	28319;"	d
GPIO_PORT_W205_PWORD_Pos	inc/lpc18xx.h	28318;"	d
GPIO_PORT_W206_PWORD_Msk	inc/lpc18xx.h	28323;"	d
GPIO_PORT_W206_PWORD_Pos	inc/lpc18xx.h	28322;"	d
GPIO_PORT_W207_PWORD_Msk	inc/lpc18xx.h	28327;"	d
GPIO_PORT_W207_PWORD_Pos	inc/lpc18xx.h	28326;"	d
GPIO_PORT_W208_PWORD_Msk	inc/lpc18xx.h	28331;"	d
GPIO_PORT_W208_PWORD_Pos	inc/lpc18xx.h	28330;"	d
GPIO_PORT_W209_PWORD_Msk	inc/lpc18xx.h	28335;"	d
GPIO_PORT_W209_PWORD_Pos	inc/lpc18xx.h	28334;"	d
GPIO_PORT_W20_PWORD_Msk	inc/lpc18xx.h	27579;"	d
GPIO_PORT_W20_PWORD_Pos	inc/lpc18xx.h	27578;"	d
GPIO_PORT_W210_PWORD_Msk	inc/lpc18xx.h	28339;"	d
GPIO_PORT_W210_PWORD_Pos	inc/lpc18xx.h	28338;"	d
GPIO_PORT_W211_PWORD_Msk	inc/lpc18xx.h	28343;"	d
GPIO_PORT_W211_PWORD_Pos	inc/lpc18xx.h	28342;"	d
GPIO_PORT_W212_PWORD_Msk	inc/lpc18xx.h	28347;"	d
GPIO_PORT_W212_PWORD_Pos	inc/lpc18xx.h	28346;"	d
GPIO_PORT_W213_PWORD_Msk	inc/lpc18xx.h	28351;"	d
GPIO_PORT_W213_PWORD_Pos	inc/lpc18xx.h	28350;"	d
GPIO_PORT_W214_PWORD_Msk	inc/lpc18xx.h	28355;"	d
GPIO_PORT_W214_PWORD_Pos	inc/lpc18xx.h	28354;"	d
GPIO_PORT_W215_PWORD_Msk	inc/lpc18xx.h	28359;"	d
GPIO_PORT_W215_PWORD_Pos	inc/lpc18xx.h	28358;"	d
GPIO_PORT_W216_PWORD_Msk	inc/lpc18xx.h	28363;"	d
GPIO_PORT_W216_PWORD_Pos	inc/lpc18xx.h	28362;"	d
GPIO_PORT_W217_PWORD_Msk	inc/lpc18xx.h	28367;"	d
GPIO_PORT_W217_PWORD_Pos	inc/lpc18xx.h	28366;"	d
GPIO_PORT_W218_PWORD_Msk	inc/lpc18xx.h	28371;"	d
GPIO_PORT_W218_PWORD_Pos	inc/lpc18xx.h	28370;"	d
GPIO_PORT_W219_PWORD_Msk	inc/lpc18xx.h	28375;"	d
GPIO_PORT_W219_PWORD_Pos	inc/lpc18xx.h	28374;"	d
GPIO_PORT_W21_PWORD_Msk	inc/lpc18xx.h	27583;"	d
GPIO_PORT_W21_PWORD_Pos	inc/lpc18xx.h	27582;"	d
GPIO_PORT_W220_PWORD_Msk	inc/lpc18xx.h	28379;"	d
GPIO_PORT_W220_PWORD_Pos	inc/lpc18xx.h	28378;"	d
GPIO_PORT_W221_PWORD_Msk	inc/lpc18xx.h	28383;"	d
GPIO_PORT_W221_PWORD_Pos	inc/lpc18xx.h	28382;"	d
GPIO_PORT_W222_PWORD_Msk	inc/lpc18xx.h	28387;"	d
GPIO_PORT_W222_PWORD_Pos	inc/lpc18xx.h	28386;"	d
GPIO_PORT_W223_PWORD_Msk	inc/lpc18xx.h	28391;"	d
GPIO_PORT_W223_PWORD_Pos	inc/lpc18xx.h	28390;"	d
GPIO_PORT_W224_PWORD_Msk	inc/lpc18xx.h	28395;"	d
GPIO_PORT_W224_PWORD_Pos	inc/lpc18xx.h	28394;"	d
GPIO_PORT_W225_PWORD_Msk	inc/lpc18xx.h	28399;"	d
GPIO_PORT_W225_PWORD_Pos	inc/lpc18xx.h	28398;"	d
GPIO_PORT_W226_PWORD_Msk	inc/lpc18xx.h	28403;"	d
GPIO_PORT_W226_PWORD_Pos	inc/lpc18xx.h	28402;"	d
GPIO_PORT_W227_PWORD_Msk	inc/lpc18xx.h	28407;"	d
GPIO_PORT_W227_PWORD_Pos	inc/lpc18xx.h	28406;"	d
GPIO_PORT_W228_PWORD_Msk	inc/lpc18xx.h	28411;"	d
GPIO_PORT_W228_PWORD_Pos	inc/lpc18xx.h	28410;"	d
GPIO_PORT_W229_PWORD_Msk	inc/lpc18xx.h	28415;"	d
GPIO_PORT_W229_PWORD_Pos	inc/lpc18xx.h	28414;"	d
GPIO_PORT_W22_PWORD_Msk	inc/lpc18xx.h	27587;"	d
GPIO_PORT_W22_PWORD_Pos	inc/lpc18xx.h	27586;"	d
GPIO_PORT_W230_PWORD_Msk	inc/lpc18xx.h	28419;"	d
GPIO_PORT_W230_PWORD_Pos	inc/lpc18xx.h	28418;"	d
GPIO_PORT_W231_PWORD_Msk	inc/lpc18xx.h	28423;"	d
GPIO_PORT_W231_PWORD_Pos	inc/lpc18xx.h	28422;"	d
GPIO_PORT_W232_PWORD_Msk	inc/lpc18xx.h	28427;"	d
GPIO_PORT_W232_PWORD_Pos	inc/lpc18xx.h	28426;"	d
GPIO_PORT_W233_PWORD_Msk	inc/lpc18xx.h	28431;"	d
GPIO_PORT_W233_PWORD_Pos	inc/lpc18xx.h	28430;"	d
GPIO_PORT_W234_PWORD_Msk	inc/lpc18xx.h	28435;"	d
GPIO_PORT_W234_PWORD_Pos	inc/lpc18xx.h	28434;"	d
GPIO_PORT_W235_PWORD_Msk	inc/lpc18xx.h	28439;"	d
GPIO_PORT_W235_PWORD_Pos	inc/lpc18xx.h	28438;"	d
GPIO_PORT_W236_PWORD_Msk	inc/lpc18xx.h	28443;"	d
GPIO_PORT_W236_PWORD_Pos	inc/lpc18xx.h	28442;"	d
GPIO_PORT_W237_PWORD_Msk	inc/lpc18xx.h	28447;"	d
GPIO_PORT_W237_PWORD_Pos	inc/lpc18xx.h	28446;"	d
GPIO_PORT_W238_PWORD_Msk	inc/lpc18xx.h	28451;"	d
GPIO_PORT_W238_PWORD_Pos	inc/lpc18xx.h	28450;"	d
GPIO_PORT_W239_PWORD_Msk	inc/lpc18xx.h	28455;"	d
GPIO_PORT_W239_PWORD_Pos	inc/lpc18xx.h	28454;"	d
GPIO_PORT_W23_PWORD_Msk	inc/lpc18xx.h	27591;"	d
GPIO_PORT_W23_PWORD_Pos	inc/lpc18xx.h	27590;"	d
GPIO_PORT_W240_PWORD_Msk	inc/lpc18xx.h	28459;"	d
GPIO_PORT_W240_PWORD_Pos	inc/lpc18xx.h	28458;"	d
GPIO_PORT_W241_PWORD_Msk	inc/lpc18xx.h	28463;"	d
GPIO_PORT_W241_PWORD_Pos	inc/lpc18xx.h	28462;"	d
GPIO_PORT_W242_PWORD_Msk	inc/lpc18xx.h	28467;"	d
GPIO_PORT_W242_PWORD_Pos	inc/lpc18xx.h	28466;"	d
GPIO_PORT_W243_PWORD_Msk	inc/lpc18xx.h	28471;"	d
GPIO_PORT_W243_PWORD_Pos	inc/lpc18xx.h	28470;"	d
GPIO_PORT_W244_PWORD_Msk	inc/lpc18xx.h	28475;"	d
GPIO_PORT_W244_PWORD_Pos	inc/lpc18xx.h	28474;"	d
GPIO_PORT_W245_PWORD_Msk	inc/lpc18xx.h	28479;"	d
GPIO_PORT_W245_PWORD_Pos	inc/lpc18xx.h	28478;"	d
GPIO_PORT_W246_PWORD_Msk	inc/lpc18xx.h	28483;"	d
GPIO_PORT_W246_PWORD_Pos	inc/lpc18xx.h	28482;"	d
GPIO_PORT_W247_PWORD_Msk	inc/lpc18xx.h	28487;"	d
GPIO_PORT_W247_PWORD_Pos	inc/lpc18xx.h	28486;"	d
GPIO_PORT_W248_PWORD_Msk	inc/lpc18xx.h	28491;"	d
GPIO_PORT_W248_PWORD_Pos	inc/lpc18xx.h	28490;"	d
GPIO_PORT_W249_PWORD_Msk	inc/lpc18xx.h	28495;"	d
GPIO_PORT_W249_PWORD_Pos	inc/lpc18xx.h	28494;"	d
GPIO_PORT_W24_PWORD_Msk	inc/lpc18xx.h	27595;"	d
GPIO_PORT_W24_PWORD_Pos	inc/lpc18xx.h	27594;"	d
GPIO_PORT_W250_PWORD_Msk	inc/lpc18xx.h	28499;"	d
GPIO_PORT_W250_PWORD_Pos	inc/lpc18xx.h	28498;"	d
GPIO_PORT_W251_PWORD_Msk	inc/lpc18xx.h	28503;"	d
GPIO_PORT_W251_PWORD_Pos	inc/lpc18xx.h	28502;"	d
GPIO_PORT_W252_PWORD_Msk	inc/lpc18xx.h	28507;"	d
GPIO_PORT_W252_PWORD_Pos	inc/lpc18xx.h	28506;"	d
GPIO_PORT_W253_PWORD_Msk	inc/lpc18xx.h	28511;"	d
GPIO_PORT_W253_PWORD_Pos	inc/lpc18xx.h	28510;"	d
GPIO_PORT_W254_PWORD_Msk	inc/lpc18xx.h	28515;"	d
GPIO_PORT_W254_PWORD_Pos	inc/lpc18xx.h	28514;"	d
GPIO_PORT_W255_PWORD_Msk	inc/lpc18xx.h	28519;"	d
GPIO_PORT_W255_PWORD_Pos	inc/lpc18xx.h	28518;"	d
GPIO_PORT_W25_PWORD_Msk	inc/lpc18xx.h	27599;"	d
GPIO_PORT_W25_PWORD_Pos	inc/lpc18xx.h	27598;"	d
GPIO_PORT_W26_PWORD_Msk	inc/lpc18xx.h	27603;"	d
GPIO_PORT_W26_PWORD_Pos	inc/lpc18xx.h	27602;"	d
GPIO_PORT_W27_PWORD_Msk	inc/lpc18xx.h	27607;"	d
GPIO_PORT_W27_PWORD_Pos	inc/lpc18xx.h	27606;"	d
GPIO_PORT_W28_PWORD_Msk	inc/lpc18xx.h	27611;"	d
GPIO_PORT_W28_PWORD_Pos	inc/lpc18xx.h	27610;"	d
GPIO_PORT_W29_PWORD_Msk	inc/lpc18xx.h	27615;"	d
GPIO_PORT_W29_PWORD_Pos	inc/lpc18xx.h	27614;"	d
GPIO_PORT_W2_PWORD_Msk	inc/lpc18xx.h	27507;"	d
GPIO_PORT_W2_PWORD_Pos	inc/lpc18xx.h	27506;"	d
GPIO_PORT_W30_PWORD_Msk	inc/lpc18xx.h	27619;"	d
GPIO_PORT_W30_PWORD_Pos	inc/lpc18xx.h	27618;"	d
GPIO_PORT_W31_PWORD_Msk	inc/lpc18xx.h	27623;"	d
GPIO_PORT_W31_PWORD_Pos	inc/lpc18xx.h	27622;"	d
GPIO_PORT_W32_PWORD_Msk	inc/lpc18xx.h	27627;"	d
GPIO_PORT_W32_PWORD_Pos	inc/lpc18xx.h	27626;"	d
GPIO_PORT_W33_PWORD_Msk	inc/lpc18xx.h	27631;"	d
GPIO_PORT_W33_PWORD_Pos	inc/lpc18xx.h	27630;"	d
GPIO_PORT_W34_PWORD_Msk	inc/lpc18xx.h	27635;"	d
GPIO_PORT_W34_PWORD_Pos	inc/lpc18xx.h	27634;"	d
GPIO_PORT_W35_PWORD_Msk	inc/lpc18xx.h	27639;"	d
GPIO_PORT_W35_PWORD_Pos	inc/lpc18xx.h	27638;"	d
GPIO_PORT_W36_PWORD_Msk	inc/lpc18xx.h	27643;"	d
GPIO_PORT_W36_PWORD_Pos	inc/lpc18xx.h	27642;"	d
GPIO_PORT_W37_PWORD_Msk	inc/lpc18xx.h	27647;"	d
GPIO_PORT_W37_PWORD_Pos	inc/lpc18xx.h	27646;"	d
GPIO_PORT_W38_PWORD_Msk	inc/lpc18xx.h	27651;"	d
GPIO_PORT_W38_PWORD_Pos	inc/lpc18xx.h	27650;"	d
GPIO_PORT_W39_PWORD_Msk	inc/lpc18xx.h	27655;"	d
GPIO_PORT_W39_PWORD_Pos	inc/lpc18xx.h	27654;"	d
GPIO_PORT_W3_PWORD_Msk	inc/lpc18xx.h	27511;"	d
GPIO_PORT_W3_PWORD_Pos	inc/lpc18xx.h	27510;"	d
GPIO_PORT_W40_PWORD_Msk	inc/lpc18xx.h	27659;"	d
GPIO_PORT_W40_PWORD_Pos	inc/lpc18xx.h	27658;"	d
GPIO_PORT_W41_PWORD_Msk	inc/lpc18xx.h	27663;"	d
GPIO_PORT_W41_PWORD_Pos	inc/lpc18xx.h	27662;"	d
GPIO_PORT_W42_PWORD_Msk	inc/lpc18xx.h	27667;"	d
GPIO_PORT_W42_PWORD_Pos	inc/lpc18xx.h	27666;"	d
GPIO_PORT_W43_PWORD_Msk	inc/lpc18xx.h	27671;"	d
GPIO_PORT_W43_PWORD_Pos	inc/lpc18xx.h	27670;"	d
GPIO_PORT_W44_PWORD_Msk	inc/lpc18xx.h	27675;"	d
GPIO_PORT_W44_PWORD_Pos	inc/lpc18xx.h	27674;"	d
GPIO_PORT_W45_PWORD_Msk	inc/lpc18xx.h	27679;"	d
GPIO_PORT_W45_PWORD_Pos	inc/lpc18xx.h	27678;"	d
GPIO_PORT_W46_PWORD_Msk	inc/lpc18xx.h	27683;"	d
GPIO_PORT_W46_PWORD_Pos	inc/lpc18xx.h	27682;"	d
GPIO_PORT_W47_PWORD_Msk	inc/lpc18xx.h	27687;"	d
GPIO_PORT_W47_PWORD_Pos	inc/lpc18xx.h	27686;"	d
GPIO_PORT_W48_PWORD_Msk	inc/lpc18xx.h	27691;"	d
GPIO_PORT_W48_PWORD_Pos	inc/lpc18xx.h	27690;"	d
GPIO_PORT_W49_PWORD_Msk	inc/lpc18xx.h	27695;"	d
GPIO_PORT_W49_PWORD_Pos	inc/lpc18xx.h	27694;"	d
GPIO_PORT_W4_PWORD_Msk	inc/lpc18xx.h	27515;"	d
GPIO_PORT_W4_PWORD_Pos	inc/lpc18xx.h	27514;"	d
GPIO_PORT_W50_PWORD_Msk	inc/lpc18xx.h	27699;"	d
GPIO_PORT_W50_PWORD_Pos	inc/lpc18xx.h	27698;"	d
GPIO_PORT_W51_PWORD_Msk	inc/lpc18xx.h	27703;"	d
GPIO_PORT_W51_PWORD_Pos	inc/lpc18xx.h	27702;"	d
GPIO_PORT_W52_PWORD_Msk	inc/lpc18xx.h	27707;"	d
GPIO_PORT_W52_PWORD_Pos	inc/lpc18xx.h	27706;"	d
GPIO_PORT_W53_PWORD_Msk	inc/lpc18xx.h	27711;"	d
GPIO_PORT_W53_PWORD_Pos	inc/lpc18xx.h	27710;"	d
GPIO_PORT_W54_PWORD_Msk	inc/lpc18xx.h	27715;"	d
GPIO_PORT_W54_PWORD_Pos	inc/lpc18xx.h	27714;"	d
GPIO_PORT_W55_PWORD_Msk	inc/lpc18xx.h	27719;"	d
GPIO_PORT_W55_PWORD_Pos	inc/lpc18xx.h	27718;"	d
GPIO_PORT_W56_PWORD_Msk	inc/lpc18xx.h	27723;"	d
GPIO_PORT_W56_PWORD_Pos	inc/lpc18xx.h	27722;"	d
GPIO_PORT_W57_PWORD_Msk	inc/lpc18xx.h	27727;"	d
GPIO_PORT_W57_PWORD_Pos	inc/lpc18xx.h	27726;"	d
GPIO_PORT_W58_PWORD_Msk	inc/lpc18xx.h	27731;"	d
GPIO_PORT_W58_PWORD_Pos	inc/lpc18xx.h	27730;"	d
GPIO_PORT_W59_PWORD_Msk	inc/lpc18xx.h	27735;"	d
GPIO_PORT_W59_PWORD_Pos	inc/lpc18xx.h	27734;"	d
GPIO_PORT_W5_PWORD_Msk	inc/lpc18xx.h	27519;"	d
GPIO_PORT_W5_PWORD_Pos	inc/lpc18xx.h	27518;"	d
GPIO_PORT_W60_PWORD_Msk	inc/lpc18xx.h	27739;"	d
GPIO_PORT_W60_PWORD_Pos	inc/lpc18xx.h	27738;"	d
GPIO_PORT_W61_PWORD_Msk	inc/lpc18xx.h	27743;"	d
GPIO_PORT_W61_PWORD_Pos	inc/lpc18xx.h	27742;"	d
GPIO_PORT_W62_PWORD_Msk	inc/lpc18xx.h	27747;"	d
GPIO_PORT_W62_PWORD_Pos	inc/lpc18xx.h	27746;"	d
GPIO_PORT_W63_PWORD_Msk	inc/lpc18xx.h	27751;"	d
GPIO_PORT_W63_PWORD_Pos	inc/lpc18xx.h	27750;"	d
GPIO_PORT_W64_PWORD_Msk	inc/lpc18xx.h	27755;"	d
GPIO_PORT_W64_PWORD_Pos	inc/lpc18xx.h	27754;"	d
GPIO_PORT_W65_PWORD_Msk	inc/lpc18xx.h	27759;"	d
GPIO_PORT_W65_PWORD_Pos	inc/lpc18xx.h	27758;"	d
GPIO_PORT_W66_PWORD_Msk	inc/lpc18xx.h	27763;"	d
GPIO_PORT_W66_PWORD_Pos	inc/lpc18xx.h	27762;"	d
GPIO_PORT_W67_PWORD_Msk	inc/lpc18xx.h	27767;"	d
GPIO_PORT_W67_PWORD_Pos	inc/lpc18xx.h	27766;"	d
GPIO_PORT_W68_PWORD_Msk	inc/lpc18xx.h	27771;"	d
GPIO_PORT_W68_PWORD_Pos	inc/lpc18xx.h	27770;"	d
GPIO_PORT_W69_PWORD_Msk	inc/lpc18xx.h	27775;"	d
GPIO_PORT_W69_PWORD_Pos	inc/lpc18xx.h	27774;"	d
GPIO_PORT_W6_PWORD_Msk	inc/lpc18xx.h	27523;"	d
GPIO_PORT_W6_PWORD_Pos	inc/lpc18xx.h	27522;"	d
GPIO_PORT_W70_PWORD_Msk	inc/lpc18xx.h	27779;"	d
GPIO_PORT_W70_PWORD_Pos	inc/lpc18xx.h	27778;"	d
GPIO_PORT_W71_PWORD_Msk	inc/lpc18xx.h	27783;"	d
GPIO_PORT_W71_PWORD_Pos	inc/lpc18xx.h	27782;"	d
GPIO_PORT_W72_PWORD_Msk	inc/lpc18xx.h	27787;"	d
GPIO_PORT_W72_PWORD_Pos	inc/lpc18xx.h	27786;"	d
GPIO_PORT_W73_PWORD_Msk	inc/lpc18xx.h	27791;"	d
GPIO_PORT_W73_PWORD_Pos	inc/lpc18xx.h	27790;"	d
GPIO_PORT_W74_PWORD_Msk	inc/lpc18xx.h	27795;"	d
GPIO_PORT_W74_PWORD_Pos	inc/lpc18xx.h	27794;"	d
GPIO_PORT_W75_PWORD_Msk	inc/lpc18xx.h	27799;"	d
GPIO_PORT_W75_PWORD_Pos	inc/lpc18xx.h	27798;"	d
GPIO_PORT_W76_PWORD_Msk	inc/lpc18xx.h	27803;"	d
GPIO_PORT_W76_PWORD_Pos	inc/lpc18xx.h	27802;"	d
GPIO_PORT_W77_PWORD_Msk	inc/lpc18xx.h	27807;"	d
GPIO_PORT_W77_PWORD_Pos	inc/lpc18xx.h	27806;"	d
GPIO_PORT_W78_PWORD_Msk	inc/lpc18xx.h	27811;"	d
GPIO_PORT_W78_PWORD_Pos	inc/lpc18xx.h	27810;"	d
GPIO_PORT_W79_PWORD_Msk	inc/lpc18xx.h	27815;"	d
GPIO_PORT_W79_PWORD_Pos	inc/lpc18xx.h	27814;"	d
GPIO_PORT_W7_PWORD_Msk	inc/lpc18xx.h	27527;"	d
GPIO_PORT_W7_PWORD_Pos	inc/lpc18xx.h	27526;"	d
GPIO_PORT_W80_PWORD_Msk	inc/lpc18xx.h	27819;"	d
GPIO_PORT_W80_PWORD_Pos	inc/lpc18xx.h	27818;"	d
GPIO_PORT_W81_PWORD_Msk	inc/lpc18xx.h	27823;"	d
GPIO_PORT_W81_PWORD_Pos	inc/lpc18xx.h	27822;"	d
GPIO_PORT_W82_PWORD_Msk	inc/lpc18xx.h	27827;"	d
GPIO_PORT_W82_PWORD_Pos	inc/lpc18xx.h	27826;"	d
GPIO_PORT_W83_PWORD_Msk	inc/lpc18xx.h	27831;"	d
GPIO_PORT_W83_PWORD_Pos	inc/lpc18xx.h	27830;"	d
GPIO_PORT_W84_PWORD_Msk	inc/lpc18xx.h	27835;"	d
GPIO_PORT_W84_PWORD_Pos	inc/lpc18xx.h	27834;"	d
GPIO_PORT_W85_PWORD_Msk	inc/lpc18xx.h	27839;"	d
GPIO_PORT_W85_PWORD_Pos	inc/lpc18xx.h	27838;"	d
GPIO_PORT_W86_PWORD_Msk	inc/lpc18xx.h	27843;"	d
GPIO_PORT_W86_PWORD_Pos	inc/lpc18xx.h	27842;"	d
GPIO_PORT_W87_PWORD_Msk	inc/lpc18xx.h	27847;"	d
GPIO_PORT_W87_PWORD_Pos	inc/lpc18xx.h	27846;"	d
GPIO_PORT_W88_PWORD_Msk	inc/lpc18xx.h	27851;"	d
GPIO_PORT_W88_PWORD_Pos	inc/lpc18xx.h	27850;"	d
GPIO_PORT_W89_PWORD_Msk	inc/lpc18xx.h	27855;"	d
GPIO_PORT_W89_PWORD_Pos	inc/lpc18xx.h	27854;"	d
GPIO_PORT_W8_PWORD_Msk	inc/lpc18xx.h	27531;"	d
GPIO_PORT_W8_PWORD_Pos	inc/lpc18xx.h	27530;"	d
GPIO_PORT_W90_PWORD_Msk	inc/lpc18xx.h	27859;"	d
GPIO_PORT_W90_PWORD_Pos	inc/lpc18xx.h	27858;"	d
GPIO_PORT_W91_PWORD_Msk	inc/lpc18xx.h	27863;"	d
GPIO_PORT_W91_PWORD_Pos	inc/lpc18xx.h	27862;"	d
GPIO_PORT_W92_PWORD_Msk	inc/lpc18xx.h	27867;"	d
GPIO_PORT_W92_PWORD_Pos	inc/lpc18xx.h	27866;"	d
GPIO_PORT_W93_PWORD_Msk	inc/lpc18xx.h	27871;"	d
GPIO_PORT_W93_PWORD_Pos	inc/lpc18xx.h	27870;"	d
GPIO_PORT_W94_PWORD_Msk	inc/lpc18xx.h	27875;"	d
GPIO_PORT_W94_PWORD_Pos	inc/lpc18xx.h	27874;"	d
GPIO_PORT_W95_PWORD_Msk	inc/lpc18xx.h	27879;"	d
GPIO_PORT_W95_PWORD_Pos	inc/lpc18xx.h	27878;"	d
GPIO_PORT_W96_PWORD_Msk	inc/lpc18xx.h	27883;"	d
GPIO_PORT_W96_PWORD_Pos	inc/lpc18xx.h	27882;"	d
GPIO_PORT_W97_PWORD_Msk	inc/lpc18xx.h	27887;"	d
GPIO_PORT_W97_PWORD_Pos	inc/lpc18xx.h	27886;"	d
GPIO_PORT_W98_PWORD_Msk	inc/lpc18xx.h	27891;"	d
GPIO_PORT_W98_PWORD_Pos	inc/lpc18xx.h	27890;"	d
GPIO_PORT_W99_PWORD_Msk	inc/lpc18xx.h	27895;"	d
GPIO_PORT_W99_PWORD_Pos	inc/lpc18xx.h	27894;"	d
GPIO_PORT_W9_PWORD_Msk	inc/lpc18xx.h	27535;"	d
GPIO_PORT_W9_PWORD_Pos	inc/lpc18xx.h	27534;"	d
GPIO_ReadValue	src/lpc18xx_gpio.c	/^uint32_t GPIO_ReadValue(uint8_t portNum)$/;"	f
GPIO_SetDir	src/lpc18xx_gpio.c	/^void GPIO_SetDir(uint8_t portNum, uint32_t bitValue, uint8_t dir)$/;"	f
GPIO_SetValue	src/lpc18xx_gpio.c	/^void GPIO_SetValue(uint8_t portNum, uint32_t bitValue)$/;"	f
H	inc/lpc18xx.h	/^                uint16_t H;             \/*       SCTCAPCTRL[i].H  Access to H value *\/$/;"	m	struct:__anon3::__anon15::__anon18::__anon19
H	inc/lpc18xx.h	/^                uint16_t H;             \/*       SCTCAP[i].H  Access to H value *\/$/;"	m	struct:__anon3::__anon8::__anon11::__anon12
H	inc/lpc18xx.h	/^                uint16_t H;             \/*       SCTMATCHREL[i].H  Access to H value *\/$/;"	m	struct:__anon3::__anon15::__anon16::__anon17
H	inc/lpc18xx.h	/^                uint16_t H;             \/*       SCTMATCH[i].H  Access to H value *\/$/;"	m	struct:__anon3::__anon8::__anon9::__anon10
H	inc/usb.h	/^    uint8_t H;$/;"	m	struct:__anon121::__anon122
HALT_H	inc/lpc18xx.h	/^    __IO uint16_t HALT_H;               \/* 0x00E halt register for counter H *\/$/;"	m	struct:__anon3
HALT_L	inc/lpc18xx.h	/^    __IO uint16_t HALT_L;               \/* 0x00C halt register for counter L *\/$/;"	m	struct:__anon3
HCCPARAMS	inc/lpc18xx.h	/^  __I  uint32_t HCCPARAMS;                  \/*!< (@ 0x40006108) Host controller capability parameters *\/$/;"	m	struct:__anon27
HCCPARAMS	inc/lpc18xx.h	/^  __I  uint32_t HCCPARAMS;                  \/*!< (@ 0x40007108) Host controller capability parameters *\/$/;"	m	struct:__anon36
HCSPARAMS	inc/lpc18xx.h	/^  __I  uint32_t HCSPARAMS;                  \/*!< (@ 0x40006104) Host controller structural parameters *\/$/;"	m	struct:__anon27
HCSPARAMS	inc/lpc18xx.h	/^  __I  uint32_t HCSPARAMS;                  \/*!< (@ 0x40007104) Host controller structural parameters *\/$/;"	m	struct:__anon36
HDEN	inc/lpc18xx.h	/^  __IO uint32_t HDEN;                       \/*!< (@ 0x400xx03C) Half-duplex enable Register *\/$/;"	m	struct:__anon58
HFSR	inc/core_cm3.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon92
HIGHWORD	inc/lpc18xx.h	/^  __IO uint32_t  HIGHWORD;                  \/*!< (@ 0x40010724) System time higher word seconds register *\/$/;"	m	struct:__anon46
HILO	inc/lpc18xx.h	/^  __IO uint32_t HILO;                       \/*!< (@ 0x40044000) Level configuration register *\/$/;"	m	struct:__anon51
HRS	inc/lpc18xx.h	/^  __IO uint32_t HRS;                        \/*!< (@ 0x40046028) Hours Register         *\/$/;"	m	struct:__anon52
HardFault_Handler	src/startup_lpc18xx.s	/^HardFault_Handler:$/;"	l
HardFault_IRQn	inc/lpc18xx.h	/^  HardFault_IRQn                    = -13,  \/*!<   3  Hard Fault, all classes of Fault *\/$/;"	e	enum:__anon1
I2C0_ADR0_Address_Msk	inc/lpc18xx.h	24437;"	d
I2C0_ADR0_Address_Pos	inc/lpc18xx.h	24436;"	d
I2C0_ADR0_GC_Msk	inc/lpc18xx.h	24435;"	d
I2C0_ADR0_GC_Pos	inc/lpc18xx.h	24434;"	d
I2C0_ADR1_Address_Msk	inc/lpc18xx.h	24469;"	d
I2C0_ADR1_Address_Pos	inc/lpc18xx.h	24468;"	d
I2C0_ADR1_GC_Msk	inc/lpc18xx.h	24467;"	d
I2C0_ADR1_GC_Pos	inc/lpc18xx.h	24466;"	d
I2C0_ADR2_Address_Msk	inc/lpc18xx.h	24475;"	d
I2C0_ADR2_Address_Pos	inc/lpc18xx.h	24474;"	d
I2C0_ADR2_GC_Msk	inc/lpc18xx.h	24473;"	d
I2C0_ADR2_GC_Pos	inc/lpc18xx.h	24472;"	d
I2C0_ADR3_Address_Msk	inc/lpc18xx.h	24481;"	d
I2C0_ADR3_Address_Pos	inc/lpc18xx.h	24480;"	d
I2C0_ADR3_GC_Msk	inc/lpc18xx.h	24479;"	d
I2C0_ADR3_GC_Pos	inc/lpc18xx.h	24478;"	d
I2C0_CONCLR_AAC_Msk	inc/lpc18xx.h	24449;"	d
I2C0_CONCLR_AAC_Pos	inc/lpc18xx.h	24448;"	d
I2C0_CONCLR_I2ENC_Msk	inc/lpc18xx.h	24455;"	d
I2C0_CONCLR_I2ENC_Pos	inc/lpc18xx.h	24454;"	d
I2C0_CONCLR_SIC_Msk	inc/lpc18xx.h	24451;"	d
I2C0_CONCLR_SIC_Pos	inc/lpc18xx.h	24450;"	d
I2C0_CONCLR_STAC_Msk	inc/lpc18xx.h	24453;"	d
I2C0_CONCLR_STAC_Pos	inc/lpc18xx.h	24452;"	d
I2C0_CONSET_AA_Msk	inc/lpc18xx.h	24415;"	d
I2C0_CONSET_AA_Pos	inc/lpc18xx.h	24414;"	d
I2C0_CONSET_I2EN_Msk	inc/lpc18xx.h	24423;"	d
I2C0_CONSET_I2EN_Pos	inc/lpc18xx.h	24422;"	d
I2C0_CONSET_SI_Msk	inc/lpc18xx.h	24417;"	d
I2C0_CONSET_SI_Pos	inc/lpc18xx.h	24416;"	d
I2C0_CONSET_STA_Msk	inc/lpc18xx.h	24421;"	d
I2C0_CONSET_STA_Pos	inc/lpc18xx.h	24420;"	d
I2C0_CONSET_STO_Msk	inc/lpc18xx.h	24419;"	d
I2C0_CONSET_STO_Pos	inc/lpc18xx.h	24418;"	d
I2C0_DATA_BUFFER_Data_Msk	inc/lpc18xx.h	24485;"	d
I2C0_DATA_BUFFER_Data_Pos	inc/lpc18xx.h	24484;"	d
I2C0_DAT_Data_Msk	inc/lpc18xx.h	24431;"	d
I2C0_DAT_Data_Pos	inc/lpc18xx.h	24430;"	d
I2C0_IRQn	inc/lpc18xx.h	/^  I2C0_IRQn                         = 18,   \/*!<  18  I2C0                             *\/$/;"	e	enum:__anon1
I2C0_MASK0_MASK_Msk	inc/lpc18xx.h	24489;"	d
I2C0_MASK0_MASK_Pos	inc/lpc18xx.h	24488;"	d
I2C0_MASK1_MASK_Msk	inc/lpc18xx.h	24493;"	d
I2C0_MASK1_MASK_Pos	inc/lpc18xx.h	24492;"	d
I2C0_MASK2_MASK_Msk	inc/lpc18xx.h	24497;"	d
I2C0_MASK2_MASK_Pos	inc/lpc18xx.h	24496;"	d
I2C0_MASK3_MASK_Msk	inc/lpc18xx.h	24501;"	d
I2C0_MASK3_MASK_Pos	inc/lpc18xx.h	24500;"	d
I2C0_MMCTRL_ENA_SCL_Msk	inc/lpc18xx.h	24461;"	d
I2C0_MMCTRL_ENA_SCL_Pos	inc/lpc18xx.h	24460;"	d
I2C0_MMCTRL_MATCH_ALL_Msk	inc/lpc18xx.h	24463;"	d
I2C0_MMCTRL_MATCH_ALL_Pos	inc/lpc18xx.h	24462;"	d
I2C0_MMCTRL_MM_ENA_Msk	inc/lpc18xx.h	24459;"	d
I2C0_MMCTRL_MM_ENA_Pos	inc/lpc18xx.h	24458;"	d
I2C0_SCLH_SCLH_Msk	inc/lpc18xx.h	24441;"	d
I2C0_SCLH_SCLH_Pos	inc/lpc18xx.h	24440;"	d
I2C0_SCLL_SCLL_Msk	inc/lpc18xx.h	24445;"	d
I2C0_SCLL_SCLL_Pos	inc/lpc18xx.h	24444;"	d
I2C0_STAT_Status_Msk	inc/lpc18xx.h	24427;"	d
I2C0_STAT_Status_Pos	inc/lpc18xx.h	24426;"	d
I2C1_ADR0_Address_Msk	inc/lpc18xx.h	24533;"	d
I2C1_ADR0_Address_Pos	inc/lpc18xx.h	24532;"	d
I2C1_ADR0_GC_Msk	inc/lpc18xx.h	24531;"	d
I2C1_ADR0_GC_Pos	inc/lpc18xx.h	24530;"	d
I2C1_ADR1_Address_Msk	inc/lpc18xx.h	24565;"	d
I2C1_ADR1_Address_Pos	inc/lpc18xx.h	24564;"	d
I2C1_ADR1_GC_Msk	inc/lpc18xx.h	24563;"	d
I2C1_ADR1_GC_Pos	inc/lpc18xx.h	24562;"	d
I2C1_ADR2_Address_Msk	inc/lpc18xx.h	24571;"	d
I2C1_ADR2_Address_Pos	inc/lpc18xx.h	24570;"	d
I2C1_ADR2_GC_Msk	inc/lpc18xx.h	24569;"	d
I2C1_ADR2_GC_Pos	inc/lpc18xx.h	24568;"	d
I2C1_ADR3_Address_Msk	inc/lpc18xx.h	24577;"	d
I2C1_ADR3_Address_Pos	inc/lpc18xx.h	24576;"	d
I2C1_ADR3_GC_Msk	inc/lpc18xx.h	24575;"	d
I2C1_ADR3_GC_Pos	inc/lpc18xx.h	24574;"	d
I2C1_CONCLR_AAC_Msk	inc/lpc18xx.h	24545;"	d
I2C1_CONCLR_AAC_Pos	inc/lpc18xx.h	24544;"	d
I2C1_CONCLR_I2ENC_Msk	inc/lpc18xx.h	24551;"	d
I2C1_CONCLR_I2ENC_Pos	inc/lpc18xx.h	24550;"	d
I2C1_CONCLR_SIC_Msk	inc/lpc18xx.h	24547;"	d
I2C1_CONCLR_SIC_Pos	inc/lpc18xx.h	24546;"	d
I2C1_CONCLR_STAC_Msk	inc/lpc18xx.h	24549;"	d
I2C1_CONCLR_STAC_Pos	inc/lpc18xx.h	24548;"	d
I2C1_CONSET_AA_Msk	inc/lpc18xx.h	24511;"	d
I2C1_CONSET_AA_Pos	inc/lpc18xx.h	24510;"	d
I2C1_CONSET_I2EN_Msk	inc/lpc18xx.h	24519;"	d
I2C1_CONSET_I2EN_Pos	inc/lpc18xx.h	24518;"	d
I2C1_CONSET_SI_Msk	inc/lpc18xx.h	24513;"	d
I2C1_CONSET_SI_Pos	inc/lpc18xx.h	24512;"	d
I2C1_CONSET_STA_Msk	inc/lpc18xx.h	24517;"	d
I2C1_CONSET_STA_Pos	inc/lpc18xx.h	24516;"	d
I2C1_CONSET_STO_Msk	inc/lpc18xx.h	24515;"	d
I2C1_CONSET_STO_Pos	inc/lpc18xx.h	24514;"	d
I2C1_DATA_BUFFER_Data_Msk	inc/lpc18xx.h	24581;"	d
I2C1_DATA_BUFFER_Data_Pos	inc/lpc18xx.h	24580;"	d
I2C1_DAT_Data_Msk	inc/lpc18xx.h	24527;"	d
I2C1_DAT_Data_Pos	inc/lpc18xx.h	24526;"	d
I2C1_IRQn	inc/lpc18xx.h	/^  I2C1_IRQn                         = 19,   \/*!<  19  I2C1                             *\/$/;"	e	enum:__anon1
I2C1_MASK0_MASK_Msk	inc/lpc18xx.h	24585;"	d
I2C1_MASK0_MASK_Pos	inc/lpc18xx.h	24584;"	d
I2C1_MASK1_MASK_Msk	inc/lpc18xx.h	24589;"	d
I2C1_MASK1_MASK_Pos	inc/lpc18xx.h	24588;"	d
I2C1_MASK2_MASK_Msk	inc/lpc18xx.h	24593;"	d
I2C1_MASK2_MASK_Pos	inc/lpc18xx.h	24592;"	d
I2C1_MASK3_MASK_Msk	inc/lpc18xx.h	24597;"	d
I2C1_MASK3_MASK_Pos	inc/lpc18xx.h	24596;"	d
I2C1_MMCTRL_ENA_SCL_Msk	inc/lpc18xx.h	24557;"	d
I2C1_MMCTRL_ENA_SCL_Pos	inc/lpc18xx.h	24556;"	d
I2C1_MMCTRL_MATCH_ALL_Msk	inc/lpc18xx.h	24559;"	d
I2C1_MMCTRL_MATCH_ALL_Pos	inc/lpc18xx.h	24558;"	d
I2C1_MMCTRL_MM_ENA_Msk	inc/lpc18xx.h	24555;"	d
I2C1_MMCTRL_MM_ENA_Pos	inc/lpc18xx.h	24554;"	d
I2C1_SCLH_SCLH_Msk	inc/lpc18xx.h	24537;"	d
I2C1_SCLH_SCLH_Pos	inc/lpc18xx.h	24536;"	d
I2C1_SCLL_SCLL_Msk	inc/lpc18xx.h	24541;"	d
I2C1_SCLL_SCLL_Pos	inc/lpc18xx.h	24540;"	d
I2C1_STAT_Status_Msk	inc/lpc18xx.h	24523;"	d
I2C1_STAT_Status_Pos	inc/lpc18xx.h	24522;"	d
I2S0_DAI_MONO_Msk	inc/lpc18xx.h	24625;"	d
I2S0_DAI_MONO_Pos	inc/lpc18xx.h	24624;"	d
I2S0_DAI_RESET_Msk	inc/lpc18xx.h	24629;"	d
I2S0_DAI_RESET_Pos	inc/lpc18xx.h	24628;"	d
I2S0_DAI_STOP_Msk	inc/lpc18xx.h	24627;"	d
I2S0_DAI_STOP_Pos	inc/lpc18xx.h	24626;"	d
I2S0_DAI_WORDWIDTH_Msk	inc/lpc18xx.h	24623;"	d
I2S0_DAI_WORDWIDTH_Pos	inc/lpc18xx.h	24622;"	d
I2S0_DAI_WS_HALFPERIOD_Msk	inc/lpc18xx.h	24633;"	d
I2S0_DAI_WS_HALFPERIOD_Pos	inc/lpc18xx.h	24632;"	d
I2S0_DAI_WS_SEL_Msk	inc/lpc18xx.h	24631;"	d
I2S0_DAI_WS_SEL_Pos	inc/lpc18xx.h	24630;"	d
I2S0_DAO_MONO_Msk	inc/lpc18xx.h	24609;"	d
I2S0_DAO_MONO_Pos	inc/lpc18xx.h	24608;"	d
I2S0_DAO_MUTE_Msk	inc/lpc18xx.h	24619;"	d
I2S0_DAO_MUTE_Pos	inc/lpc18xx.h	24618;"	d
I2S0_DAO_RESET_Msk	inc/lpc18xx.h	24613;"	d
I2S0_DAO_RESET_Pos	inc/lpc18xx.h	24612;"	d
I2S0_DAO_STOP_Msk	inc/lpc18xx.h	24611;"	d
I2S0_DAO_STOP_Pos	inc/lpc18xx.h	24610;"	d
I2S0_DAO_WORDWIDTH_Msk	inc/lpc18xx.h	24607;"	d
I2S0_DAO_WORDWIDTH_Pos	inc/lpc18xx.h	24606;"	d
I2S0_DAO_WS_HALFPERIOD_Msk	inc/lpc18xx.h	24617;"	d
I2S0_DAO_WS_HALFPERIOD_Pos	inc/lpc18xx.h	24616;"	d
I2S0_DAO_WS_SEL_Msk	inc/lpc18xx.h	24615;"	d
I2S0_DAO_WS_SEL_Pos	inc/lpc18xx.h	24614;"	d
I2S0_DMA1_RX_DEPTH_DMA1_Msk	inc/lpc18xx.h	24661;"	d
I2S0_DMA1_RX_DEPTH_DMA1_Pos	inc/lpc18xx.h	24660;"	d
I2S0_DMA1_RX_DMA1_ENABLE_Msk	inc/lpc18xx.h	24657;"	d
I2S0_DMA1_RX_DMA1_ENABLE_Pos	inc/lpc18xx.h	24656;"	d
I2S0_DMA1_TX_DEPTH_DMA1_Msk	inc/lpc18xx.h	24663;"	d
I2S0_DMA1_TX_DEPTH_DMA1_Pos	inc/lpc18xx.h	24662;"	d
I2S0_DMA1_TX_DMA1_ENABLE_Msk	inc/lpc18xx.h	24659;"	d
I2S0_DMA1_TX_DMA1_ENABLE_Pos	inc/lpc18xx.h	24658;"	d
I2S0_DMA2_RX_DEPTH_DMA2_Msk	inc/lpc18xx.h	24671;"	d
I2S0_DMA2_RX_DEPTH_DMA2_Pos	inc/lpc18xx.h	24670;"	d
I2S0_DMA2_RX_DMA2_ENABLE_Msk	inc/lpc18xx.h	24667;"	d
I2S0_DMA2_RX_DMA2_ENABLE_Pos	inc/lpc18xx.h	24666;"	d
I2S0_DMA2_TX_DEPTH_DMA2_Msk	inc/lpc18xx.h	24673;"	d
I2S0_DMA2_TX_DEPTH_DMA2_Pos	inc/lpc18xx.h	24672;"	d
I2S0_DMA2_TX_DMA2_ENABLE_Msk	inc/lpc18xx.h	24669;"	d
I2S0_DMA2_TX_DMA2_ENABLE_Pos	inc/lpc18xx.h	24668;"	d
I2S0_IRQ_RX_DEPTH_IRQ_Msk	inc/lpc18xx.h	24681;"	d
I2S0_IRQ_RX_DEPTH_IRQ_Pos	inc/lpc18xx.h	24680;"	d
I2S0_IRQ_RX_IRQ_ENABLE_Msk	inc/lpc18xx.h	24677;"	d
I2S0_IRQ_RX_IRQ_ENABLE_Pos	inc/lpc18xx.h	24676;"	d
I2S0_IRQ_TX_DEPTH_IRQ_Msk	inc/lpc18xx.h	24683;"	d
I2S0_IRQ_TX_DEPTH_IRQ_Pos	inc/lpc18xx.h	24682;"	d
I2S0_IRQ_TX_IRQ_ENABLE_Msk	inc/lpc18xx.h	24679;"	d
I2S0_IRQ_TX_IRQ_ENABLE_Pos	inc/lpc18xx.h	24678;"	d
I2S0_IRQn	inc/lpc18xx.h	/^  I2S0_IRQn                         = 28,   \/*!<  28  I2S0                             *\/$/;"	e	enum:__anon1
I2S0_RXBITRATE_RX_BITRATE_Msk	inc/lpc18xx.h	24703;"	d
I2S0_RXBITRATE_RX_BITRATE_Pos	inc/lpc18xx.h	24702;"	d
I2S0_RXFIFO_I2SRXFIFO_Msk	inc/lpc18xx.h	24641;"	d
I2S0_RXFIFO_I2SRXFIFO_Pos	inc/lpc18xx.h	24640;"	d
I2S0_RXMODE_RX4PIN_Msk	inc/lpc18xx.h	24717;"	d
I2S0_RXMODE_RX4PIN_Pos	inc/lpc18xx.h	24716;"	d
I2S0_RXMODE_RXCLKSEL_Msk	inc/lpc18xx.h	24715;"	d
I2S0_RXMODE_RXCLKSEL_Pos	inc/lpc18xx.h	24714;"	d
I2S0_RXMODE_RXMCENA_Msk	inc/lpc18xx.h	24719;"	d
I2S0_RXMODE_RXMCENA_Pos	inc/lpc18xx.h	24718;"	d
I2S0_RXRATE_X_DIVIDER_Msk	inc/lpc18xx.h	24695;"	d
I2S0_RXRATE_X_DIVIDER_Pos	inc/lpc18xx.h	24694;"	d
I2S0_RXRATE_Y_DIVIDER_Msk	inc/lpc18xx.h	24693;"	d
I2S0_RXRATE_Y_DIVIDER_Pos	inc/lpc18xx.h	24692;"	d
I2S0_STATE_DMAREQ1_Msk	inc/lpc18xx.h	24647;"	d
I2S0_STATE_DMAREQ1_Pos	inc/lpc18xx.h	24646;"	d
I2S0_STATE_DMAREQ2_Msk	inc/lpc18xx.h	24649;"	d
I2S0_STATE_DMAREQ2_Pos	inc/lpc18xx.h	24648;"	d
I2S0_STATE_IRQ_Msk	inc/lpc18xx.h	24645;"	d
I2S0_STATE_IRQ_Pos	inc/lpc18xx.h	24644;"	d
I2S0_STATE_RX_LEVEL_Msk	inc/lpc18xx.h	24651;"	d
I2S0_STATE_RX_LEVEL_Pos	inc/lpc18xx.h	24650;"	d
I2S0_STATE_TX_LEVEL_Msk	inc/lpc18xx.h	24653;"	d
I2S0_STATE_TX_LEVEL_Pos	inc/lpc18xx.h	24652;"	d
I2S0_TXBITRATE_TX_BITRATE_Msk	inc/lpc18xx.h	24699;"	d
I2S0_TXBITRATE_TX_BITRATE_Pos	inc/lpc18xx.h	24698;"	d
I2S0_TXFIFO_I2STXFIFO_Msk	inc/lpc18xx.h	24637;"	d
I2S0_TXFIFO_I2STXFIFO_Pos	inc/lpc18xx.h	24636;"	d
I2S0_TXMODE_TX4PIN_Msk	inc/lpc18xx.h	24709;"	d
I2S0_TXMODE_TX4PIN_Pos	inc/lpc18xx.h	24708;"	d
I2S0_TXMODE_TXCLKSEL_Msk	inc/lpc18xx.h	24707;"	d
I2S0_TXMODE_TXCLKSEL_Pos	inc/lpc18xx.h	24706;"	d
I2S0_TXMODE_TXMCENA_Msk	inc/lpc18xx.h	24711;"	d
I2S0_TXMODE_TXMCENA_Pos	inc/lpc18xx.h	24710;"	d
I2S0_TXRATE_X_DIVIDER_Msk	inc/lpc18xx.h	24689;"	d
I2S0_TXRATE_X_DIVIDER_Pos	inc/lpc18xx.h	24688;"	d
I2S0_TXRATE_Y_DIVIDER_Msk	inc/lpc18xx.h	24687;"	d
I2S0_TXRATE_Y_DIVIDER_Pos	inc/lpc18xx.h	24686;"	d
I2S1_DAI_MONO_Msk	inc/lpc18xx.h	24747;"	d
I2S1_DAI_MONO_Pos	inc/lpc18xx.h	24746;"	d
I2S1_DAI_RESET_Msk	inc/lpc18xx.h	24751;"	d
I2S1_DAI_RESET_Pos	inc/lpc18xx.h	24750;"	d
I2S1_DAI_STOP_Msk	inc/lpc18xx.h	24749;"	d
I2S1_DAI_STOP_Pos	inc/lpc18xx.h	24748;"	d
I2S1_DAI_WORDWIDTH_Msk	inc/lpc18xx.h	24745;"	d
I2S1_DAI_WORDWIDTH_Pos	inc/lpc18xx.h	24744;"	d
I2S1_DAI_WS_HALFPERIOD_Msk	inc/lpc18xx.h	24755;"	d
I2S1_DAI_WS_HALFPERIOD_Pos	inc/lpc18xx.h	24754;"	d
I2S1_DAI_WS_SEL_Msk	inc/lpc18xx.h	24753;"	d
I2S1_DAI_WS_SEL_Pos	inc/lpc18xx.h	24752;"	d
I2S1_DAO_MONO_Msk	inc/lpc18xx.h	24731;"	d
I2S1_DAO_MONO_Pos	inc/lpc18xx.h	24730;"	d
I2S1_DAO_MUTE_Msk	inc/lpc18xx.h	24741;"	d
I2S1_DAO_MUTE_Pos	inc/lpc18xx.h	24740;"	d
I2S1_DAO_RESET_Msk	inc/lpc18xx.h	24735;"	d
I2S1_DAO_RESET_Pos	inc/lpc18xx.h	24734;"	d
I2S1_DAO_STOP_Msk	inc/lpc18xx.h	24733;"	d
I2S1_DAO_STOP_Pos	inc/lpc18xx.h	24732;"	d
I2S1_DAO_WORDWIDTH_Msk	inc/lpc18xx.h	24729;"	d
I2S1_DAO_WORDWIDTH_Pos	inc/lpc18xx.h	24728;"	d
I2S1_DAO_WS_HALFPERIOD_Msk	inc/lpc18xx.h	24739;"	d
I2S1_DAO_WS_HALFPERIOD_Pos	inc/lpc18xx.h	24738;"	d
I2S1_DAO_WS_SEL_Msk	inc/lpc18xx.h	24737;"	d
I2S1_DAO_WS_SEL_Pos	inc/lpc18xx.h	24736;"	d
I2S1_DMA1_RX_DEPTH_DMA1_Msk	inc/lpc18xx.h	24783;"	d
I2S1_DMA1_RX_DEPTH_DMA1_Pos	inc/lpc18xx.h	24782;"	d
I2S1_DMA1_RX_DMA1_ENABLE_Msk	inc/lpc18xx.h	24779;"	d
I2S1_DMA1_RX_DMA1_ENABLE_Pos	inc/lpc18xx.h	24778;"	d
I2S1_DMA1_TX_DEPTH_DMA1_Msk	inc/lpc18xx.h	24785;"	d
I2S1_DMA1_TX_DEPTH_DMA1_Pos	inc/lpc18xx.h	24784;"	d
I2S1_DMA1_TX_DMA1_ENABLE_Msk	inc/lpc18xx.h	24781;"	d
I2S1_DMA1_TX_DMA1_ENABLE_Pos	inc/lpc18xx.h	24780;"	d
I2S1_DMA2_RX_DEPTH_DMA2_Msk	inc/lpc18xx.h	24793;"	d
I2S1_DMA2_RX_DEPTH_DMA2_Pos	inc/lpc18xx.h	24792;"	d
I2S1_DMA2_RX_DMA2_ENABLE_Msk	inc/lpc18xx.h	24789;"	d
I2S1_DMA2_RX_DMA2_ENABLE_Pos	inc/lpc18xx.h	24788;"	d
I2S1_DMA2_TX_DEPTH_DMA2_Msk	inc/lpc18xx.h	24795;"	d
I2S1_DMA2_TX_DEPTH_DMA2_Pos	inc/lpc18xx.h	24794;"	d
I2S1_DMA2_TX_DMA2_ENABLE_Msk	inc/lpc18xx.h	24791;"	d
I2S1_DMA2_TX_DMA2_ENABLE_Pos	inc/lpc18xx.h	24790;"	d
I2S1_IRQ_RX_DEPTH_IRQ_Msk	inc/lpc18xx.h	24803;"	d
I2S1_IRQ_RX_DEPTH_IRQ_Pos	inc/lpc18xx.h	24802;"	d
I2S1_IRQ_RX_IRQ_ENABLE_Msk	inc/lpc18xx.h	24799;"	d
I2S1_IRQ_RX_IRQ_ENABLE_Pos	inc/lpc18xx.h	24798;"	d
I2S1_IRQ_TX_DEPTH_IRQ_Msk	inc/lpc18xx.h	24805;"	d
I2S1_IRQ_TX_DEPTH_IRQ_Pos	inc/lpc18xx.h	24804;"	d
I2S1_IRQ_TX_IRQ_ENABLE_Msk	inc/lpc18xx.h	24801;"	d
I2S1_IRQ_TX_IRQ_ENABLE_Pos	inc/lpc18xx.h	24800;"	d
I2S1_IRQn	inc/lpc18xx.h	/^  I2S1_IRQn                         = 29,   \/*!<  29  I2S1                             *\/$/;"	e	enum:__anon1
I2S1_RXBITRATE_RX_BITRATE_Msk	inc/lpc18xx.h	24825;"	d
I2S1_RXBITRATE_RX_BITRATE_Pos	inc/lpc18xx.h	24824;"	d
I2S1_RXFIFO_I2SRXFIFO_Msk	inc/lpc18xx.h	24763;"	d
I2S1_RXFIFO_I2SRXFIFO_Pos	inc/lpc18xx.h	24762;"	d
I2S1_RXMODE_RX4PIN_Msk	inc/lpc18xx.h	24839;"	d
I2S1_RXMODE_RX4PIN_Pos	inc/lpc18xx.h	24838;"	d
I2S1_RXMODE_RXCLKSEL_Msk	inc/lpc18xx.h	24837;"	d
I2S1_RXMODE_RXCLKSEL_Pos	inc/lpc18xx.h	24836;"	d
I2S1_RXMODE_RXMCENA_Msk	inc/lpc18xx.h	24841;"	d
I2S1_RXMODE_RXMCENA_Pos	inc/lpc18xx.h	24840;"	d
I2S1_RXRATE_X_DIVIDER_Msk	inc/lpc18xx.h	24817;"	d
I2S1_RXRATE_X_DIVIDER_Pos	inc/lpc18xx.h	24816;"	d
I2S1_RXRATE_Y_DIVIDER_Msk	inc/lpc18xx.h	24815;"	d
I2S1_RXRATE_Y_DIVIDER_Pos	inc/lpc18xx.h	24814;"	d
I2S1_STATE_DMAREQ1_Msk	inc/lpc18xx.h	24769;"	d
I2S1_STATE_DMAREQ1_Pos	inc/lpc18xx.h	24768;"	d
I2S1_STATE_DMAREQ2_Msk	inc/lpc18xx.h	24771;"	d
I2S1_STATE_DMAREQ2_Pos	inc/lpc18xx.h	24770;"	d
I2S1_STATE_IRQ_Msk	inc/lpc18xx.h	24767;"	d
I2S1_STATE_IRQ_Pos	inc/lpc18xx.h	24766;"	d
I2S1_STATE_RX_LEVEL_Msk	inc/lpc18xx.h	24773;"	d
I2S1_STATE_RX_LEVEL_Pos	inc/lpc18xx.h	24772;"	d
I2S1_STATE_TX_LEVEL_Msk	inc/lpc18xx.h	24775;"	d
I2S1_STATE_TX_LEVEL_Pos	inc/lpc18xx.h	24774;"	d
I2S1_TXBITRATE_TX_BITRATE_Msk	inc/lpc18xx.h	24821;"	d
I2S1_TXBITRATE_TX_BITRATE_Pos	inc/lpc18xx.h	24820;"	d
I2S1_TXFIFO_I2STXFIFO_Msk	inc/lpc18xx.h	24759;"	d
I2S1_TXFIFO_I2STXFIFO_Pos	inc/lpc18xx.h	24758;"	d
I2S1_TXMODE_TX4PIN_Msk	inc/lpc18xx.h	24831;"	d
I2S1_TXMODE_TX4PIN_Pos	inc/lpc18xx.h	24830;"	d
I2S1_TXMODE_TXCLKSEL_Msk	inc/lpc18xx.h	24829;"	d
I2S1_TXMODE_TXCLKSEL_Pos	inc/lpc18xx.h	24828;"	d
I2S1_TXMODE_TXMCENA_Msk	inc/lpc18xx.h	24833;"	d
I2S1_TXMODE_TXMCENA_Pos	inc/lpc18xx.h	24832;"	d
I2S1_TXRATE_X_DIVIDER_Msk	inc/lpc18xx.h	24811;"	d
I2S1_TXRATE_X_DIVIDER_Pos	inc/lpc18xx.h	24810;"	d
I2S1_TXRATE_Y_DIVIDER_Msk	inc/lpc18xx.h	24809;"	d
I2S1_TXRATE_Y_DIVIDER_Pos	inc/lpc18xx.h	24808;"	d
IABR	inc/core_cm3.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon91
ICER	inc/core_cm3.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon91
ICPR	inc/core_cm3.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon91
ICR	inc/lpc18xx.h	/^  __IO uint32_t ICR;                        \/*!< (@ 0x400xx024) IrDA control register (UART3 only) *\/$/;"	m	struct:__anon58
ICR	inc/lpc18xx.h	/^  __O  uint32_t ICR;                        \/*!< (@ 0x400xx020) SSPICR Interrupt Clear Register *\/$/;"	m	struct:__anon66
ICSR	inc/core_cm3.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon92
ICTR	inc/core_cm3.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon93
IConfiguration	inc/usb.h	/^  uint8_t  IConfiguration;$/;"	m	struct:_USB_OTHER_SPEED_CONFIGURATION
IDINTEN	inc/lpc18xx.h	/^  __IO uint32_t IDINTEN;                    \/*!< (@ 0x40004090) Internal DMAC Interrupt Enable Register *\/$/;"	m	struct:__anon25
IDIVA_CTRL	inc/lpc18xx.h	/^  __IO uint32_t IDIVA_CTRL;                 \/*!< (@ 0x40050048) Integer divider A control register *\/$/;"	m	struct:__anon53
IDIVB_CTRL	inc/lpc18xx.h	/^  __IO uint32_t IDIVB_CTRL;                 \/*!< (@ 0x4005004C) Integer divider B control register *\/$/;"	m	struct:__anon53
IDIVC_CTRL	inc/lpc18xx.h	/^  __IO uint32_t IDIVC_CTRL;                 \/*!< (@ 0x40050050) Integer divider C control register *\/$/;"	m	struct:__anon53
IDIVD_CTRL	inc/lpc18xx.h	/^  __IO uint32_t IDIVD_CTRL;                 \/*!< (@ 0x40050054) Integer divider D control register *\/$/;"	m	struct:__anon53
IDIVE_CTRL	inc/lpc18xx.h	/^  __IO uint32_t IDIVE_CTRL;                 \/*!< (@ 0x40050058) Integer divider E control register *\/$/;"	m	struct:__anon53
IDSTS	inc/lpc18xx.h	/^  __IO uint32_t IDSTS;                      \/*!< (@ 0x4000408C) Internal DMAC Status Register *\/$/;"	m	struct:__anon25
IE	inc/lpc18xx.h	/^  __I  uint32_t IE;                         \/*!< (@ 0x400C6FE4) Interrupt enable register *\/$/;"	m	struct:__anon78
IEC	inc/lpc18xx.h	/^  __O  uint32_t IEC;                        \/*!< (@ 0x400C6FD8) Interrupt enable clear register *\/$/;"	m	struct:__anon78
IENF	inc/lpc18xx.h	/^  __IO uint32_t  IENF;                      \/*!< (@ 0x40087010) Pin Interrupt Enable Falling Edge \/ Active Level register *\/$/;"	m	struct:__anon69
IENR	inc/lpc18xx.h	/^  __IO uint32_t  IENR;                      \/*!< (@ 0x40087004) Pin Interrupt Enable (Rising) register *\/$/;"	m	struct:__anon69
IER	inc/lpc18xx.h	/^    __IO uint32_t IER;                      \/*!< (@ 0x40082004) Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART1 interrupts. (DLAB=0) *\/$/;"	m	union:__anon62::__anon64
IER	inc/lpc18xx.h	/^    __IO uint32_t IER;                      \/*!< (@ 0x400xx004) Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts (DLAB = 0). *\/$/;"	m	union:__anon58::__anon60
IES	inc/lpc18xx.h	/^  __O  uint32_t IES;                        \/*!< (@ 0x400C6FDC) Interrupt enable set register *\/$/;"	m	struct:__anon78
IF1_ARB1	inc/lpc18xx.h	/^  __IO uint32_t IF1_ARB1;                   \/*!< (@ 0x400E2030) Message interface 1 arbitration 1 *\/$/;"	m	struct:__anon74
IF1_ARB2	inc/lpc18xx.h	/^  __IO uint32_t IF1_ARB2;                   \/*!< (@ 0x400E2034) Message interface 1 arbitration 2 *\/$/;"	m	struct:__anon74
IF1_CMDMSK_R	inc/lpc18xx.h	/^    __IO uint32_t IF1_CMDMSK_R;             \/*!< (@ 0x400E2024) Message interface command mask (read direction) *\/$/;"	m	union:__anon74::__anon75
IF1_CMDMSK_W	inc/lpc18xx.h	/^    __IO uint32_t IF1_CMDMSK_W;             \/*!< (@ 0x400E2024) Message interface command mask (write direction) *\/$/;"	m	union:__anon74::__anon75
IF1_CMDREQ	inc/lpc18xx.h	/^  __IO uint32_t IF1_CMDREQ;                 \/*!< (@ 0x400E2020) Message interface command request  *\/$/;"	m	struct:__anon74
IF1_DA1	inc/lpc18xx.h	/^  __IO uint32_t IF1_DA1;                    \/*!< (@ 0x400E203C) Message interface data A1 *\/$/;"	m	struct:__anon74
IF1_DA2	inc/lpc18xx.h	/^  __IO uint32_t IF1_DA2;                    \/*!< (@ 0x400E2040) Message interface 1 data A2 *\/$/;"	m	struct:__anon74
IF1_DB1	inc/lpc18xx.h	/^  __IO uint32_t IF1_DB1;                    \/*!< (@ 0x400E2044) Message interface 1 data B1 *\/$/;"	m	struct:__anon74
IF1_DB2	inc/lpc18xx.h	/^  __IO uint32_t IF1_DB2;                    \/*!< (@ 0x400E2048) Message interface 1 data B2 *\/$/;"	m	struct:__anon74
IF1_MCTRL	inc/lpc18xx.h	/^  __IO uint32_t IF1_MCTRL;                  \/*!< (@ 0x400E2038) Message interface 1 message control *\/$/;"	m	struct:__anon74
IF1_MSK1	inc/lpc18xx.h	/^  __IO uint32_t IF1_MSK1;                   \/*!< (@ 0x400E2028) Message interface mask 1 *\/$/;"	m	struct:__anon74
IF1_MSK2	inc/lpc18xx.h	/^  __IO uint32_t IF1_MSK2;                   \/*!< (@ 0x400E202C) Message interface 1 mask 2 *\/$/;"	m	struct:__anon74
IF2_ARB1	inc/lpc18xx.h	/^  __IO uint32_t IF2_ARB1;                   \/*!< (@ 0x400E2090) Message interface 1 arbitration 1 *\/$/;"	m	struct:__anon74
IF2_ARB2	inc/lpc18xx.h	/^  __IO uint32_t IF2_ARB2;                   \/*!< (@ 0x400E2094) Message interface 1 arbitration 2 *\/$/;"	m	struct:__anon74
IF2_CMDMSK_R	inc/lpc18xx.h	/^    __IO uint32_t IF2_CMDMSK_R;             \/*!< (@ 0x400E2084) Message interface command mask (read direction) *\/$/;"	m	union:__anon74::__anon76
IF2_CMDMSK_W	inc/lpc18xx.h	/^    __IO uint32_t IF2_CMDMSK_W;             \/*!< (@ 0x400E2084) Message interface command mask (write direction) *\/$/;"	m	union:__anon74::__anon76
IF2_CMDREQ	inc/lpc18xx.h	/^  __IO uint32_t IF2_CMDREQ;                 \/*!< (@ 0x400E2080) Message interface command request  *\/$/;"	m	struct:__anon74
IF2_DA1	inc/lpc18xx.h	/^  __IO uint32_t IF2_DA1;                    \/*!< (@ 0x400E209C) Message interface data A1 *\/$/;"	m	struct:__anon74
IF2_DA2	inc/lpc18xx.h	/^  __IO uint32_t IF2_DA2;                    \/*!< (@ 0x400E20A0) Message interface 1 data A2 *\/$/;"	m	struct:__anon74
IF2_DB1	inc/lpc18xx.h	/^  __IO uint32_t IF2_DB1;                    \/*!< (@ 0x400E20A4) Message interface 1 data B1 *\/$/;"	m	struct:__anon74
IF2_DB2	inc/lpc18xx.h	/^  __IO uint32_t IF2_DB2;                    \/*!< (@ 0x400E20A8) Message interface 1 data B2 *\/$/;"	m	struct:__anon74
IF2_MCTRL	inc/lpc18xx.h	/^  __IO uint32_t IF2_MCTRL;                  \/*!< (@ 0x400E2098) Message interface 1 message control *\/$/;"	m	struct:__anon74
IF2_MSK1	inc/lpc18xx.h	/^  __IO uint32_t IF2_MSK1;                   \/*!< (@ 0x400E2088) Message interface mask 1 *\/$/;"	m	struct:__anon74
IF2_MSK2	inc/lpc18xx.h	/^  __IO uint32_t IF2_MSK2;                   \/*!< (@ 0x400E208C) Message interface 1 mask 2 *\/$/;"	m	struct:__anon74
IIR	inc/lpc18xx.h	/^    __I  uint32_t IIR;                      \/*!< (@ 0x40082008) Interrupt ID Register. Identifies which interrupt(s) are pending. *\/$/;"	m	union:__anon62::__anon65
IIR	inc/lpc18xx.h	/^    __I  uint32_t IIR;                      \/*!< (@ 0x400xx008) Interrupt ID Register. Identifies which interrupt(s) are pending. *\/$/;"	m	union:__anon58::__anon61
ILR	inc/lpc18xx.h	/^  __O  uint32_t ILR;                        \/*!< (@ 0x40046000) Interrupt Location Register *\/$/;"	m	struct:__anon52
IMSC	inc/lpc18xx.h	/^  __IO uint32_t IMSC;                       \/*!< (@ 0x400xx014) Interrupt Mask Set and Clear Register *\/$/;"	m	struct:__anon66
INLINE	inc/lpc_types.h	197;"	d
INLINE	inc/lpc_types.h	199;"	d
INPUT	inc/lpc18xx.h	/^    __I  uint32_t INPUT;                \/* 0x048 input register *\/$/;"	m	struct:__anon3
INT	inc/lpc18xx.h	/^  __I  uint32_t INT;                        \/*!< (@ 0x400E2010) Interrupt register     *\/$/;"	m	struct:__anon74
INTCLR	inc/lpc18xx.h	/^  __O  uint32_t INTCLR;                     \/*!< (@ 0x40008028) Interrupt Clear register *\/$/;"	m	struct:__anon45
INTEN	inc/lpc18xx.h	/^  __I  uint32_t INTEN;                      \/*!< (@ 0x400A0050) Interrupt Enable read address *\/$/;"	m	struct:__anon71
INTEN	inc/lpc18xx.h	/^  __IO uint32_t INTEN;                      \/*!< (@ 0x400Ex00C) A\/D Interrupt Enable Register. This register contains enable bits that allow the DONE flag of each A\/D channel to be included or excluded from contributing to the generation of an A\/D interrupt. *\/$/;"	m	struct:__anon81
INTEN_CLR	inc/lpc18xx.h	/^  __O  uint32_t INTEN_CLR;                  \/*!< (@ 0x400A0058) Interrupt Enable clear address *\/$/;"	m	struct:__anon71
INTEN_SET	inc/lpc18xx.h	/^  __O  uint32_t INTEN_SET;                  \/*!< (@ 0x400A0054) Interrupt Enable set address *\/$/;"	m	struct:__anon71
INTERRCLR	inc/lpc18xx.h	/^  __O  uint32_t INTERRCLR;                  \/*!< (@ 0x40002010) DMA Interrupt Error Clear Register *\/$/;"	m	struct:__anon24
INTERRSTAT	inc/lpc18xx.h	/^  __I  uint32_t INTERRSTAT;                 \/*!< (@ 0x4000200C) DMA Interrupt Error Status Register *\/$/;"	m	struct:__anon24
INTF	inc/lpc18xx.h	/^  __I  uint32_t INTF;                       \/*!< (@ 0x400A0068) Interrupt flags read address *\/$/;"	m	struct:__anon71
INTF_CLR	inc/lpc18xx.h	/^  __O  uint32_t INTF_CLR;                   \/*!< (@ 0x400A0070) Interrupt flags clear address *\/$/;"	m	struct:__anon71
INTF_SET	inc/lpc18xx.h	/^  __O  uint32_t INTF_SET;                   \/*!< (@ 0x400A006C) Interrupt flags set address *\/$/;"	m	struct:__anon71
INTMASK	inc/lpc18xx.h	/^  __IO uint32_t INTMASK;                    \/*!< (@ 0x40004024) Interrupt Mask Register *\/$/;"	m	struct:__anon25
INTMSK	inc/lpc18xx.h	/^  __IO uint32_t INTMSK;                     \/*!< (@ 0x4000801C) Interrupt Mask register *\/$/;"	m	struct:__anon45
INTRAW	inc/lpc18xx.h	/^  __I  uint32_t INTRAW;                     \/*!< (@ 0x40008020) Raw Interrupt Status register *\/$/;"	m	struct:__anon45
INTSTAT	inc/lpc18xx.h	/^  __I  uint32_t INTSTAT;                    \/*!< (@ 0x40002000) DMA Interrupt Status Register *\/$/;"	m	struct:__anon24
INTSTAT	inc/lpc18xx.h	/^  __I  uint32_t INTSTAT;                    \/*!< (@ 0x40008024) Masked Interrupt Status register *\/$/;"	m	struct:__anon45
INTSTAT	inc/lpc18xx.h	/^  __I  uint32_t INTSTAT;                    \/*!< (@ 0x400C6FE0) Interrupt status register *\/$/;"	m	struct:__anon78
INTTCCLEAR	inc/lpc18xx.h	/^  __O  uint32_t INTTCCLEAR;                 \/*!< (@ 0x40002008) DMA Interrupt Terminal Count Request Clear Register *\/$/;"	m	struct:__anon24
INTTCSTAT	inc/lpc18xx.h	/^  __I  uint32_t INTTCSTAT;                  \/*!< (@ 0x40002004) DMA Interrupt Terminal Count Request Status Register *\/$/;"	m	struct:__anon24
INT_16	inc/lpc_types.h	/^typedef	int16_t INT_16;$/;"	t
INT_32	inc/lpc_types.h	/^typedef	int32_t INT_32;$/;"	t
INT_8	inc/lpc_types.h	/^typedef int8_t INT_8;$/;"	t
INXCMP0	inc/lpc18xx.h	/^  __IO uint32_t INXCMP0;                    \/*!< (@ 0x400C6024) Index compare register 0 *\/$/;"	m	struct:__anon78
INXCMP1	inc/lpc18xx.h	/^  __IO uint32_t INXCMP1;                    \/*!< (@ 0x400C604C) Index compare register 1 *\/$/;"	m	struct:__anon78
INXCMP2	inc/lpc18xx.h	/^  __IO uint32_t INXCMP2;                    \/*!< (@ 0x400C6050) Index compare register 2 *\/$/;"	m	struct:__anon78
INXCNT	inc/lpc18xx.h	/^  __I  uint32_t INXCNT;                     \/*!< (@ 0x400C6020) Index count register   *\/$/;"	m	struct:__anon78
IP	inc/core_cm3.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon91
IPSR_Type	inc/core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon85
IR	inc/lpc18xx.h	/^  __IO uint32_t IR;                         \/*!< (@ 0x400xx000) Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending. *\/$/;"	m	struct:__anon67
IR1	inc/lpc18xx.h	/^  __I  uint32_t IR1;                        \/*!< (@ 0x400E2140) Interrupt pending 1    *\/$/;"	m	struct:__anon74
IR2	inc/lpc18xx.h	/^  __I  uint32_t IR2;                        \/*!< (@ 0x400E2144) Interrupt pending 2    *\/$/;"	m	struct:__anon74
IRCTRM	inc/lpc18xx.h	/^  __I  uint32_t  IRCTRM;                    \/*!< (@ 0x40043000) IRC trim register      *\/$/;"	m	struct:__anon50
IRQ	inc/lpc18xx.h	/^  __IO uint32_t IRQ;                        \/*!< (@ 0x400Ax01C) I2S Interrupt Request Control Register. Contains bits that control how the I2S interrupt request is generated. *\/$/;"	m	struct:__anon73
IRQn_Type	inc/lpc18xx.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon1
ISAR	inc/core_cm3.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon92
ISBITCLR	inc/lpc18xx_cgu.h	55;"	d
ISBITSET	inc/lpc18xx_cgu.h	57;"	d
ISEL	inc/lpc18xx.h	/^  __IO uint32_t  ISEL;                      \/*!< (@ 0x40087000) Pin Interrupt Mode register *\/$/;"	m	struct:__anon69
ISER	inc/core_cm3.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon91
ISMASKSET	inc/lpc18xx_cgu.h	59;"	d
ISPR	inc/core_cm3.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon91
ISR	inc/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon85::__anon86
ISR	inc/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon87::__anon88
IST	inc/lpc18xx.h	/^  __IO uint32_t  IST;                       \/*!< (@ 0x40087024) Pin Interrupt Status register *\/$/;"	m	struct:__anon69
IT	inc/core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon87::__anon88
ITM	inc/core_cm3.h	845;"	d
ITM_BASE	inc/core_cm3.h	835;"	d
ITM_CheckChar	inc/core_cm3.h	/^static __INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_RXBUFFER_EMPTY	inc/core_cm3.h	1156;"	d
ITM_ReceiveChar	inc/core_cm3.h	/^static __INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	inc/core_cm3.h	/^static __INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	inc/core_cm3.h	622;"	d
ITM_TCR_BUSY_Pos	inc/core_cm3.h	621;"	d
ITM_TCR_GTSFREQ_Msk	inc/core_cm3.h	628;"	d
ITM_TCR_GTSFREQ_Pos	inc/core_cm3.h	627;"	d
ITM_TCR_ITMENA_Msk	inc/core_cm3.h	646;"	d
ITM_TCR_ITMENA_Pos	inc/core_cm3.h	645;"	d
ITM_TCR_SWOENA_Msk	inc/core_cm3.h	634;"	d
ITM_TCR_SWOENA_Pos	inc/core_cm3.h	633;"	d
ITM_TCR_SYNCENA_Msk	inc/core_cm3.h	640;"	d
ITM_TCR_SYNCENA_Pos	inc/core_cm3.h	639;"	d
ITM_TCR_TSENA_Msk	inc/core_cm3.h	643;"	d
ITM_TCR_TSENA_Pos	inc/core_cm3.h	642;"	d
ITM_TCR_TSPrescale_Msk	inc/core_cm3.h	631;"	d
ITM_TCR_TSPrescale_Pos	inc/core_cm3.h	630;"	d
ITM_TCR_TXENA_Msk	inc/core_cm3.h	637;"	d
ITM_TCR_TXENA_Pos	inc/core_cm3.h	636;"	d
ITM_TCR_TraceBusID_Msk	inc/core_cm3.h	625;"	d
ITM_TCR_TraceBusID_Pos	inc/core_cm3.h	624;"	d
ITM_TPR_PRIVMASK_Msk	inc/core_cm3.h	618;"	d
ITM_TPR_PRIVMASK_Pos	inc/core_cm3.h	617;"	d
ITM_Type	inc/core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon95
IntOnCaption	inc/lpc18xx_timer.h	/^	uint8_t IntOnCaption;	\/**< Interrupt On caption, should be:$/;"	m	struct:__anon108
IntOnMatch	inc/lpc18xx_timer.h	/^	uint8_t IntOnMatch;		\/**< Interrupt On match, should be:$/;"	m	struct:__anon107
IntStatus	inc/lpc_types.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, IntStatus, SetState;$/;"	t	typeref:enum:__anon112
L	inc/lpc18xx.h	/^                uint16_t L;             \/*       SCTCAPCTRL[i].L  Access to H value *\/$/;"	m	struct:__anon3::__anon15::__anon18::__anon19
L	inc/lpc18xx.h	/^                uint16_t L;             \/*       SCTCAP[i].L  Access to H value *\/$/;"	m	struct:__anon3::__anon8::__anon11::__anon12
L	inc/lpc18xx.h	/^                uint16_t L;             \/*       SCTMATCHREL[i].L  Access to L value *\/$/;"	m	struct:__anon3::__anon15::__anon16::__anon17
L	inc/lpc18xx.h	/^                uint16_t L;             \/*       SCTMATCH[i].L  Access to L value *\/$/;"	m	struct:__anon3::__anon8::__anon9::__anon10
L	inc/usb.h	/^    uint8_t L;$/;"	m	struct:__anon121::__anon122
LCD_CRSR_CFG_CrsrSize_Msk	inc/lpc18xx.h	14282;"	d
LCD_CRSR_CFG_CrsrSize_Pos	inc/lpc18xx.h	14281;"	d
LCD_CRSR_CFG_FRAMESYNC_Msk	inc/lpc18xx.h	14284;"	d
LCD_CRSR_CFG_FRAMESYNC_Pos	inc/lpc18xx.h	14283;"	d
LCD_CRSR_CLIP_CRSRCLIPX_Msk	inc/lpc18xx.h	14310;"	d
LCD_CRSR_CLIP_CRSRCLIPX_Pos	inc/lpc18xx.h	14309;"	d
LCD_CRSR_CLIP_CRSRCLIPY_Msk	inc/lpc18xx.h	14312;"	d
LCD_CRSR_CLIP_CRSRCLIPY_Pos	inc/lpc18xx.h	14311;"	d
LCD_CRSR_CTRL_CRSRNUM1_0_Msk	inc/lpc18xx.h	14278;"	d
LCD_CRSR_CTRL_CRSRNUM1_0_Pos	inc/lpc18xx.h	14277;"	d
LCD_CRSR_CTRL_CrsrOn_Msk	inc/lpc18xx.h	14276;"	d
LCD_CRSR_CTRL_CrsrOn_Pos	inc/lpc18xx.h	14275;"	d
LCD_CRSR_IMG0_CRSR_IMG_Msk	inc/lpc18xx.h	13252;"	d
LCD_CRSR_IMG0_CRSR_IMG_Pos	inc/lpc18xx.h	13251;"	d
LCD_CRSR_IMG100_CRSR_IMG_Msk	inc/lpc18xx.h	13652;"	d
LCD_CRSR_IMG100_CRSR_IMG_Pos	inc/lpc18xx.h	13651;"	d
LCD_CRSR_IMG101_CRSR_IMG_Msk	inc/lpc18xx.h	13656;"	d
LCD_CRSR_IMG101_CRSR_IMG_Pos	inc/lpc18xx.h	13655;"	d
LCD_CRSR_IMG102_CRSR_IMG_Msk	inc/lpc18xx.h	13660;"	d
LCD_CRSR_IMG102_CRSR_IMG_Pos	inc/lpc18xx.h	13659;"	d
LCD_CRSR_IMG103_CRSR_IMG_Msk	inc/lpc18xx.h	13664;"	d
LCD_CRSR_IMG103_CRSR_IMG_Pos	inc/lpc18xx.h	13663;"	d
LCD_CRSR_IMG104_CRSR_IMG_Msk	inc/lpc18xx.h	13668;"	d
LCD_CRSR_IMG104_CRSR_IMG_Pos	inc/lpc18xx.h	13667;"	d
LCD_CRSR_IMG105_CRSR_IMG_Msk	inc/lpc18xx.h	13672;"	d
LCD_CRSR_IMG105_CRSR_IMG_Pos	inc/lpc18xx.h	13671;"	d
LCD_CRSR_IMG106_CRSR_IMG_Msk	inc/lpc18xx.h	13676;"	d
LCD_CRSR_IMG106_CRSR_IMG_Pos	inc/lpc18xx.h	13675;"	d
LCD_CRSR_IMG107_CRSR_IMG_Msk	inc/lpc18xx.h	13680;"	d
LCD_CRSR_IMG107_CRSR_IMG_Pos	inc/lpc18xx.h	13679;"	d
LCD_CRSR_IMG108_CRSR_IMG_Msk	inc/lpc18xx.h	13684;"	d
LCD_CRSR_IMG108_CRSR_IMG_Pos	inc/lpc18xx.h	13683;"	d
LCD_CRSR_IMG109_CRSR_IMG_Msk	inc/lpc18xx.h	13688;"	d
LCD_CRSR_IMG109_CRSR_IMG_Pos	inc/lpc18xx.h	13687;"	d
LCD_CRSR_IMG10_CRSR_IMG_Msk	inc/lpc18xx.h	13292;"	d
LCD_CRSR_IMG10_CRSR_IMG_Pos	inc/lpc18xx.h	13291;"	d
LCD_CRSR_IMG110_CRSR_IMG_Msk	inc/lpc18xx.h	13692;"	d
LCD_CRSR_IMG110_CRSR_IMG_Pos	inc/lpc18xx.h	13691;"	d
LCD_CRSR_IMG111_CRSR_IMG_Msk	inc/lpc18xx.h	13696;"	d
LCD_CRSR_IMG111_CRSR_IMG_Pos	inc/lpc18xx.h	13695;"	d
LCD_CRSR_IMG112_CRSR_IMG_Msk	inc/lpc18xx.h	13700;"	d
LCD_CRSR_IMG112_CRSR_IMG_Pos	inc/lpc18xx.h	13699;"	d
LCD_CRSR_IMG113_CRSR_IMG_Msk	inc/lpc18xx.h	13704;"	d
LCD_CRSR_IMG113_CRSR_IMG_Pos	inc/lpc18xx.h	13703;"	d
LCD_CRSR_IMG114_CRSR_IMG_Msk	inc/lpc18xx.h	13708;"	d
LCD_CRSR_IMG114_CRSR_IMG_Pos	inc/lpc18xx.h	13707;"	d
LCD_CRSR_IMG115_CRSR_IMG_Msk	inc/lpc18xx.h	13712;"	d
LCD_CRSR_IMG115_CRSR_IMG_Pos	inc/lpc18xx.h	13711;"	d
LCD_CRSR_IMG116_CRSR_IMG_Msk	inc/lpc18xx.h	13716;"	d
LCD_CRSR_IMG116_CRSR_IMG_Pos	inc/lpc18xx.h	13715;"	d
LCD_CRSR_IMG117_CRSR_IMG_Msk	inc/lpc18xx.h	13720;"	d
LCD_CRSR_IMG117_CRSR_IMG_Pos	inc/lpc18xx.h	13719;"	d
LCD_CRSR_IMG118_CRSR_IMG_Msk	inc/lpc18xx.h	13724;"	d
LCD_CRSR_IMG118_CRSR_IMG_Pos	inc/lpc18xx.h	13723;"	d
LCD_CRSR_IMG119_CRSR_IMG_Msk	inc/lpc18xx.h	13728;"	d
LCD_CRSR_IMG119_CRSR_IMG_Pos	inc/lpc18xx.h	13727;"	d
LCD_CRSR_IMG11_CRSR_IMG_Msk	inc/lpc18xx.h	13296;"	d
LCD_CRSR_IMG11_CRSR_IMG_Pos	inc/lpc18xx.h	13295;"	d
LCD_CRSR_IMG120_CRSR_IMG_Msk	inc/lpc18xx.h	13732;"	d
LCD_CRSR_IMG120_CRSR_IMG_Pos	inc/lpc18xx.h	13731;"	d
LCD_CRSR_IMG121_CRSR_IMG_Msk	inc/lpc18xx.h	13736;"	d
LCD_CRSR_IMG121_CRSR_IMG_Pos	inc/lpc18xx.h	13735;"	d
LCD_CRSR_IMG122_CRSR_IMG_Msk	inc/lpc18xx.h	13740;"	d
LCD_CRSR_IMG122_CRSR_IMG_Pos	inc/lpc18xx.h	13739;"	d
LCD_CRSR_IMG123_CRSR_IMG_Msk	inc/lpc18xx.h	13744;"	d
LCD_CRSR_IMG123_CRSR_IMG_Pos	inc/lpc18xx.h	13743;"	d
LCD_CRSR_IMG124_CRSR_IMG_Msk	inc/lpc18xx.h	13748;"	d
LCD_CRSR_IMG124_CRSR_IMG_Pos	inc/lpc18xx.h	13747;"	d
LCD_CRSR_IMG125_CRSR_IMG_Msk	inc/lpc18xx.h	13752;"	d
LCD_CRSR_IMG125_CRSR_IMG_Pos	inc/lpc18xx.h	13751;"	d
LCD_CRSR_IMG126_CRSR_IMG_Msk	inc/lpc18xx.h	13756;"	d
LCD_CRSR_IMG126_CRSR_IMG_Pos	inc/lpc18xx.h	13755;"	d
LCD_CRSR_IMG127_CRSR_IMG_Msk	inc/lpc18xx.h	13760;"	d
LCD_CRSR_IMG127_CRSR_IMG_Pos	inc/lpc18xx.h	13759;"	d
LCD_CRSR_IMG128_CRSR_IMG_Msk	inc/lpc18xx.h	13764;"	d
LCD_CRSR_IMG128_CRSR_IMG_Pos	inc/lpc18xx.h	13763;"	d
LCD_CRSR_IMG129_CRSR_IMG_Msk	inc/lpc18xx.h	13768;"	d
LCD_CRSR_IMG129_CRSR_IMG_Pos	inc/lpc18xx.h	13767;"	d
LCD_CRSR_IMG12_CRSR_IMG_Msk	inc/lpc18xx.h	13300;"	d
LCD_CRSR_IMG12_CRSR_IMG_Pos	inc/lpc18xx.h	13299;"	d
LCD_CRSR_IMG130_CRSR_IMG_Msk	inc/lpc18xx.h	13772;"	d
LCD_CRSR_IMG130_CRSR_IMG_Pos	inc/lpc18xx.h	13771;"	d
LCD_CRSR_IMG131_CRSR_IMG_Msk	inc/lpc18xx.h	13776;"	d
LCD_CRSR_IMG131_CRSR_IMG_Pos	inc/lpc18xx.h	13775;"	d
LCD_CRSR_IMG132_CRSR_IMG_Msk	inc/lpc18xx.h	13780;"	d
LCD_CRSR_IMG132_CRSR_IMG_Pos	inc/lpc18xx.h	13779;"	d
LCD_CRSR_IMG133_CRSR_IMG_Msk	inc/lpc18xx.h	13784;"	d
LCD_CRSR_IMG133_CRSR_IMG_Pos	inc/lpc18xx.h	13783;"	d
LCD_CRSR_IMG134_CRSR_IMG_Msk	inc/lpc18xx.h	13788;"	d
LCD_CRSR_IMG134_CRSR_IMG_Pos	inc/lpc18xx.h	13787;"	d
LCD_CRSR_IMG135_CRSR_IMG_Msk	inc/lpc18xx.h	13792;"	d
LCD_CRSR_IMG135_CRSR_IMG_Pos	inc/lpc18xx.h	13791;"	d
LCD_CRSR_IMG136_CRSR_IMG_Msk	inc/lpc18xx.h	13796;"	d
LCD_CRSR_IMG136_CRSR_IMG_Pos	inc/lpc18xx.h	13795;"	d
LCD_CRSR_IMG137_CRSR_IMG_Msk	inc/lpc18xx.h	13800;"	d
LCD_CRSR_IMG137_CRSR_IMG_Pos	inc/lpc18xx.h	13799;"	d
LCD_CRSR_IMG138_CRSR_IMG_Msk	inc/lpc18xx.h	13804;"	d
LCD_CRSR_IMG138_CRSR_IMG_Pos	inc/lpc18xx.h	13803;"	d
LCD_CRSR_IMG139_CRSR_IMG_Msk	inc/lpc18xx.h	13808;"	d
LCD_CRSR_IMG139_CRSR_IMG_Pos	inc/lpc18xx.h	13807;"	d
LCD_CRSR_IMG13_CRSR_IMG_Msk	inc/lpc18xx.h	13304;"	d
LCD_CRSR_IMG13_CRSR_IMG_Pos	inc/lpc18xx.h	13303;"	d
LCD_CRSR_IMG140_CRSR_IMG_Msk	inc/lpc18xx.h	13812;"	d
LCD_CRSR_IMG140_CRSR_IMG_Pos	inc/lpc18xx.h	13811;"	d
LCD_CRSR_IMG141_CRSR_IMG_Msk	inc/lpc18xx.h	13816;"	d
LCD_CRSR_IMG141_CRSR_IMG_Pos	inc/lpc18xx.h	13815;"	d
LCD_CRSR_IMG142_CRSR_IMG_Msk	inc/lpc18xx.h	13820;"	d
LCD_CRSR_IMG142_CRSR_IMG_Pos	inc/lpc18xx.h	13819;"	d
LCD_CRSR_IMG143_CRSR_IMG_Msk	inc/lpc18xx.h	13824;"	d
LCD_CRSR_IMG143_CRSR_IMG_Pos	inc/lpc18xx.h	13823;"	d
LCD_CRSR_IMG144_CRSR_IMG_Msk	inc/lpc18xx.h	13828;"	d
LCD_CRSR_IMG144_CRSR_IMG_Pos	inc/lpc18xx.h	13827;"	d
LCD_CRSR_IMG145_CRSR_IMG_Msk	inc/lpc18xx.h	13832;"	d
LCD_CRSR_IMG145_CRSR_IMG_Pos	inc/lpc18xx.h	13831;"	d
LCD_CRSR_IMG146_CRSR_IMG_Msk	inc/lpc18xx.h	13836;"	d
LCD_CRSR_IMG146_CRSR_IMG_Pos	inc/lpc18xx.h	13835;"	d
LCD_CRSR_IMG147_CRSR_IMG_Msk	inc/lpc18xx.h	13840;"	d
LCD_CRSR_IMG147_CRSR_IMG_Pos	inc/lpc18xx.h	13839;"	d
LCD_CRSR_IMG148_CRSR_IMG_Msk	inc/lpc18xx.h	13844;"	d
LCD_CRSR_IMG148_CRSR_IMG_Pos	inc/lpc18xx.h	13843;"	d
LCD_CRSR_IMG149_CRSR_IMG_Msk	inc/lpc18xx.h	13848;"	d
LCD_CRSR_IMG149_CRSR_IMG_Pos	inc/lpc18xx.h	13847;"	d
LCD_CRSR_IMG14_CRSR_IMG_Msk	inc/lpc18xx.h	13308;"	d
LCD_CRSR_IMG14_CRSR_IMG_Pos	inc/lpc18xx.h	13307;"	d
LCD_CRSR_IMG150_CRSR_IMG_Msk	inc/lpc18xx.h	13852;"	d
LCD_CRSR_IMG150_CRSR_IMG_Pos	inc/lpc18xx.h	13851;"	d
LCD_CRSR_IMG151_CRSR_IMG_Msk	inc/lpc18xx.h	13856;"	d
LCD_CRSR_IMG151_CRSR_IMG_Pos	inc/lpc18xx.h	13855;"	d
LCD_CRSR_IMG152_CRSR_IMG_Msk	inc/lpc18xx.h	13860;"	d
LCD_CRSR_IMG152_CRSR_IMG_Pos	inc/lpc18xx.h	13859;"	d
LCD_CRSR_IMG153_CRSR_IMG_Msk	inc/lpc18xx.h	13864;"	d
LCD_CRSR_IMG153_CRSR_IMG_Pos	inc/lpc18xx.h	13863;"	d
LCD_CRSR_IMG154_CRSR_IMG_Msk	inc/lpc18xx.h	13868;"	d
LCD_CRSR_IMG154_CRSR_IMG_Pos	inc/lpc18xx.h	13867;"	d
LCD_CRSR_IMG155_CRSR_IMG_Msk	inc/lpc18xx.h	13872;"	d
LCD_CRSR_IMG155_CRSR_IMG_Pos	inc/lpc18xx.h	13871;"	d
LCD_CRSR_IMG156_CRSR_IMG_Msk	inc/lpc18xx.h	13876;"	d
LCD_CRSR_IMG156_CRSR_IMG_Pos	inc/lpc18xx.h	13875;"	d
LCD_CRSR_IMG157_CRSR_IMG_Msk	inc/lpc18xx.h	13880;"	d
LCD_CRSR_IMG157_CRSR_IMG_Pos	inc/lpc18xx.h	13879;"	d
LCD_CRSR_IMG158_CRSR_IMG_Msk	inc/lpc18xx.h	13884;"	d
LCD_CRSR_IMG158_CRSR_IMG_Pos	inc/lpc18xx.h	13883;"	d
LCD_CRSR_IMG159_CRSR_IMG_Msk	inc/lpc18xx.h	13888;"	d
LCD_CRSR_IMG159_CRSR_IMG_Pos	inc/lpc18xx.h	13887;"	d
LCD_CRSR_IMG15_CRSR_IMG_Msk	inc/lpc18xx.h	13312;"	d
LCD_CRSR_IMG15_CRSR_IMG_Pos	inc/lpc18xx.h	13311;"	d
LCD_CRSR_IMG160_CRSR_IMG_Msk	inc/lpc18xx.h	13892;"	d
LCD_CRSR_IMG160_CRSR_IMG_Pos	inc/lpc18xx.h	13891;"	d
LCD_CRSR_IMG161_CRSR_IMG_Msk	inc/lpc18xx.h	13896;"	d
LCD_CRSR_IMG161_CRSR_IMG_Pos	inc/lpc18xx.h	13895;"	d
LCD_CRSR_IMG162_CRSR_IMG_Msk	inc/lpc18xx.h	13900;"	d
LCD_CRSR_IMG162_CRSR_IMG_Pos	inc/lpc18xx.h	13899;"	d
LCD_CRSR_IMG163_CRSR_IMG_Msk	inc/lpc18xx.h	13904;"	d
LCD_CRSR_IMG163_CRSR_IMG_Pos	inc/lpc18xx.h	13903;"	d
LCD_CRSR_IMG164_CRSR_IMG_Msk	inc/lpc18xx.h	13908;"	d
LCD_CRSR_IMG164_CRSR_IMG_Pos	inc/lpc18xx.h	13907;"	d
LCD_CRSR_IMG165_CRSR_IMG_Msk	inc/lpc18xx.h	13912;"	d
LCD_CRSR_IMG165_CRSR_IMG_Pos	inc/lpc18xx.h	13911;"	d
LCD_CRSR_IMG166_CRSR_IMG_Msk	inc/lpc18xx.h	13916;"	d
LCD_CRSR_IMG166_CRSR_IMG_Pos	inc/lpc18xx.h	13915;"	d
LCD_CRSR_IMG167_CRSR_IMG_Msk	inc/lpc18xx.h	13920;"	d
LCD_CRSR_IMG167_CRSR_IMG_Pos	inc/lpc18xx.h	13919;"	d
LCD_CRSR_IMG168_CRSR_IMG_Msk	inc/lpc18xx.h	13924;"	d
LCD_CRSR_IMG168_CRSR_IMG_Pos	inc/lpc18xx.h	13923;"	d
LCD_CRSR_IMG169_CRSR_IMG_Msk	inc/lpc18xx.h	13928;"	d
LCD_CRSR_IMG169_CRSR_IMG_Pos	inc/lpc18xx.h	13927;"	d
LCD_CRSR_IMG16_CRSR_IMG_Msk	inc/lpc18xx.h	13316;"	d
LCD_CRSR_IMG16_CRSR_IMG_Pos	inc/lpc18xx.h	13315;"	d
LCD_CRSR_IMG170_CRSR_IMG_Msk	inc/lpc18xx.h	13932;"	d
LCD_CRSR_IMG170_CRSR_IMG_Pos	inc/lpc18xx.h	13931;"	d
LCD_CRSR_IMG171_CRSR_IMG_Msk	inc/lpc18xx.h	13936;"	d
LCD_CRSR_IMG171_CRSR_IMG_Pos	inc/lpc18xx.h	13935;"	d
LCD_CRSR_IMG172_CRSR_IMG_Msk	inc/lpc18xx.h	13940;"	d
LCD_CRSR_IMG172_CRSR_IMG_Pos	inc/lpc18xx.h	13939;"	d
LCD_CRSR_IMG173_CRSR_IMG_Msk	inc/lpc18xx.h	13944;"	d
LCD_CRSR_IMG173_CRSR_IMG_Pos	inc/lpc18xx.h	13943;"	d
LCD_CRSR_IMG174_CRSR_IMG_Msk	inc/lpc18xx.h	13948;"	d
LCD_CRSR_IMG174_CRSR_IMG_Pos	inc/lpc18xx.h	13947;"	d
LCD_CRSR_IMG175_CRSR_IMG_Msk	inc/lpc18xx.h	13952;"	d
LCD_CRSR_IMG175_CRSR_IMG_Pos	inc/lpc18xx.h	13951;"	d
LCD_CRSR_IMG176_CRSR_IMG_Msk	inc/lpc18xx.h	13956;"	d
LCD_CRSR_IMG176_CRSR_IMG_Pos	inc/lpc18xx.h	13955;"	d
LCD_CRSR_IMG177_CRSR_IMG_Msk	inc/lpc18xx.h	13960;"	d
LCD_CRSR_IMG177_CRSR_IMG_Pos	inc/lpc18xx.h	13959;"	d
LCD_CRSR_IMG178_CRSR_IMG_Msk	inc/lpc18xx.h	13964;"	d
LCD_CRSR_IMG178_CRSR_IMG_Pos	inc/lpc18xx.h	13963;"	d
LCD_CRSR_IMG179_CRSR_IMG_Msk	inc/lpc18xx.h	13968;"	d
LCD_CRSR_IMG179_CRSR_IMG_Pos	inc/lpc18xx.h	13967;"	d
LCD_CRSR_IMG17_CRSR_IMG_Msk	inc/lpc18xx.h	13320;"	d
LCD_CRSR_IMG17_CRSR_IMG_Pos	inc/lpc18xx.h	13319;"	d
LCD_CRSR_IMG180_CRSR_IMG_Msk	inc/lpc18xx.h	13972;"	d
LCD_CRSR_IMG180_CRSR_IMG_Pos	inc/lpc18xx.h	13971;"	d
LCD_CRSR_IMG181_CRSR_IMG_Msk	inc/lpc18xx.h	13976;"	d
LCD_CRSR_IMG181_CRSR_IMG_Pos	inc/lpc18xx.h	13975;"	d
LCD_CRSR_IMG182_CRSR_IMG_Msk	inc/lpc18xx.h	13980;"	d
LCD_CRSR_IMG182_CRSR_IMG_Pos	inc/lpc18xx.h	13979;"	d
LCD_CRSR_IMG183_CRSR_IMG_Msk	inc/lpc18xx.h	13984;"	d
LCD_CRSR_IMG183_CRSR_IMG_Pos	inc/lpc18xx.h	13983;"	d
LCD_CRSR_IMG184_CRSR_IMG_Msk	inc/lpc18xx.h	13988;"	d
LCD_CRSR_IMG184_CRSR_IMG_Pos	inc/lpc18xx.h	13987;"	d
LCD_CRSR_IMG185_CRSR_IMG_Msk	inc/lpc18xx.h	13992;"	d
LCD_CRSR_IMG185_CRSR_IMG_Pos	inc/lpc18xx.h	13991;"	d
LCD_CRSR_IMG186_CRSR_IMG_Msk	inc/lpc18xx.h	13996;"	d
LCD_CRSR_IMG186_CRSR_IMG_Pos	inc/lpc18xx.h	13995;"	d
LCD_CRSR_IMG187_CRSR_IMG_Msk	inc/lpc18xx.h	14000;"	d
LCD_CRSR_IMG187_CRSR_IMG_Pos	inc/lpc18xx.h	13999;"	d
LCD_CRSR_IMG188_CRSR_IMG_Msk	inc/lpc18xx.h	14004;"	d
LCD_CRSR_IMG188_CRSR_IMG_Pos	inc/lpc18xx.h	14003;"	d
LCD_CRSR_IMG189_CRSR_IMG_Msk	inc/lpc18xx.h	14008;"	d
LCD_CRSR_IMG189_CRSR_IMG_Pos	inc/lpc18xx.h	14007;"	d
LCD_CRSR_IMG18_CRSR_IMG_Msk	inc/lpc18xx.h	13324;"	d
LCD_CRSR_IMG18_CRSR_IMG_Pos	inc/lpc18xx.h	13323;"	d
LCD_CRSR_IMG190_CRSR_IMG_Msk	inc/lpc18xx.h	14012;"	d
LCD_CRSR_IMG190_CRSR_IMG_Pos	inc/lpc18xx.h	14011;"	d
LCD_CRSR_IMG191_CRSR_IMG_Msk	inc/lpc18xx.h	14016;"	d
LCD_CRSR_IMG191_CRSR_IMG_Pos	inc/lpc18xx.h	14015;"	d
LCD_CRSR_IMG192_CRSR_IMG_Msk	inc/lpc18xx.h	14020;"	d
LCD_CRSR_IMG192_CRSR_IMG_Pos	inc/lpc18xx.h	14019;"	d
LCD_CRSR_IMG193_CRSR_IMG_Msk	inc/lpc18xx.h	14024;"	d
LCD_CRSR_IMG193_CRSR_IMG_Pos	inc/lpc18xx.h	14023;"	d
LCD_CRSR_IMG194_CRSR_IMG_Msk	inc/lpc18xx.h	14028;"	d
LCD_CRSR_IMG194_CRSR_IMG_Pos	inc/lpc18xx.h	14027;"	d
LCD_CRSR_IMG195_CRSR_IMG_Msk	inc/lpc18xx.h	14032;"	d
LCD_CRSR_IMG195_CRSR_IMG_Pos	inc/lpc18xx.h	14031;"	d
LCD_CRSR_IMG196_CRSR_IMG_Msk	inc/lpc18xx.h	14036;"	d
LCD_CRSR_IMG196_CRSR_IMG_Pos	inc/lpc18xx.h	14035;"	d
LCD_CRSR_IMG197_CRSR_IMG_Msk	inc/lpc18xx.h	14040;"	d
LCD_CRSR_IMG197_CRSR_IMG_Pos	inc/lpc18xx.h	14039;"	d
LCD_CRSR_IMG198_CRSR_IMG_Msk	inc/lpc18xx.h	14044;"	d
LCD_CRSR_IMG198_CRSR_IMG_Pos	inc/lpc18xx.h	14043;"	d
LCD_CRSR_IMG199_CRSR_IMG_Msk	inc/lpc18xx.h	14048;"	d
LCD_CRSR_IMG199_CRSR_IMG_Pos	inc/lpc18xx.h	14047;"	d
LCD_CRSR_IMG19_CRSR_IMG_Msk	inc/lpc18xx.h	13328;"	d
LCD_CRSR_IMG19_CRSR_IMG_Pos	inc/lpc18xx.h	13327;"	d
LCD_CRSR_IMG1_CRSR_IMG_Msk	inc/lpc18xx.h	13256;"	d
LCD_CRSR_IMG1_CRSR_IMG_Pos	inc/lpc18xx.h	13255;"	d
LCD_CRSR_IMG200_CRSR_IMG_Msk	inc/lpc18xx.h	14052;"	d
LCD_CRSR_IMG200_CRSR_IMG_Pos	inc/lpc18xx.h	14051;"	d
LCD_CRSR_IMG201_CRSR_IMG_Msk	inc/lpc18xx.h	14056;"	d
LCD_CRSR_IMG201_CRSR_IMG_Pos	inc/lpc18xx.h	14055;"	d
LCD_CRSR_IMG202_CRSR_IMG_Msk	inc/lpc18xx.h	14060;"	d
LCD_CRSR_IMG202_CRSR_IMG_Pos	inc/lpc18xx.h	14059;"	d
LCD_CRSR_IMG203_CRSR_IMG_Msk	inc/lpc18xx.h	14064;"	d
LCD_CRSR_IMG203_CRSR_IMG_Pos	inc/lpc18xx.h	14063;"	d
LCD_CRSR_IMG204_CRSR_IMG_Msk	inc/lpc18xx.h	14068;"	d
LCD_CRSR_IMG204_CRSR_IMG_Pos	inc/lpc18xx.h	14067;"	d
LCD_CRSR_IMG205_CRSR_IMG_Msk	inc/lpc18xx.h	14072;"	d
LCD_CRSR_IMG205_CRSR_IMG_Pos	inc/lpc18xx.h	14071;"	d
LCD_CRSR_IMG206_CRSR_IMG_Msk	inc/lpc18xx.h	14076;"	d
LCD_CRSR_IMG206_CRSR_IMG_Pos	inc/lpc18xx.h	14075;"	d
LCD_CRSR_IMG207_CRSR_IMG_Msk	inc/lpc18xx.h	14080;"	d
LCD_CRSR_IMG207_CRSR_IMG_Pos	inc/lpc18xx.h	14079;"	d
LCD_CRSR_IMG208_CRSR_IMG_Msk	inc/lpc18xx.h	14084;"	d
LCD_CRSR_IMG208_CRSR_IMG_Pos	inc/lpc18xx.h	14083;"	d
LCD_CRSR_IMG209_CRSR_IMG_Msk	inc/lpc18xx.h	14088;"	d
LCD_CRSR_IMG209_CRSR_IMG_Pos	inc/lpc18xx.h	14087;"	d
LCD_CRSR_IMG20_CRSR_IMG_Msk	inc/lpc18xx.h	13332;"	d
LCD_CRSR_IMG20_CRSR_IMG_Pos	inc/lpc18xx.h	13331;"	d
LCD_CRSR_IMG210_CRSR_IMG_Msk	inc/lpc18xx.h	14092;"	d
LCD_CRSR_IMG210_CRSR_IMG_Pos	inc/lpc18xx.h	14091;"	d
LCD_CRSR_IMG211_CRSR_IMG_Msk	inc/lpc18xx.h	14096;"	d
LCD_CRSR_IMG211_CRSR_IMG_Pos	inc/lpc18xx.h	14095;"	d
LCD_CRSR_IMG212_CRSR_IMG_Msk	inc/lpc18xx.h	14100;"	d
LCD_CRSR_IMG212_CRSR_IMG_Pos	inc/lpc18xx.h	14099;"	d
LCD_CRSR_IMG213_CRSR_IMG_Msk	inc/lpc18xx.h	14104;"	d
LCD_CRSR_IMG213_CRSR_IMG_Pos	inc/lpc18xx.h	14103;"	d
LCD_CRSR_IMG214_CRSR_IMG_Msk	inc/lpc18xx.h	14108;"	d
LCD_CRSR_IMG214_CRSR_IMG_Pos	inc/lpc18xx.h	14107;"	d
LCD_CRSR_IMG215_CRSR_IMG_Msk	inc/lpc18xx.h	14112;"	d
LCD_CRSR_IMG215_CRSR_IMG_Pos	inc/lpc18xx.h	14111;"	d
LCD_CRSR_IMG216_CRSR_IMG_Msk	inc/lpc18xx.h	14116;"	d
LCD_CRSR_IMG216_CRSR_IMG_Pos	inc/lpc18xx.h	14115;"	d
LCD_CRSR_IMG217_CRSR_IMG_Msk	inc/lpc18xx.h	14120;"	d
LCD_CRSR_IMG217_CRSR_IMG_Pos	inc/lpc18xx.h	14119;"	d
LCD_CRSR_IMG218_CRSR_IMG_Msk	inc/lpc18xx.h	14124;"	d
LCD_CRSR_IMG218_CRSR_IMG_Pos	inc/lpc18xx.h	14123;"	d
LCD_CRSR_IMG219_CRSR_IMG_Msk	inc/lpc18xx.h	14128;"	d
LCD_CRSR_IMG219_CRSR_IMG_Pos	inc/lpc18xx.h	14127;"	d
LCD_CRSR_IMG21_CRSR_IMG_Msk	inc/lpc18xx.h	13336;"	d
LCD_CRSR_IMG21_CRSR_IMG_Pos	inc/lpc18xx.h	13335;"	d
LCD_CRSR_IMG220_CRSR_IMG_Msk	inc/lpc18xx.h	14132;"	d
LCD_CRSR_IMG220_CRSR_IMG_Pos	inc/lpc18xx.h	14131;"	d
LCD_CRSR_IMG221_CRSR_IMG_Msk	inc/lpc18xx.h	14136;"	d
LCD_CRSR_IMG221_CRSR_IMG_Pos	inc/lpc18xx.h	14135;"	d
LCD_CRSR_IMG222_CRSR_IMG_Msk	inc/lpc18xx.h	14140;"	d
LCD_CRSR_IMG222_CRSR_IMG_Pos	inc/lpc18xx.h	14139;"	d
LCD_CRSR_IMG223_CRSR_IMG_Msk	inc/lpc18xx.h	14144;"	d
LCD_CRSR_IMG223_CRSR_IMG_Pos	inc/lpc18xx.h	14143;"	d
LCD_CRSR_IMG224_CRSR_IMG_Msk	inc/lpc18xx.h	14148;"	d
LCD_CRSR_IMG224_CRSR_IMG_Pos	inc/lpc18xx.h	14147;"	d
LCD_CRSR_IMG225_CRSR_IMG_Msk	inc/lpc18xx.h	14152;"	d
LCD_CRSR_IMG225_CRSR_IMG_Pos	inc/lpc18xx.h	14151;"	d
LCD_CRSR_IMG226_CRSR_IMG_Msk	inc/lpc18xx.h	14156;"	d
LCD_CRSR_IMG226_CRSR_IMG_Pos	inc/lpc18xx.h	14155;"	d
LCD_CRSR_IMG227_CRSR_IMG_Msk	inc/lpc18xx.h	14160;"	d
LCD_CRSR_IMG227_CRSR_IMG_Pos	inc/lpc18xx.h	14159;"	d
LCD_CRSR_IMG228_CRSR_IMG_Msk	inc/lpc18xx.h	14164;"	d
LCD_CRSR_IMG228_CRSR_IMG_Pos	inc/lpc18xx.h	14163;"	d
LCD_CRSR_IMG229_CRSR_IMG_Msk	inc/lpc18xx.h	14168;"	d
LCD_CRSR_IMG229_CRSR_IMG_Pos	inc/lpc18xx.h	14167;"	d
LCD_CRSR_IMG22_CRSR_IMG_Msk	inc/lpc18xx.h	13340;"	d
LCD_CRSR_IMG22_CRSR_IMG_Pos	inc/lpc18xx.h	13339;"	d
LCD_CRSR_IMG230_CRSR_IMG_Msk	inc/lpc18xx.h	14172;"	d
LCD_CRSR_IMG230_CRSR_IMG_Pos	inc/lpc18xx.h	14171;"	d
LCD_CRSR_IMG231_CRSR_IMG_Msk	inc/lpc18xx.h	14176;"	d
LCD_CRSR_IMG231_CRSR_IMG_Pos	inc/lpc18xx.h	14175;"	d
LCD_CRSR_IMG232_CRSR_IMG_Msk	inc/lpc18xx.h	14180;"	d
LCD_CRSR_IMG232_CRSR_IMG_Pos	inc/lpc18xx.h	14179;"	d
LCD_CRSR_IMG233_CRSR_IMG_Msk	inc/lpc18xx.h	14184;"	d
LCD_CRSR_IMG233_CRSR_IMG_Pos	inc/lpc18xx.h	14183;"	d
LCD_CRSR_IMG234_CRSR_IMG_Msk	inc/lpc18xx.h	14188;"	d
LCD_CRSR_IMG234_CRSR_IMG_Pos	inc/lpc18xx.h	14187;"	d
LCD_CRSR_IMG235_CRSR_IMG_Msk	inc/lpc18xx.h	14192;"	d
LCD_CRSR_IMG235_CRSR_IMG_Pos	inc/lpc18xx.h	14191;"	d
LCD_CRSR_IMG236_CRSR_IMG_Msk	inc/lpc18xx.h	14196;"	d
LCD_CRSR_IMG236_CRSR_IMG_Pos	inc/lpc18xx.h	14195;"	d
LCD_CRSR_IMG237_CRSR_IMG_Msk	inc/lpc18xx.h	14200;"	d
LCD_CRSR_IMG237_CRSR_IMG_Pos	inc/lpc18xx.h	14199;"	d
LCD_CRSR_IMG238_CRSR_IMG_Msk	inc/lpc18xx.h	14204;"	d
LCD_CRSR_IMG238_CRSR_IMG_Pos	inc/lpc18xx.h	14203;"	d
LCD_CRSR_IMG239_CRSR_IMG_Msk	inc/lpc18xx.h	14208;"	d
LCD_CRSR_IMG239_CRSR_IMG_Pos	inc/lpc18xx.h	14207;"	d
LCD_CRSR_IMG23_CRSR_IMG_Msk	inc/lpc18xx.h	13344;"	d
LCD_CRSR_IMG23_CRSR_IMG_Pos	inc/lpc18xx.h	13343;"	d
LCD_CRSR_IMG240_CRSR_IMG_Msk	inc/lpc18xx.h	14212;"	d
LCD_CRSR_IMG240_CRSR_IMG_Pos	inc/lpc18xx.h	14211;"	d
LCD_CRSR_IMG241_CRSR_IMG_Msk	inc/lpc18xx.h	14216;"	d
LCD_CRSR_IMG241_CRSR_IMG_Pos	inc/lpc18xx.h	14215;"	d
LCD_CRSR_IMG242_CRSR_IMG_Msk	inc/lpc18xx.h	14220;"	d
LCD_CRSR_IMG242_CRSR_IMG_Pos	inc/lpc18xx.h	14219;"	d
LCD_CRSR_IMG243_CRSR_IMG_Msk	inc/lpc18xx.h	14224;"	d
LCD_CRSR_IMG243_CRSR_IMG_Pos	inc/lpc18xx.h	14223;"	d
LCD_CRSR_IMG244_CRSR_IMG_Msk	inc/lpc18xx.h	14228;"	d
LCD_CRSR_IMG244_CRSR_IMG_Pos	inc/lpc18xx.h	14227;"	d
LCD_CRSR_IMG245_CRSR_IMG_Msk	inc/lpc18xx.h	14232;"	d
LCD_CRSR_IMG245_CRSR_IMG_Pos	inc/lpc18xx.h	14231;"	d
LCD_CRSR_IMG246_CRSR_IMG_Msk	inc/lpc18xx.h	14236;"	d
LCD_CRSR_IMG246_CRSR_IMG_Pos	inc/lpc18xx.h	14235;"	d
LCD_CRSR_IMG247_CRSR_IMG_Msk	inc/lpc18xx.h	14240;"	d
LCD_CRSR_IMG247_CRSR_IMG_Pos	inc/lpc18xx.h	14239;"	d
LCD_CRSR_IMG248_CRSR_IMG_Msk	inc/lpc18xx.h	14244;"	d
LCD_CRSR_IMG248_CRSR_IMG_Pos	inc/lpc18xx.h	14243;"	d
LCD_CRSR_IMG249_CRSR_IMG_Msk	inc/lpc18xx.h	14248;"	d
LCD_CRSR_IMG249_CRSR_IMG_Pos	inc/lpc18xx.h	14247;"	d
LCD_CRSR_IMG24_CRSR_IMG_Msk	inc/lpc18xx.h	13348;"	d
LCD_CRSR_IMG24_CRSR_IMG_Pos	inc/lpc18xx.h	13347;"	d
LCD_CRSR_IMG250_CRSR_IMG_Msk	inc/lpc18xx.h	14252;"	d
LCD_CRSR_IMG250_CRSR_IMG_Pos	inc/lpc18xx.h	14251;"	d
LCD_CRSR_IMG251_CRSR_IMG_Msk	inc/lpc18xx.h	14256;"	d
LCD_CRSR_IMG251_CRSR_IMG_Pos	inc/lpc18xx.h	14255;"	d
LCD_CRSR_IMG252_CRSR_IMG_Msk	inc/lpc18xx.h	14260;"	d
LCD_CRSR_IMG252_CRSR_IMG_Pos	inc/lpc18xx.h	14259;"	d
LCD_CRSR_IMG253_CRSR_IMG_Msk	inc/lpc18xx.h	14264;"	d
LCD_CRSR_IMG253_CRSR_IMG_Pos	inc/lpc18xx.h	14263;"	d
LCD_CRSR_IMG254_CRSR_IMG_Msk	inc/lpc18xx.h	14268;"	d
LCD_CRSR_IMG254_CRSR_IMG_Pos	inc/lpc18xx.h	14267;"	d
LCD_CRSR_IMG255_CRSR_IMG_Msk	inc/lpc18xx.h	14272;"	d
LCD_CRSR_IMG255_CRSR_IMG_Pos	inc/lpc18xx.h	14271;"	d
LCD_CRSR_IMG25_CRSR_IMG_Msk	inc/lpc18xx.h	13352;"	d
LCD_CRSR_IMG25_CRSR_IMG_Pos	inc/lpc18xx.h	13351;"	d
LCD_CRSR_IMG26_CRSR_IMG_Msk	inc/lpc18xx.h	13356;"	d
LCD_CRSR_IMG26_CRSR_IMG_Pos	inc/lpc18xx.h	13355;"	d
LCD_CRSR_IMG27_CRSR_IMG_Msk	inc/lpc18xx.h	13360;"	d
LCD_CRSR_IMG27_CRSR_IMG_Pos	inc/lpc18xx.h	13359;"	d
LCD_CRSR_IMG28_CRSR_IMG_Msk	inc/lpc18xx.h	13364;"	d
LCD_CRSR_IMG28_CRSR_IMG_Pos	inc/lpc18xx.h	13363;"	d
LCD_CRSR_IMG29_CRSR_IMG_Msk	inc/lpc18xx.h	13368;"	d
LCD_CRSR_IMG29_CRSR_IMG_Pos	inc/lpc18xx.h	13367;"	d
LCD_CRSR_IMG2_CRSR_IMG_Msk	inc/lpc18xx.h	13260;"	d
LCD_CRSR_IMG2_CRSR_IMG_Pos	inc/lpc18xx.h	13259;"	d
LCD_CRSR_IMG30_CRSR_IMG_Msk	inc/lpc18xx.h	13372;"	d
LCD_CRSR_IMG30_CRSR_IMG_Pos	inc/lpc18xx.h	13371;"	d
LCD_CRSR_IMG31_CRSR_IMG_Msk	inc/lpc18xx.h	13376;"	d
LCD_CRSR_IMG31_CRSR_IMG_Pos	inc/lpc18xx.h	13375;"	d
LCD_CRSR_IMG32_CRSR_IMG_Msk	inc/lpc18xx.h	13380;"	d
LCD_CRSR_IMG32_CRSR_IMG_Pos	inc/lpc18xx.h	13379;"	d
LCD_CRSR_IMG33_CRSR_IMG_Msk	inc/lpc18xx.h	13384;"	d
LCD_CRSR_IMG33_CRSR_IMG_Pos	inc/lpc18xx.h	13383;"	d
LCD_CRSR_IMG34_CRSR_IMG_Msk	inc/lpc18xx.h	13388;"	d
LCD_CRSR_IMG34_CRSR_IMG_Pos	inc/lpc18xx.h	13387;"	d
LCD_CRSR_IMG35_CRSR_IMG_Msk	inc/lpc18xx.h	13392;"	d
LCD_CRSR_IMG35_CRSR_IMG_Pos	inc/lpc18xx.h	13391;"	d
LCD_CRSR_IMG36_CRSR_IMG_Msk	inc/lpc18xx.h	13396;"	d
LCD_CRSR_IMG36_CRSR_IMG_Pos	inc/lpc18xx.h	13395;"	d
LCD_CRSR_IMG37_CRSR_IMG_Msk	inc/lpc18xx.h	13400;"	d
LCD_CRSR_IMG37_CRSR_IMG_Pos	inc/lpc18xx.h	13399;"	d
LCD_CRSR_IMG38_CRSR_IMG_Msk	inc/lpc18xx.h	13404;"	d
LCD_CRSR_IMG38_CRSR_IMG_Pos	inc/lpc18xx.h	13403;"	d
LCD_CRSR_IMG39_CRSR_IMG_Msk	inc/lpc18xx.h	13408;"	d
LCD_CRSR_IMG39_CRSR_IMG_Pos	inc/lpc18xx.h	13407;"	d
LCD_CRSR_IMG3_CRSR_IMG_Msk	inc/lpc18xx.h	13264;"	d
LCD_CRSR_IMG3_CRSR_IMG_Pos	inc/lpc18xx.h	13263;"	d
LCD_CRSR_IMG40_CRSR_IMG_Msk	inc/lpc18xx.h	13412;"	d
LCD_CRSR_IMG40_CRSR_IMG_Pos	inc/lpc18xx.h	13411;"	d
LCD_CRSR_IMG41_CRSR_IMG_Msk	inc/lpc18xx.h	13416;"	d
LCD_CRSR_IMG41_CRSR_IMG_Pos	inc/lpc18xx.h	13415;"	d
LCD_CRSR_IMG42_CRSR_IMG_Msk	inc/lpc18xx.h	13420;"	d
LCD_CRSR_IMG42_CRSR_IMG_Pos	inc/lpc18xx.h	13419;"	d
LCD_CRSR_IMG43_CRSR_IMG_Msk	inc/lpc18xx.h	13424;"	d
LCD_CRSR_IMG43_CRSR_IMG_Pos	inc/lpc18xx.h	13423;"	d
LCD_CRSR_IMG44_CRSR_IMG_Msk	inc/lpc18xx.h	13428;"	d
LCD_CRSR_IMG44_CRSR_IMG_Pos	inc/lpc18xx.h	13427;"	d
LCD_CRSR_IMG45_CRSR_IMG_Msk	inc/lpc18xx.h	13432;"	d
LCD_CRSR_IMG45_CRSR_IMG_Pos	inc/lpc18xx.h	13431;"	d
LCD_CRSR_IMG46_CRSR_IMG_Msk	inc/lpc18xx.h	13436;"	d
LCD_CRSR_IMG46_CRSR_IMG_Pos	inc/lpc18xx.h	13435;"	d
LCD_CRSR_IMG47_CRSR_IMG_Msk	inc/lpc18xx.h	13440;"	d
LCD_CRSR_IMG47_CRSR_IMG_Pos	inc/lpc18xx.h	13439;"	d
LCD_CRSR_IMG48_CRSR_IMG_Msk	inc/lpc18xx.h	13444;"	d
LCD_CRSR_IMG48_CRSR_IMG_Pos	inc/lpc18xx.h	13443;"	d
LCD_CRSR_IMG49_CRSR_IMG_Msk	inc/lpc18xx.h	13448;"	d
LCD_CRSR_IMG49_CRSR_IMG_Pos	inc/lpc18xx.h	13447;"	d
LCD_CRSR_IMG4_CRSR_IMG_Msk	inc/lpc18xx.h	13268;"	d
LCD_CRSR_IMG4_CRSR_IMG_Pos	inc/lpc18xx.h	13267;"	d
LCD_CRSR_IMG50_CRSR_IMG_Msk	inc/lpc18xx.h	13452;"	d
LCD_CRSR_IMG50_CRSR_IMG_Pos	inc/lpc18xx.h	13451;"	d
LCD_CRSR_IMG51_CRSR_IMG_Msk	inc/lpc18xx.h	13456;"	d
LCD_CRSR_IMG51_CRSR_IMG_Pos	inc/lpc18xx.h	13455;"	d
LCD_CRSR_IMG52_CRSR_IMG_Msk	inc/lpc18xx.h	13460;"	d
LCD_CRSR_IMG52_CRSR_IMG_Pos	inc/lpc18xx.h	13459;"	d
LCD_CRSR_IMG53_CRSR_IMG_Msk	inc/lpc18xx.h	13464;"	d
LCD_CRSR_IMG53_CRSR_IMG_Pos	inc/lpc18xx.h	13463;"	d
LCD_CRSR_IMG54_CRSR_IMG_Msk	inc/lpc18xx.h	13468;"	d
LCD_CRSR_IMG54_CRSR_IMG_Pos	inc/lpc18xx.h	13467;"	d
LCD_CRSR_IMG55_CRSR_IMG_Msk	inc/lpc18xx.h	13472;"	d
LCD_CRSR_IMG55_CRSR_IMG_Pos	inc/lpc18xx.h	13471;"	d
LCD_CRSR_IMG56_CRSR_IMG_Msk	inc/lpc18xx.h	13476;"	d
LCD_CRSR_IMG56_CRSR_IMG_Pos	inc/lpc18xx.h	13475;"	d
LCD_CRSR_IMG57_CRSR_IMG_Msk	inc/lpc18xx.h	13480;"	d
LCD_CRSR_IMG57_CRSR_IMG_Pos	inc/lpc18xx.h	13479;"	d
LCD_CRSR_IMG58_CRSR_IMG_Msk	inc/lpc18xx.h	13484;"	d
LCD_CRSR_IMG58_CRSR_IMG_Pos	inc/lpc18xx.h	13483;"	d
LCD_CRSR_IMG59_CRSR_IMG_Msk	inc/lpc18xx.h	13488;"	d
LCD_CRSR_IMG59_CRSR_IMG_Pos	inc/lpc18xx.h	13487;"	d
LCD_CRSR_IMG5_CRSR_IMG_Msk	inc/lpc18xx.h	13272;"	d
LCD_CRSR_IMG5_CRSR_IMG_Pos	inc/lpc18xx.h	13271;"	d
LCD_CRSR_IMG60_CRSR_IMG_Msk	inc/lpc18xx.h	13492;"	d
LCD_CRSR_IMG60_CRSR_IMG_Pos	inc/lpc18xx.h	13491;"	d
LCD_CRSR_IMG61_CRSR_IMG_Msk	inc/lpc18xx.h	13496;"	d
LCD_CRSR_IMG61_CRSR_IMG_Pos	inc/lpc18xx.h	13495;"	d
LCD_CRSR_IMG62_CRSR_IMG_Msk	inc/lpc18xx.h	13500;"	d
LCD_CRSR_IMG62_CRSR_IMG_Pos	inc/lpc18xx.h	13499;"	d
LCD_CRSR_IMG63_CRSR_IMG_Msk	inc/lpc18xx.h	13504;"	d
LCD_CRSR_IMG63_CRSR_IMG_Pos	inc/lpc18xx.h	13503;"	d
LCD_CRSR_IMG64_CRSR_IMG_Msk	inc/lpc18xx.h	13508;"	d
LCD_CRSR_IMG64_CRSR_IMG_Pos	inc/lpc18xx.h	13507;"	d
LCD_CRSR_IMG65_CRSR_IMG_Msk	inc/lpc18xx.h	13512;"	d
LCD_CRSR_IMG65_CRSR_IMG_Pos	inc/lpc18xx.h	13511;"	d
LCD_CRSR_IMG66_CRSR_IMG_Msk	inc/lpc18xx.h	13516;"	d
LCD_CRSR_IMG66_CRSR_IMG_Pos	inc/lpc18xx.h	13515;"	d
LCD_CRSR_IMG67_CRSR_IMG_Msk	inc/lpc18xx.h	13520;"	d
LCD_CRSR_IMG67_CRSR_IMG_Pos	inc/lpc18xx.h	13519;"	d
LCD_CRSR_IMG68_CRSR_IMG_Msk	inc/lpc18xx.h	13524;"	d
LCD_CRSR_IMG68_CRSR_IMG_Pos	inc/lpc18xx.h	13523;"	d
LCD_CRSR_IMG69_CRSR_IMG_Msk	inc/lpc18xx.h	13528;"	d
LCD_CRSR_IMG69_CRSR_IMG_Pos	inc/lpc18xx.h	13527;"	d
LCD_CRSR_IMG6_CRSR_IMG_Msk	inc/lpc18xx.h	13276;"	d
LCD_CRSR_IMG6_CRSR_IMG_Pos	inc/lpc18xx.h	13275;"	d
LCD_CRSR_IMG70_CRSR_IMG_Msk	inc/lpc18xx.h	13532;"	d
LCD_CRSR_IMG70_CRSR_IMG_Pos	inc/lpc18xx.h	13531;"	d
LCD_CRSR_IMG71_CRSR_IMG_Msk	inc/lpc18xx.h	13536;"	d
LCD_CRSR_IMG71_CRSR_IMG_Pos	inc/lpc18xx.h	13535;"	d
LCD_CRSR_IMG72_CRSR_IMG_Msk	inc/lpc18xx.h	13540;"	d
LCD_CRSR_IMG72_CRSR_IMG_Pos	inc/lpc18xx.h	13539;"	d
LCD_CRSR_IMG73_CRSR_IMG_Msk	inc/lpc18xx.h	13544;"	d
LCD_CRSR_IMG73_CRSR_IMG_Pos	inc/lpc18xx.h	13543;"	d
LCD_CRSR_IMG74_CRSR_IMG_Msk	inc/lpc18xx.h	13548;"	d
LCD_CRSR_IMG74_CRSR_IMG_Pos	inc/lpc18xx.h	13547;"	d
LCD_CRSR_IMG75_CRSR_IMG_Msk	inc/lpc18xx.h	13552;"	d
LCD_CRSR_IMG75_CRSR_IMG_Pos	inc/lpc18xx.h	13551;"	d
LCD_CRSR_IMG76_CRSR_IMG_Msk	inc/lpc18xx.h	13556;"	d
LCD_CRSR_IMG76_CRSR_IMG_Pos	inc/lpc18xx.h	13555;"	d
LCD_CRSR_IMG77_CRSR_IMG_Msk	inc/lpc18xx.h	13560;"	d
LCD_CRSR_IMG77_CRSR_IMG_Pos	inc/lpc18xx.h	13559;"	d
LCD_CRSR_IMG78_CRSR_IMG_Msk	inc/lpc18xx.h	13564;"	d
LCD_CRSR_IMG78_CRSR_IMG_Pos	inc/lpc18xx.h	13563;"	d
LCD_CRSR_IMG79_CRSR_IMG_Msk	inc/lpc18xx.h	13568;"	d
LCD_CRSR_IMG79_CRSR_IMG_Pos	inc/lpc18xx.h	13567;"	d
LCD_CRSR_IMG7_CRSR_IMG_Msk	inc/lpc18xx.h	13280;"	d
LCD_CRSR_IMG7_CRSR_IMG_Pos	inc/lpc18xx.h	13279;"	d
LCD_CRSR_IMG80_CRSR_IMG_Msk	inc/lpc18xx.h	13572;"	d
LCD_CRSR_IMG80_CRSR_IMG_Pos	inc/lpc18xx.h	13571;"	d
LCD_CRSR_IMG81_CRSR_IMG_Msk	inc/lpc18xx.h	13576;"	d
LCD_CRSR_IMG81_CRSR_IMG_Pos	inc/lpc18xx.h	13575;"	d
LCD_CRSR_IMG82_CRSR_IMG_Msk	inc/lpc18xx.h	13580;"	d
LCD_CRSR_IMG82_CRSR_IMG_Pos	inc/lpc18xx.h	13579;"	d
LCD_CRSR_IMG83_CRSR_IMG_Msk	inc/lpc18xx.h	13584;"	d
LCD_CRSR_IMG83_CRSR_IMG_Pos	inc/lpc18xx.h	13583;"	d
LCD_CRSR_IMG84_CRSR_IMG_Msk	inc/lpc18xx.h	13588;"	d
LCD_CRSR_IMG84_CRSR_IMG_Pos	inc/lpc18xx.h	13587;"	d
LCD_CRSR_IMG85_CRSR_IMG_Msk	inc/lpc18xx.h	13592;"	d
LCD_CRSR_IMG85_CRSR_IMG_Pos	inc/lpc18xx.h	13591;"	d
LCD_CRSR_IMG86_CRSR_IMG_Msk	inc/lpc18xx.h	13596;"	d
LCD_CRSR_IMG86_CRSR_IMG_Pos	inc/lpc18xx.h	13595;"	d
LCD_CRSR_IMG87_CRSR_IMG_Msk	inc/lpc18xx.h	13600;"	d
LCD_CRSR_IMG87_CRSR_IMG_Pos	inc/lpc18xx.h	13599;"	d
LCD_CRSR_IMG88_CRSR_IMG_Msk	inc/lpc18xx.h	13604;"	d
LCD_CRSR_IMG88_CRSR_IMG_Pos	inc/lpc18xx.h	13603;"	d
LCD_CRSR_IMG89_CRSR_IMG_Msk	inc/lpc18xx.h	13608;"	d
LCD_CRSR_IMG89_CRSR_IMG_Pos	inc/lpc18xx.h	13607;"	d
LCD_CRSR_IMG8_CRSR_IMG_Msk	inc/lpc18xx.h	13284;"	d
LCD_CRSR_IMG8_CRSR_IMG_Pos	inc/lpc18xx.h	13283;"	d
LCD_CRSR_IMG90_CRSR_IMG_Msk	inc/lpc18xx.h	13612;"	d
LCD_CRSR_IMG90_CRSR_IMG_Pos	inc/lpc18xx.h	13611;"	d
LCD_CRSR_IMG91_CRSR_IMG_Msk	inc/lpc18xx.h	13616;"	d
LCD_CRSR_IMG91_CRSR_IMG_Pos	inc/lpc18xx.h	13615;"	d
LCD_CRSR_IMG92_CRSR_IMG_Msk	inc/lpc18xx.h	13620;"	d
LCD_CRSR_IMG92_CRSR_IMG_Pos	inc/lpc18xx.h	13619;"	d
LCD_CRSR_IMG93_CRSR_IMG_Msk	inc/lpc18xx.h	13624;"	d
LCD_CRSR_IMG93_CRSR_IMG_Pos	inc/lpc18xx.h	13623;"	d
LCD_CRSR_IMG94_CRSR_IMG_Msk	inc/lpc18xx.h	13628;"	d
LCD_CRSR_IMG94_CRSR_IMG_Pos	inc/lpc18xx.h	13627;"	d
LCD_CRSR_IMG95_CRSR_IMG_Msk	inc/lpc18xx.h	13632;"	d
LCD_CRSR_IMG95_CRSR_IMG_Pos	inc/lpc18xx.h	13631;"	d
LCD_CRSR_IMG96_CRSR_IMG_Msk	inc/lpc18xx.h	13636;"	d
LCD_CRSR_IMG96_CRSR_IMG_Pos	inc/lpc18xx.h	13635;"	d
LCD_CRSR_IMG97_CRSR_IMG_Msk	inc/lpc18xx.h	13640;"	d
LCD_CRSR_IMG97_CRSR_IMG_Pos	inc/lpc18xx.h	13639;"	d
LCD_CRSR_IMG98_CRSR_IMG_Msk	inc/lpc18xx.h	13644;"	d
LCD_CRSR_IMG98_CRSR_IMG_Pos	inc/lpc18xx.h	13643;"	d
LCD_CRSR_IMG99_CRSR_IMG_Msk	inc/lpc18xx.h	13648;"	d
LCD_CRSR_IMG99_CRSR_IMG_Pos	inc/lpc18xx.h	13647;"	d
LCD_CRSR_IMG9_CRSR_IMG_Msk	inc/lpc18xx.h	13288;"	d
LCD_CRSR_IMG9_CRSR_IMG_Pos	inc/lpc18xx.h	13287;"	d
LCD_CRSR_INTCLR_CRSRIC_Msk	inc/lpc18xx.h	14320;"	d
LCD_CRSR_INTCLR_CRSRIC_Pos	inc/lpc18xx.h	14319;"	d
LCD_CRSR_INTMSK_CRSRIM_Msk	inc/lpc18xx.h	14316;"	d
LCD_CRSR_INTMSK_CRSRIM_Pos	inc/lpc18xx.h	14315;"	d
LCD_CRSR_INTRAW_CRSRRIS_Msk	inc/lpc18xx.h	14324;"	d
LCD_CRSR_INTRAW_CRSRRIS_Pos	inc/lpc18xx.h	14323;"	d
LCD_CRSR_INTSTAT_CRSRMIS_Msk	inc/lpc18xx.h	14328;"	d
LCD_CRSR_INTSTAT_CRSRMIS_Pos	inc/lpc18xx.h	14327;"	d
LCD_CRSR_PAL0_BLUE_Msk	inc/lpc18xx.h	14292;"	d
LCD_CRSR_PAL0_BLUE_Pos	inc/lpc18xx.h	14291;"	d
LCD_CRSR_PAL0_GREEN_Msk	inc/lpc18xx.h	14290;"	d
LCD_CRSR_PAL0_GREEN_Pos	inc/lpc18xx.h	14289;"	d
LCD_CRSR_PAL0_RED_Msk	inc/lpc18xx.h	14288;"	d
LCD_CRSR_PAL0_RED_Pos	inc/lpc18xx.h	14287;"	d
LCD_CRSR_PAL1_BLUE_Msk	inc/lpc18xx.h	14300;"	d
LCD_CRSR_PAL1_BLUE_Pos	inc/lpc18xx.h	14299;"	d
LCD_CRSR_PAL1_GREEN_Msk	inc/lpc18xx.h	14298;"	d
LCD_CRSR_PAL1_GREEN_Pos	inc/lpc18xx.h	14297;"	d
LCD_CRSR_PAL1_RED_Msk	inc/lpc18xx.h	14296;"	d
LCD_CRSR_PAL1_RED_Pos	inc/lpc18xx.h	14295;"	d
LCD_CRSR_XY_CRSRX_Msk	inc/lpc18xx.h	14304;"	d
LCD_CRSR_XY_CRSRX_Pos	inc/lpc18xx.h	14303;"	d
LCD_CRSR_XY_CRSRY_Msk	inc/lpc18xx.h	14306;"	d
LCD_CRSR_XY_CRSRY_Pos	inc/lpc18xx.h	14305;"	d
LCD_CTRL_BEBO_Msk	inc/lpc18xx.h	8584;"	d
LCD_CTRL_BEBO_Pos	inc/lpc18xx.h	8583;"	d
LCD_CTRL_BEPO_Msk	inc/lpc18xx.h	8586;"	d
LCD_CTRL_BEPO_Pos	inc/lpc18xx.h	8585;"	d
LCD_CTRL_BGR_Msk	inc/lpc18xx.h	8582;"	d
LCD_CTRL_BGR_Pos	inc/lpc18xx.h	8581;"	d
LCD_CTRL_LCDBPP_Msk	inc/lpc18xx.h	8572;"	d
LCD_CTRL_LCDBPP_Pos	inc/lpc18xx.h	8571;"	d
LCD_CTRL_LCDBW_Msk	inc/lpc18xx.h	8574;"	d
LCD_CTRL_LCDBW_Pos	inc/lpc18xx.h	8573;"	d
LCD_CTRL_LCDDUAL_Msk	inc/lpc18xx.h	8580;"	d
LCD_CTRL_LCDDUAL_Pos	inc/lpc18xx.h	8579;"	d
LCD_CTRL_LCDEN_Msk	inc/lpc18xx.h	8570;"	d
LCD_CTRL_LCDEN_Pos	inc/lpc18xx.h	8569;"	d
LCD_CTRL_LCDMONO8_Msk	inc/lpc18xx.h	8578;"	d
LCD_CTRL_LCDMONO8_Pos	inc/lpc18xx.h	8577;"	d
LCD_CTRL_LCDPWR_Msk	inc/lpc18xx.h	8588;"	d
LCD_CTRL_LCDPWR_Pos	inc/lpc18xx.h	8587;"	d
LCD_CTRL_LCDTFT_Msk	inc/lpc18xx.h	8576;"	d
LCD_CTRL_LCDTFT_Pos	inc/lpc18xx.h	8575;"	d
LCD_CTRL_LCDVCOMP_Msk	inc/lpc18xx.h	8590;"	d
LCD_CTRL_LCDVCOMP_Pos	inc/lpc18xx.h	8589;"	d
LCD_CTRL_WATERMARK_Msk	inc/lpc18xx.h	8592;"	d
LCD_CTRL_WATERMARK_Pos	inc/lpc18xx.h	8591;"	d
LCD_INTCLR_BERIC_Msk	inc/lpc18xx.h	8632;"	d
LCD_INTCLR_BERIC_Pos	inc/lpc18xx.h	8631;"	d
LCD_INTCLR_FUFIC_Msk	inc/lpc18xx.h	8626;"	d
LCD_INTCLR_FUFIC_Pos	inc/lpc18xx.h	8625;"	d
LCD_INTCLR_LNBUIC_Msk	inc/lpc18xx.h	8628;"	d
LCD_INTCLR_LNBUIC_Pos	inc/lpc18xx.h	8627;"	d
LCD_INTCLR_VCOMPIC_Msk	inc/lpc18xx.h	8630;"	d
LCD_INTCLR_VCOMPIC_Pos	inc/lpc18xx.h	8629;"	d
LCD_INTMSK_BERIM_Msk	inc/lpc18xx.h	8602;"	d
LCD_INTMSK_BERIM_Pos	inc/lpc18xx.h	8601;"	d
LCD_INTMSK_FUFIM_Msk	inc/lpc18xx.h	8596;"	d
LCD_INTMSK_FUFIM_Pos	inc/lpc18xx.h	8595;"	d
LCD_INTMSK_LNBUIM_Msk	inc/lpc18xx.h	8598;"	d
LCD_INTMSK_LNBUIM_Pos	inc/lpc18xx.h	8597;"	d
LCD_INTMSK_VCOMPIM_Msk	inc/lpc18xx.h	8600;"	d
LCD_INTMSK_VCOMPIM_Pos	inc/lpc18xx.h	8599;"	d
LCD_INTRAW_BERRAW_Msk	inc/lpc18xx.h	8612;"	d
LCD_INTRAW_BERRAW_Pos	inc/lpc18xx.h	8611;"	d
LCD_INTRAW_FUFRIS_Msk	inc/lpc18xx.h	8606;"	d
LCD_INTRAW_FUFRIS_Pos	inc/lpc18xx.h	8605;"	d
LCD_INTRAW_LNBURIS_Msk	inc/lpc18xx.h	8608;"	d
LCD_INTRAW_LNBURIS_Pos	inc/lpc18xx.h	8607;"	d
LCD_INTRAW_VCOMPRIS_Msk	inc/lpc18xx.h	8610;"	d
LCD_INTRAW_VCOMPRIS_Pos	inc/lpc18xx.h	8609;"	d
LCD_INTSTAT_BERMIS_Msk	inc/lpc18xx.h	8622;"	d
LCD_INTSTAT_BERMIS_Pos	inc/lpc18xx.h	8621;"	d
LCD_INTSTAT_FUFMIS_Msk	inc/lpc18xx.h	8616;"	d
LCD_INTSTAT_FUFMIS_Pos	inc/lpc18xx.h	8615;"	d
LCD_INTSTAT_LNBUMIS_Msk	inc/lpc18xx.h	8618;"	d
LCD_INTSTAT_LNBUMIS_Pos	inc/lpc18xx.h	8617;"	d
LCD_INTSTAT_VCOMPMIS_Msk	inc/lpc18xx.h	8620;"	d
LCD_INTSTAT_VCOMPMIS_Pos	inc/lpc18xx.h	8619;"	d
LCD_IRQn	inc/lpc18xx.h	/^  LCD_IRQn                          = 7,    \/*!<   7  LCD                              *\/$/;"	e	enum:__anon1
LCD_LE_LED_Msk	inc/lpc18xx.h	8556;"	d
LCD_LE_LED_Pos	inc/lpc18xx.h	8555;"	d
LCD_LE_LEE_Msk	inc/lpc18xx.h	8558;"	d
LCD_LE_LEE_Pos	inc/lpc18xx.h	8557;"	d
LCD_LPBASE_LCDLPBASE_Msk	inc/lpc18xx.h	8566;"	d
LCD_LPBASE_LCDLPBASE_Pos	inc/lpc18xx.h	8565;"	d
LCD_LPCURR_LCDLPCURR_Msk	inc/lpc18xx.h	8640;"	d
LCD_LPCURR_LCDLPCURR_Pos	inc/lpc18xx.h	8639;"	d
LCD_PAL0_B04_0_Msk	inc/lpc18xx.h	8648;"	d
LCD_PAL0_B04_0_Pos	inc/lpc18xx.h	8647;"	d
LCD_PAL0_B14_0_Msk	inc/lpc18xx.h	8656;"	d
LCD_PAL0_B14_0_Pos	inc/lpc18xx.h	8655;"	d
LCD_PAL0_G04_0_Msk	inc/lpc18xx.h	8646;"	d
LCD_PAL0_G04_0_Pos	inc/lpc18xx.h	8645;"	d
LCD_PAL0_G14_0_Msk	inc/lpc18xx.h	8654;"	d
LCD_PAL0_G14_0_Pos	inc/lpc18xx.h	8653;"	d
LCD_PAL0_I0_Msk	inc/lpc18xx.h	8650;"	d
LCD_PAL0_I0_Pos	inc/lpc18xx.h	8649;"	d
LCD_PAL0_I1_Msk	inc/lpc18xx.h	8658;"	d
LCD_PAL0_I1_Pos	inc/lpc18xx.h	8657;"	d
LCD_PAL0_R04_0_Msk	inc/lpc18xx.h	8644;"	d
LCD_PAL0_R04_0_Pos	inc/lpc18xx.h	8643;"	d
LCD_PAL0_R14_0_Msk	inc/lpc18xx.h	8652;"	d
LCD_PAL0_R14_0_Pos	inc/lpc18xx.h	8651;"	d
LCD_PAL100_B04_0_Msk	inc/lpc18xx.h	10448;"	d
LCD_PAL100_B04_0_Pos	inc/lpc18xx.h	10447;"	d
LCD_PAL100_B14_0_Msk	inc/lpc18xx.h	10456;"	d
LCD_PAL100_B14_0_Pos	inc/lpc18xx.h	10455;"	d
LCD_PAL100_G04_0_Msk	inc/lpc18xx.h	10446;"	d
LCD_PAL100_G04_0_Pos	inc/lpc18xx.h	10445;"	d
LCD_PAL100_G14_0_Msk	inc/lpc18xx.h	10454;"	d
LCD_PAL100_G14_0_Pos	inc/lpc18xx.h	10453;"	d
LCD_PAL100_I0_Msk	inc/lpc18xx.h	10450;"	d
LCD_PAL100_I0_Pos	inc/lpc18xx.h	10449;"	d
LCD_PAL100_I1_Msk	inc/lpc18xx.h	10458;"	d
LCD_PAL100_I1_Pos	inc/lpc18xx.h	10457;"	d
LCD_PAL100_R04_0_Msk	inc/lpc18xx.h	10444;"	d
LCD_PAL100_R04_0_Pos	inc/lpc18xx.h	10443;"	d
LCD_PAL100_R14_0_Msk	inc/lpc18xx.h	10452;"	d
LCD_PAL100_R14_0_Pos	inc/lpc18xx.h	10451;"	d
LCD_PAL101_B04_0_Msk	inc/lpc18xx.h	10466;"	d
LCD_PAL101_B04_0_Pos	inc/lpc18xx.h	10465;"	d
LCD_PAL101_B14_0_Msk	inc/lpc18xx.h	10474;"	d
LCD_PAL101_B14_0_Pos	inc/lpc18xx.h	10473;"	d
LCD_PAL101_G04_0_Msk	inc/lpc18xx.h	10464;"	d
LCD_PAL101_G04_0_Pos	inc/lpc18xx.h	10463;"	d
LCD_PAL101_G14_0_Msk	inc/lpc18xx.h	10472;"	d
LCD_PAL101_G14_0_Pos	inc/lpc18xx.h	10471;"	d
LCD_PAL101_I0_Msk	inc/lpc18xx.h	10468;"	d
LCD_PAL101_I0_Pos	inc/lpc18xx.h	10467;"	d
LCD_PAL101_I1_Msk	inc/lpc18xx.h	10476;"	d
LCD_PAL101_I1_Pos	inc/lpc18xx.h	10475;"	d
LCD_PAL101_R04_0_Msk	inc/lpc18xx.h	10462;"	d
LCD_PAL101_R04_0_Pos	inc/lpc18xx.h	10461;"	d
LCD_PAL101_R14_0_Msk	inc/lpc18xx.h	10470;"	d
LCD_PAL101_R14_0_Pos	inc/lpc18xx.h	10469;"	d
LCD_PAL102_B04_0_Msk	inc/lpc18xx.h	10484;"	d
LCD_PAL102_B04_0_Pos	inc/lpc18xx.h	10483;"	d
LCD_PAL102_B14_0_Msk	inc/lpc18xx.h	10492;"	d
LCD_PAL102_B14_0_Pos	inc/lpc18xx.h	10491;"	d
LCD_PAL102_G04_0_Msk	inc/lpc18xx.h	10482;"	d
LCD_PAL102_G04_0_Pos	inc/lpc18xx.h	10481;"	d
LCD_PAL102_G14_0_Msk	inc/lpc18xx.h	10490;"	d
LCD_PAL102_G14_0_Pos	inc/lpc18xx.h	10489;"	d
LCD_PAL102_I0_Msk	inc/lpc18xx.h	10486;"	d
LCD_PAL102_I0_Pos	inc/lpc18xx.h	10485;"	d
LCD_PAL102_I1_Msk	inc/lpc18xx.h	10494;"	d
LCD_PAL102_I1_Pos	inc/lpc18xx.h	10493;"	d
LCD_PAL102_R04_0_Msk	inc/lpc18xx.h	10480;"	d
LCD_PAL102_R04_0_Pos	inc/lpc18xx.h	10479;"	d
LCD_PAL102_R14_0_Msk	inc/lpc18xx.h	10488;"	d
LCD_PAL102_R14_0_Pos	inc/lpc18xx.h	10487;"	d
LCD_PAL103_B04_0_Msk	inc/lpc18xx.h	10502;"	d
LCD_PAL103_B04_0_Pos	inc/lpc18xx.h	10501;"	d
LCD_PAL103_B14_0_Msk	inc/lpc18xx.h	10510;"	d
LCD_PAL103_B14_0_Pos	inc/lpc18xx.h	10509;"	d
LCD_PAL103_G04_0_Msk	inc/lpc18xx.h	10500;"	d
LCD_PAL103_G04_0_Pos	inc/lpc18xx.h	10499;"	d
LCD_PAL103_G14_0_Msk	inc/lpc18xx.h	10508;"	d
LCD_PAL103_G14_0_Pos	inc/lpc18xx.h	10507;"	d
LCD_PAL103_I0_Msk	inc/lpc18xx.h	10504;"	d
LCD_PAL103_I0_Pos	inc/lpc18xx.h	10503;"	d
LCD_PAL103_I1_Msk	inc/lpc18xx.h	10512;"	d
LCD_PAL103_I1_Pos	inc/lpc18xx.h	10511;"	d
LCD_PAL103_R04_0_Msk	inc/lpc18xx.h	10498;"	d
LCD_PAL103_R04_0_Pos	inc/lpc18xx.h	10497;"	d
LCD_PAL103_R14_0_Msk	inc/lpc18xx.h	10506;"	d
LCD_PAL103_R14_0_Pos	inc/lpc18xx.h	10505;"	d
LCD_PAL104_B04_0_Msk	inc/lpc18xx.h	10520;"	d
LCD_PAL104_B04_0_Pos	inc/lpc18xx.h	10519;"	d
LCD_PAL104_B14_0_Msk	inc/lpc18xx.h	10528;"	d
LCD_PAL104_B14_0_Pos	inc/lpc18xx.h	10527;"	d
LCD_PAL104_G04_0_Msk	inc/lpc18xx.h	10518;"	d
LCD_PAL104_G04_0_Pos	inc/lpc18xx.h	10517;"	d
LCD_PAL104_G14_0_Msk	inc/lpc18xx.h	10526;"	d
LCD_PAL104_G14_0_Pos	inc/lpc18xx.h	10525;"	d
LCD_PAL104_I0_Msk	inc/lpc18xx.h	10522;"	d
LCD_PAL104_I0_Pos	inc/lpc18xx.h	10521;"	d
LCD_PAL104_I1_Msk	inc/lpc18xx.h	10530;"	d
LCD_PAL104_I1_Pos	inc/lpc18xx.h	10529;"	d
LCD_PAL104_R04_0_Msk	inc/lpc18xx.h	10516;"	d
LCD_PAL104_R04_0_Pos	inc/lpc18xx.h	10515;"	d
LCD_PAL104_R14_0_Msk	inc/lpc18xx.h	10524;"	d
LCD_PAL104_R14_0_Pos	inc/lpc18xx.h	10523;"	d
LCD_PAL105_B04_0_Msk	inc/lpc18xx.h	10538;"	d
LCD_PAL105_B04_0_Pos	inc/lpc18xx.h	10537;"	d
LCD_PAL105_B14_0_Msk	inc/lpc18xx.h	10546;"	d
LCD_PAL105_B14_0_Pos	inc/lpc18xx.h	10545;"	d
LCD_PAL105_G04_0_Msk	inc/lpc18xx.h	10536;"	d
LCD_PAL105_G04_0_Pos	inc/lpc18xx.h	10535;"	d
LCD_PAL105_G14_0_Msk	inc/lpc18xx.h	10544;"	d
LCD_PAL105_G14_0_Pos	inc/lpc18xx.h	10543;"	d
LCD_PAL105_I0_Msk	inc/lpc18xx.h	10540;"	d
LCD_PAL105_I0_Pos	inc/lpc18xx.h	10539;"	d
LCD_PAL105_I1_Msk	inc/lpc18xx.h	10548;"	d
LCD_PAL105_I1_Pos	inc/lpc18xx.h	10547;"	d
LCD_PAL105_R04_0_Msk	inc/lpc18xx.h	10534;"	d
LCD_PAL105_R04_0_Pos	inc/lpc18xx.h	10533;"	d
LCD_PAL105_R14_0_Msk	inc/lpc18xx.h	10542;"	d
LCD_PAL105_R14_0_Pos	inc/lpc18xx.h	10541;"	d
LCD_PAL106_B04_0_Msk	inc/lpc18xx.h	10556;"	d
LCD_PAL106_B04_0_Pos	inc/lpc18xx.h	10555;"	d
LCD_PAL106_B14_0_Msk	inc/lpc18xx.h	10564;"	d
LCD_PAL106_B14_0_Pos	inc/lpc18xx.h	10563;"	d
LCD_PAL106_G04_0_Msk	inc/lpc18xx.h	10554;"	d
LCD_PAL106_G04_0_Pos	inc/lpc18xx.h	10553;"	d
LCD_PAL106_G14_0_Msk	inc/lpc18xx.h	10562;"	d
LCD_PAL106_G14_0_Pos	inc/lpc18xx.h	10561;"	d
LCD_PAL106_I0_Msk	inc/lpc18xx.h	10558;"	d
LCD_PAL106_I0_Pos	inc/lpc18xx.h	10557;"	d
LCD_PAL106_I1_Msk	inc/lpc18xx.h	10566;"	d
LCD_PAL106_I1_Pos	inc/lpc18xx.h	10565;"	d
LCD_PAL106_R04_0_Msk	inc/lpc18xx.h	10552;"	d
LCD_PAL106_R04_0_Pos	inc/lpc18xx.h	10551;"	d
LCD_PAL106_R14_0_Msk	inc/lpc18xx.h	10560;"	d
LCD_PAL106_R14_0_Pos	inc/lpc18xx.h	10559;"	d
LCD_PAL107_B04_0_Msk	inc/lpc18xx.h	10574;"	d
LCD_PAL107_B04_0_Pos	inc/lpc18xx.h	10573;"	d
LCD_PAL107_B14_0_Msk	inc/lpc18xx.h	10582;"	d
LCD_PAL107_B14_0_Pos	inc/lpc18xx.h	10581;"	d
LCD_PAL107_G04_0_Msk	inc/lpc18xx.h	10572;"	d
LCD_PAL107_G04_0_Pos	inc/lpc18xx.h	10571;"	d
LCD_PAL107_G14_0_Msk	inc/lpc18xx.h	10580;"	d
LCD_PAL107_G14_0_Pos	inc/lpc18xx.h	10579;"	d
LCD_PAL107_I0_Msk	inc/lpc18xx.h	10576;"	d
LCD_PAL107_I0_Pos	inc/lpc18xx.h	10575;"	d
LCD_PAL107_I1_Msk	inc/lpc18xx.h	10584;"	d
LCD_PAL107_I1_Pos	inc/lpc18xx.h	10583;"	d
LCD_PAL107_R04_0_Msk	inc/lpc18xx.h	10570;"	d
LCD_PAL107_R04_0_Pos	inc/lpc18xx.h	10569;"	d
LCD_PAL107_R14_0_Msk	inc/lpc18xx.h	10578;"	d
LCD_PAL107_R14_0_Pos	inc/lpc18xx.h	10577;"	d
LCD_PAL108_B04_0_Msk	inc/lpc18xx.h	10592;"	d
LCD_PAL108_B04_0_Pos	inc/lpc18xx.h	10591;"	d
LCD_PAL108_B14_0_Msk	inc/lpc18xx.h	10600;"	d
LCD_PAL108_B14_0_Pos	inc/lpc18xx.h	10599;"	d
LCD_PAL108_G04_0_Msk	inc/lpc18xx.h	10590;"	d
LCD_PAL108_G04_0_Pos	inc/lpc18xx.h	10589;"	d
LCD_PAL108_G14_0_Msk	inc/lpc18xx.h	10598;"	d
LCD_PAL108_G14_0_Pos	inc/lpc18xx.h	10597;"	d
LCD_PAL108_I0_Msk	inc/lpc18xx.h	10594;"	d
LCD_PAL108_I0_Pos	inc/lpc18xx.h	10593;"	d
LCD_PAL108_I1_Msk	inc/lpc18xx.h	10602;"	d
LCD_PAL108_I1_Pos	inc/lpc18xx.h	10601;"	d
LCD_PAL108_R04_0_Msk	inc/lpc18xx.h	10588;"	d
LCD_PAL108_R04_0_Pos	inc/lpc18xx.h	10587;"	d
LCD_PAL108_R14_0_Msk	inc/lpc18xx.h	10596;"	d
LCD_PAL108_R14_0_Pos	inc/lpc18xx.h	10595;"	d
LCD_PAL109_B04_0_Msk	inc/lpc18xx.h	10610;"	d
LCD_PAL109_B04_0_Pos	inc/lpc18xx.h	10609;"	d
LCD_PAL109_B14_0_Msk	inc/lpc18xx.h	10618;"	d
LCD_PAL109_B14_0_Pos	inc/lpc18xx.h	10617;"	d
LCD_PAL109_G04_0_Msk	inc/lpc18xx.h	10608;"	d
LCD_PAL109_G04_0_Pos	inc/lpc18xx.h	10607;"	d
LCD_PAL109_G14_0_Msk	inc/lpc18xx.h	10616;"	d
LCD_PAL109_G14_0_Pos	inc/lpc18xx.h	10615;"	d
LCD_PAL109_I0_Msk	inc/lpc18xx.h	10612;"	d
LCD_PAL109_I0_Pos	inc/lpc18xx.h	10611;"	d
LCD_PAL109_I1_Msk	inc/lpc18xx.h	10620;"	d
LCD_PAL109_I1_Pos	inc/lpc18xx.h	10619;"	d
LCD_PAL109_R04_0_Msk	inc/lpc18xx.h	10606;"	d
LCD_PAL109_R04_0_Pos	inc/lpc18xx.h	10605;"	d
LCD_PAL109_R14_0_Msk	inc/lpc18xx.h	10614;"	d
LCD_PAL109_R14_0_Pos	inc/lpc18xx.h	10613;"	d
LCD_PAL10_B04_0_Msk	inc/lpc18xx.h	8828;"	d
LCD_PAL10_B04_0_Pos	inc/lpc18xx.h	8827;"	d
LCD_PAL10_B14_0_Msk	inc/lpc18xx.h	8836;"	d
LCD_PAL10_B14_0_Pos	inc/lpc18xx.h	8835;"	d
LCD_PAL10_G04_0_Msk	inc/lpc18xx.h	8826;"	d
LCD_PAL10_G04_0_Pos	inc/lpc18xx.h	8825;"	d
LCD_PAL10_G14_0_Msk	inc/lpc18xx.h	8834;"	d
LCD_PAL10_G14_0_Pos	inc/lpc18xx.h	8833;"	d
LCD_PAL10_I0_Msk	inc/lpc18xx.h	8830;"	d
LCD_PAL10_I0_Pos	inc/lpc18xx.h	8829;"	d
LCD_PAL10_I1_Msk	inc/lpc18xx.h	8838;"	d
LCD_PAL10_I1_Pos	inc/lpc18xx.h	8837;"	d
LCD_PAL10_R04_0_Msk	inc/lpc18xx.h	8824;"	d
LCD_PAL10_R04_0_Pos	inc/lpc18xx.h	8823;"	d
LCD_PAL10_R14_0_Msk	inc/lpc18xx.h	8832;"	d
LCD_PAL10_R14_0_Pos	inc/lpc18xx.h	8831;"	d
LCD_PAL110_B04_0_Msk	inc/lpc18xx.h	10628;"	d
LCD_PAL110_B04_0_Pos	inc/lpc18xx.h	10627;"	d
LCD_PAL110_B14_0_Msk	inc/lpc18xx.h	10636;"	d
LCD_PAL110_B14_0_Pos	inc/lpc18xx.h	10635;"	d
LCD_PAL110_G04_0_Msk	inc/lpc18xx.h	10626;"	d
LCD_PAL110_G04_0_Pos	inc/lpc18xx.h	10625;"	d
LCD_PAL110_G14_0_Msk	inc/lpc18xx.h	10634;"	d
LCD_PAL110_G14_0_Pos	inc/lpc18xx.h	10633;"	d
LCD_PAL110_I0_Msk	inc/lpc18xx.h	10630;"	d
LCD_PAL110_I0_Pos	inc/lpc18xx.h	10629;"	d
LCD_PAL110_I1_Msk	inc/lpc18xx.h	10638;"	d
LCD_PAL110_I1_Pos	inc/lpc18xx.h	10637;"	d
LCD_PAL110_R04_0_Msk	inc/lpc18xx.h	10624;"	d
LCD_PAL110_R04_0_Pos	inc/lpc18xx.h	10623;"	d
LCD_PAL110_R14_0_Msk	inc/lpc18xx.h	10632;"	d
LCD_PAL110_R14_0_Pos	inc/lpc18xx.h	10631;"	d
LCD_PAL111_B04_0_Msk	inc/lpc18xx.h	10646;"	d
LCD_PAL111_B04_0_Pos	inc/lpc18xx.h	10645;"	d
LCD_PAL111_B14_0_Msk	inc/lpc18xx.h	10654;"	d
LCD_PAL111_B14_0_Pos	inc/lpc18xx.h	10653;"	d
LCD_PAL111_G04_0_Msk	inc/lpc18xx.h	10644;"	d
LCD_PAL111_G04_0_Pos	inc/lpc18xx.h	10643;"	d
LCD_PAL111_G14_0_Msk	inc/lpc18xx.h	10652;"	d
LCD_PAL111_G14_0_Pos	inc/lpc18xx.h	10651;"	d
LCD_PAL111_I0_Msk	inc/lpc18xx.h	10648;"	d
LCD_PAL111_I0_Pos	inc/lpc18xx.h	10647;"	d
LCD_PAL111_I1_Msk	inc/lpc18xx.h	10656;"	d
LCD_PAL111_I1_Pos	inc/lpc18xx.h	10655;"	d
LCD_PAL111_R04_0_Msk	inc/lpc18xx.h	10642;"	d
LCD_PAL111_R04_0_Pos	inc/lpc18xx.h	10641;"	d
LCD_PAL111_R14_0_Msk	inc/lpc18xx.h	10650;"	d
LCD_PAL111_R14_0_Pos	inc/lpc18xx.h	10649;"	d
LCD_PAL112_B04_0_Msk	inc/lpc18xx.h	10664;"	d
LCD_PAL112_B04_0_Pos	inc/lpc18xx.h	10663;"	d
LCD_PAL112_B14_0_Msk	inc/lpc18xx.h	10672;"	d
LCD_PAL112_B14_0_Pos	inc/lpc18xx.h	10671;"	d
LCD_PAL112_G04_0_Msk	inc/lpc18xx.h	10662;"	d
LCD_PAL112_G04_0_Pos	inc/lpc18xx.h	10661;"	d
LCD_PAL112_G14_0_Msk	inc/lpc18xx.h	10670;"	d
LCD_PAL112_G14_0_Pos	inc/lpc18xx.h	10669;"	d
LCD_PAL112_I0_Msk	inc/lpc18xx.h	10666;"	d
LCD_PAL112_I0_Pos	inc/lpc18xx.h	10665;"	d
LCD_PAL112_I1_Msk	inc/lpc18xx.h	10674;"	d
LCD_PAL112_I1_Pos	inc/lpc18xx.h	10673;"	d
LCD_PAL112_R04_0_Msk	inc/lpc18xx.h	10660;"	d
LCD_PAL112_R04_0_Pos	inc/lpc18xx.h	10659;"	d
LCD_PAL112_R14_0_Msk	inc/lpc18xx.h	10668;"	d
LCD_PAL112_R14_0_Pos	inc/lpc18xx.h	10667;"	d
LCD_PAL113_B04_0_Msk	inc/lpc18xx.h	10682;"	d
LCD_PAL113_B04_0_Pos	inc/lpc18xx.h	10681;"	d
LCD_PAL113_B14_0_Msk	inc/lpc18xx.h	10690;"	d
LCD_PAL113_B14_0_Pos	inc/lpc18xx.h	10689;"	d
LCD_PAL113_G04_0_Msk	inc/lpc18xx.h	10680;"	d
LCD_PAL113_G04_0_Pos	inc/lpc18xx.h	10679;"	d
LCD_PAL113_G14_0_Msk	inc/lpc18xx.h	10688;"	d
LCD_PAL113_G14_0_Pos	inc/lpc18xx.h	10687;"	d
LCD_PAL113_I0_Msk	inc/lpc18xx.h	10684;"	d
LCD_PAL113_I0_Pos	inc/lpc18xx.h	10683;"	d
LCD_PAL113_I1_Msk	inc/lpc18xx.h	10692;"	d
LCD_PAL113_I1_Pos	inc/lpc18xx.h	10691;"	d
LCD_PAL113_R04_0_Msk	inc/lpc18xx.h	10678;"	d
LCD_PAL113_R04_0_Pos	inc/lpc18xx.h	10677;"	d
LCD_PAL113_R14_0_Msk	inc/lpc18xx.h	10686;"	d
LCD_PAL113_R14_0_Pos	inc/lpc18xx.h	10685;"	d
LCD_PAL114_B04_0_Msk	inc/lpc18xx.h	10700;"	d
LCD_PAL114_B04_0_Pos	inc/lpc18xx.h	10699;"	d
LCD_PAL114_B14_0_Msk	inc/lpc18xx.h	10708;"	d
LCD_PAL114_B14_0_Pos	inc/lpc18xx.h	10707;"	d
LCD_PAL114_G04_0_Msk	inc/lpc18xx.h	10698;"	d
LCD_PAL114_G04_0_Pos	inc/lpc18xx.h	10697;"	d
LCD_PAL114_G14_0_Msk	inc/lpc18xx.h	10706;"	d
LCD_PAL114_G14_0_Pos	inc/lpc18xx.h	10705;"	d
LCD_PAL114_I0_Msk	inc/lpc18xx.h	10702;"	d
LCD_PAL114_I0_Pos	inc/lpc18xx.h	10701;"	d
LCD_PAL114_I1_Msk	inc/lpc18xx.h	10710;"	d
LCD_PAL114_I1_Pos	inc/lpc18xx.h	10709;"	d
LCD_PAL114_R04_0_Msk	inc/lpc18xx.h	10696;"	d
LCD_PAL114_R04_0_Pos	inc/lpc18xx.h	10695;"	d
LCD_PAL114_R14_0_Msk	inc/lpc18xx.h	10704;"	d
LCD_PAL114_R14_0_Pos	inc/lpc18xx.h	10703;"	d
LCD_PAL115_B04_0_Msk	inc/lpc18xx.h	10718;"	d
LCD_PAL115_B04_0_Pos	inc/lpc18xx.h	10717;"	d
LCD_PAL115_B14_0_Msk	inc/lpc18xx.h	10726;"	d
LCD_PAL115_B14_0_Pos	inc/lpc18xx.h	10725;"	d
LCD_PAL115_G04_0_Msk	inc/lpc18xx.h	10716;"	d
LCD_PAL115_G04_0_Pos	inc/lpc18xx.h	10715;"	d
LCD_PAL115_G14_0_Msk	inc/lpc18xx.h	10724;"	d
LCD_PAL115_G14_0_Pos	inc/lpc18xx.h	10723;"	d
LCD_PAL115_I0_Msk	inc/lpc18xx.h	10720;"	d
LCD_PAL115_I0_Pos	inc/lpc18xx.h	10719;"	d
LCD_PAL115_I1_Msk	inc/lpc18xx.h	10728;"	d
LCD_PAL115_I1_Pos	inc/lpc18xx.h	10727;"	d
LCD_PAL115_R04_0_Msk	inc/lpc18xx.h	10714;"	d
LCD_PAL115_R04_0_Pos	inc/lpc18xx.h	10713;"	d
LCD_PAL115_R14_0_Msk	inc/lpc18xx.h	10722;"	d
LCD_PAL115_R14_0_Pos	inc/lpc18xx.h	10721;"	d
LCD_PAL116_B04_0_Msk	inc/lpc18xx.h	10736;"	d
LCD_PAL116_B04_0_Pos	inc/lpc18xx.h	10735;"	d
LCD_PAL116_B14_0_Msk	inc/lpc18xx.h	10744;"	d
LCD_PAL116_B14_0_Pos	inc/lpc18xx.h	10743;"	d
LCD_PAL116_G04_0_Msk	inc/lpc18xx.h	10734;"	d
LCD_PAL116_G04_0_Pos	inc/lpc18xx.h	10733;"	d
LCD_PAL116_G14_0_Msk	inc/lpc18xx.h	10742;"	d
LCD_PAL116_G14_0_Pos	inc/lpc18xx.h	10741;"	d
LCD_PAL116_I0_Msk	inc/lpc18xx.h	10738;"	d
LCD_PAL116_I0_Pos	inc/lpc18xx.h	10737;"	d
LCD_PAL116_I1_Msk	inc/lpc18xx.h	10746;"	d
LCD_PAL116_I1_Pos	inc/lpc18xx.h	10745;"	d
LCD_PAL116_R04_0_Msk	inc/lpc18xx.h	10732;"	d
LCD_PAL116_R04_0_Pos	inc/lpc18xx.h	10731;"	d
LCD_PAL116_R14_0_Msk	inc/lpc18xx.h	10740;"	d
LCD_PAL116_R14_0_Pos	inc/lpc18xx.h	10739;"	d
LCD_PAL117_B04_0_Msk	inc/lpc18xx.h	10754;"	d
LCD_PAL117_B04_0_Pos	inc/lpc18xx.h	10753;"	d
LCD_PAL117_B14_0_Msk	inc/lpc18xx.h	10762;"	d
LCD_PAL117_B14_0_Pos	inc/lpc18xx.h	10761;"	d
LCD_PAL117_G04_0_Msk	inc/lpc18xx.h	10752;"	d
LCD_PAL117_G04_0_Pos	inc/lpc18xx.h	10751;"	d
LCD_PAL117_G14_0_Msk	inc/lpc18xx.h	10760;"	d
LCD_PAL117_G14_0_Pos	inc/lpc18xx.h	10759;"	d
LCD_PAL117_I0_Msk	inc/lpc18xx.h	10756;"	d
LCD_PAL117_I0_Pos	inc/lpc18xx.h	10755;"	d
LCD_PAL117_I1_Msk	inc/lpc18xx.h	10764;"	d
LCD_PAL117_I1_Pos	inc/lpc18xx.h	10763;"	d
LCD_PAL117_R04_0_Msk	inc/lpc18xx.h	10750;"	d
LCD_PAL117_R04_0_Pos	inc/lpc18xx.h	10749;"	d
LCD_PAL117_R14_0_Msk	inc/lpc18xx.h	10758;"	d
LCD_PAL117_R14_0_Pos	inc/lpc18xx.h	10757;"	d
LCD_PAL118_B04_0_Msk	inc/lpc18xx.h	10772;"	d
LCD_PAL118_B04_0_Pos	inc/lpc18xx.h	10771;"	d
LCD_PAL118_B14_0_Msk	inc/lpc18xx.h	10780;"	d
LCD_PAL118_B14_0_Pos	inc/lpc18xx.h	10779;"	d
LCD_PAL118_G04_0_Msk	inc/lpc18xx.h	10770;"	d
LCD_PAL118_G04_0_Pos	inc/lpc18xx.h	10769;"	d
LCD_PAL118_G14_0_Msk	inc/lpc18xx.h	10778;"	d
LCD_PAL118_G14_0_Pos	inc/lpc18xx.h	10777;"	d
LCD_PAL118_I0_Msk	inc/lpc18xx.h	10774;"	d
LCD_PAL118_I0_Pos	inc/lpc18xx.h	10773;"	d
LCD_PAL118_I1_Msk	inc/lpc18xx.h	10782;"	d
LCD_PAL118_I1_Pos	inc/lpc18xx.h	10781;"	d
LCD_PAL118_R04_0_Msk	inc/lpc18xx.h	10768;"	d
LCD_PAL118_R04_0_Pos	inc/lpc18xx.h	10767;"	d
LCD_PAL118_R14_0_Msk	inc/lpc18xx.h	10776;"	d
LCD_PAL118_R14_0_Pos	inc/lpc18xx.h	10775;"	d
LCD_PAL119_B04_0_Msk	inc/lpc18xx.h	10790;"	d
LCD_PAL119_B04_0_Pos	inc/lpc18xx.h	10789;"	d
LCD_PAL119_B14_0_Msk	inc/lpc18xx.h	10798;"	d
LCD_PAL119_B14_0_Pos	inc/lpc18xx.h	10797;"	d
LCD_PAL119_G04_0_Msk	inc/lpc18xx.h	10788;"	d
LCD_PAL119_G04_0_Pos	inc/lpc18xx.h	10787;"	d
LCD_PAL119_G14_0_Msk	inc/lpc18xx.h	10796;"	d
LCD_PAL119_G14_0_Pos	inc/lpc18xx.h	10795;"	d
LCD_PAL119_I0_Msk	inc/lpc18xx.h	10792;"	d
LCD_PAL119_I0_Pos	inc/lpc18xx.h	10791;"	d
LCD_PAL119_I1_Msk	inc/lpc18xx.h	10800;"	d
LCD_PAL119_I1_Pos	inc/lpc18xx.h	10799;"	d
LCD_PAL119_R04_0_Msk	inc/lpc18xx.h	10786;"	d
LCD_PAL119_R04_0_Pos	inc/lpc18xx.h	10785;"	d
LCD_PAL119_R14_0_Msk	inc/lpc18xx.h	10794;"	d
LCD_PAL119_R14_0_Pos	inc/lpc18xx.h	10793;"	d
LCD_PAL11_B04_0_Msk	inc/lpc18xx.h	8846;"	d
LCD_PAL11_B04_0_Pos	inc/lpc18xx.h	8845;"	d
LCD_PAL11_B14_0_Msk	inc/lpc18xx.h	8854;"	d
LCD_PAL11_B14_0_Pos	inc/lpc18xx.h	8853;"	d
LCD_PAL11_G04_0_Msk	inc/lpc18xx.h	8844;"	d
LCD_PAL11_G04_0_Pos	inc/lpc18xx.h	8843;"	d
LCD_PAL11_G14_0_Msk	inc/lpc18xx.h	8852;"	d
LCD_PAL11_G14_0_Pos	inc/lpc18xx.h	8851;"	d
LCD_PAL11_I0_Msk	inc/lpc18xx.h	8848;"	d
LCD_PAL11_I0_Pos	inc/lpc18xx.h	8847;"	d
LCD_PAL11_I1_Msk	inc/lpc18xx.h	8856;"	d
LCD_PAL11_I1_Pos	inc/lpc18xx.h	8855;"	d
LCD_PAL11_R04_0_Msk	inc/lpc18xx.h	8842;"	d
LCD_PAL11_R04_0_Pos	inc/lpc18xx.h	8841;"	d
LCD_PAL11_R14_0_Msk	inc/lpc18xx.h	8850;"	d
LCD_PAL11_R14_0_Pos	inc/lpc18xx.h	8849;"	d
LCD_PAL120_B04_0_Msk	inc/lpc18xx.h	10808;"	d
LCD_PAL120_B04_0_Pos	inc/lpc18xx.h	10807;"	d
LCD_PAL120_B14_0_Msk	inc/lpc18xx.h	10816;"	d
LCD_PAL120_B14_0_Pos	inc/lpc18xx.h	10815;"	d
LCD_PAL120_G04_0_Msk	inc/lpc18xx.h	10806;"	d
LCD_PAL120_G04_0_Pos	inc/lpc18xx.h	10805;"	d
LCD_PAL120_G14_0_Msk	inc/lpc18xx.h	10814;"	d
LCD_PAL120_G14_0_Pos	inc/lpc18xx.h	10813;"	d
LCD_PAL120_I0_Msk	inc/lpc18xx.h	10810;"	d
LCD_PAL120_I0_Pos	inc/lpc18xx.h	10809;"	d
LCD_PAL120_I1_Msk	inc/lpc18xx.h	10818;"	d
LCD_PAL120_I1_Pos	inc/lpc18xx.h	10817;"	d
LCD_PAL120_R04_0_Msk	inc/lpc18xx.h	10804;"	d
LCD_PAL120_R04_0_Pos	inc/lpc18xx.h	10803;"	d
LCD_PAL120_R14_0_Msk	inc/lpc18xx.h	10812;"	d
LCD_PAL120_R14_0_Pos	inc/lpc18xx.h	10811;"	d
LCD_PAL121_B04_0_Msk	inc/lpc18xx.h	10826;"	d
LCD_PAL121_B04_0_Pos	inc/lpc18xx.h	10825;"	d
LCD_PAL121_B14_0_Msk	inc/lpc18xx.h	10834;"	d
LCD_PAL121_B14_0_Pos	inc/lpc18xx.h	10833;"	d
LCD_PAL121_G04_0_Msk	inc/lpc18xx.h	10824;"	d
LCD_PAL121_G04_0_Pos	inc/lpc18xx.h	10823;"	d
LCD_PAL121_G14_0_Msk	inc/lpc18xx.h	10832;"	d
LCD_PAL121_G14_0_Pos	inc/lpc18xx.h	10831;"	d
LCD_PAL121_I0_Msk	inc/lpc18xx.h	10828;"	d
LCD_PAL121_I0_Pos	inc/lpc18xx.h	10827;"	d
LCD_PAL121_I1_Msk	inc/lpc18xx.h	10836;"	d
LCD_PAL121_I1_Pos	inc/lpc18xx.h	10835;"	d
LCD_PAL121_R04_0_Msk	inc/lpc18xx.h	10822;"	d
LCD_PAL121_R04_0_Pos	inc/lpc18xx.h	10821;"	d
LCD_PAL121_R14_0_Msk	inc/lpc18xx.h	10830;"	d
LCD_PAL121_R14_0_Pos	inc/lpc18xx.h	10829;"	d
LCD_PAL122_B04_0_Msk	inc/lpc18xx.h	10844;"	d
LCD_PAL122_B04_0_Pos	inc/lpc18xx.h	10843;"	d
LCD_PAL122_B14_0_Msk	inc/lpc18xx.h	10852;"	d
LCD_PAL122_B14_0_Pos	inc/lpc18xx.h	10851;"	d
LCD_PAL122_G04_0_Msk	inc/lpc18xx.h	10842;"	d
LCD_PAL122_G04_0_Pos	inc/lpc18xx.h	10841;"	d
LCD_PAL122_G14_0_Msk	inc/lpc18xx.h	10850;"	d
LCD_PAL122_G14_0_Pos	inc/lpc18xx.h	10849;"	d
LCD_PAL122_I0_Msk	inc/lpc18xx.h	10846;"	d
LCD_PAL122_I0_Pos	inc/lpc18xx.h	10845;"	d
LCD_PAL122_I1_Msk	inc/lpc18xx.h	10854;"	d
LCD_PAL122_I1_Pos	inc/lpc18xx.h	10853;"	d
LCD_PAL122_R04_0_Msk	inc/lpc18xx.h	10840;"	d
LCD_PAL122_R04_0_Pos	inc/lpc18xx.h	10839;"	d
LCD_PAL122_R14_0_Msk	inc/lpc18xx.h	10848;"	d
LCD_PAL122_R14_0_Pos	inc/lpc18xx.h	10847;"	d
LCD_PAL123_B04_0_Msk	inc/lpc18xx.h	10862;"	d
LCD_PAL123_B04_0_Pos	inc/lpc18xx.h	10861;"	d
LCD_PAL123_B14_0_Msk	inc/lpc18xx.h	10870;"	d
LCD_PAL123_B14_0_Pos	inc/lpc18xx.h	10869;"	d
LCD_PAL123_G04_0_Msk	inc/lpc18xx.h	10860;"	d
LCD_PAL123_G04_0_Pos	inc/lpc18xx.h	10859;"	d
LCD_PAL123_G14_0_Msk	inc/lpc18xx.h	10868;"	d
LCD_PAL123_G14_0_Pos	inc/lpc18xx.h	10867;"	d
LCD_PAL123_I0_Msk	inc/lpc18xx.h	10864;"	d
LCD_PAL123_I0_Pos	inc/lpc18xx.h	10863;"	d
LCD_PAL123_I1_Msk	inc/lpc18xx.h	10872;"	d
LCD_PAL123_I1_Pos	inc/lpc18xx.h	10871;"	d
LCD_PAL123_R04_0_Msk	inc/lpc18xx.h	10858;"	d
LCD_PAL123_R04_0_Pos	inc/lpc18xx.h	10857;"	d
LCD_PAL123_R14_0_Msk	inc/lpc18xx.h	10866;"	d
LCD_PAL123_R14_0_Pos	inc/lpc18xx.h	10865;"	d
LCD_PAL124_B04_0_Msk	inc/lpc18xx.h	10880;"	d
LCD_PAL124_B04_0_Pos	inc/lpc18xx.h	10879;"	d
LCD_PAL124_B14_0_Msk	inc/lpc18xx.h	10888;"	d
LCD_PAL124_B14_0_Pos	inc/lpc18xx.h	10887;"	d
LCD_PAL124_G04_0_Msk	inc/lpc18xx.h	10878;"	d
LCD_PAL124_G04_0_Pos	inc/lpc18xx.h	10877;"	d
LCD_PAL124_G14_0_Msk	inc/lpc18xx.h	10886;"	d
LCD_PAL124_G14_0_Pos	inc/lpc18xx.h	10885;"	d
LCD_PAL124_I0_Msk	inc/lpc18xx.h	10882;"	d
LCD_PAL124_I0_Pos	inc/lpc18xx.h	10881;"	d
LCD_PAL124_I1_Msk	inc/lpc18xx.h	10890;"	d
LCD_PAL124_I1_Pos	inc/lpc18xx.h	10889;"	d
LCD_PAL124_R04_0_Msk	inc/lpc18xx.h	10876;"	d
LCD_PAL124_R04_0_Pos	inc/lpc18xx.h	10875;"	d
LCD_PAL124_R14_0_Msk	inc/lpc18xx.h	10884;"	d
LCD_PAL124_R14_0_Pos	inc/lpc18xx.h	10883;"	d
LCD_PAL125_B04_0_Msk	inc/lpc18xx.h	10898;"	d
LCD_PAL125_B04_0_Pos	inc/lpc18xx.h	10897;"	d
LCD_PAL125_B14_0_Msk	inc/lpc18xx.h	10906;"	d
LCD_PAL125_B14_0_Pos	inc/lpc18xx.h	10905;"	d
LCD_PAL125_G04_0_Msk	inc/lpc18xx.h	10896;"	d
LCD_PAL125_G04_0_Pos	inc/lpc18xx.h	10895;"	d
LCD_PAL125_G14_0_Msk	inc/lpc18xx.h	10904;"	d
LCD_PAL125_G14_0_Pos	inc/lpc18xx.h	10903;"	d
LCD_PAL125_I0_Msk	inc/lpc18xx.h	10900;"	d
LCD_PAL125_I0_Pos	inc/lpc18xx.h	10899;"	d
LCD_PAL125_I1_Msk	inc/lpc18xx.h	10908;"	d
LCD_PAL125_I1_Pos	inc/lpc18xx.h	10907;"	d
LCD_PAL125_R04_0_Msk	inc/lpc18xx.h	10894;"	d
LCD_PAL125_R04_0_Pos	inc/lpc18xx.h	10893;"	d
LCD_PAL125_R14_0_Msk	inc/lpc18xx.h	10902;"	d
LCD_PAL125_R14_0_Pos	inc/lpc18xx.h	10901;"	d
LCD_PAL126_B04_0_Msk	inc/lpc18xx.h	10916;"	d
LCD_PAL126_B04_0_Pos	inc/lpc18xx.h	10915;"	d
LCD_PAL126_B14_0_Msk	inc/lpc18xx.h	10924;"	d
LCD_PAL126_B14_0_Pos	inc/lpc18xx.h	10923;"	d
LCD_PAL126_G04_0_Msk	inc/lpc18xx.h	10914;"	d
LCD_PAL126_G04_0_Pos	inc/lpc18xx.h	10913;"	d
LCD_PAL126_G14_0_Msk	inc/lpc18xx.h	10922;"	d
LCD_PAL126_G14_0_Pos	inc/lpc18xx.h	10921;"	d
LCD_PAL126_I0_Msk	inc/lpc18xx.h	10918;"	d
LCD_PAL126_I0_Pos	inc/lpc18xx.h	10917;"	d
LCD_PAL126_I1_Msk	inc/lpc18xx.h	10926;"	d
LCD_PAL126_I1_Pos	inc/lpc18xx.h	10925;"	d
LCD_PAL126_R04_0_Msk	inc/lpc18xx.h	10912;"	d
LCD_PAL126_R04_0_Pos	inc/lpc18xx.h	10911;"	d
LCD_PAL126_R14_0_Msk	inc/lpc18xx.h	10920;"	d
LCD_PAL126_R14_0_Pos	inc/lpc18xx.h	10919;"	d
LCD_PAL127_B04_0_Msk	inc/lpc18xx.h	10934;"	d
LCD_PAL127_B04_0_Pos	inc/lpc18xx.h	10933;"	d
LCD_PAL127_B14_0_Msk	inc/lpc18xx.h	10942;"	d
LCD_PAL127_B14_0_Pos	inc/lpc18xx.h	10941;"	d
LCD_PAL127_G04_0_Msk	inc/lpc18xx.h	10932;"	d
LCD_PAL127_G04_0_Pos	inc/lpc18xx.h	10931;"	d
LCD_PAL127_G14_0_Msk	inc/lpc18xx.h	10940;"	d
LCD_PAL127_G14_0_Pos	inc/lpc18xx.h	10939;"	d
LCD_PAL127_I0_Msk	inc/lpc18xx.h	10936;"	d
LCD_PAL127_I0_Pos	inc/lpc18xx.h	10935;"	d
LCD_PAL127_I1_Msk	inc/lpc18xx.h	10944;"	d
LCD_PAL127_I1_Pos	inc/lpc18xx.h	10943;"	d
LCD_PAL127_R04_0_Msk	inc/lpc18xx.h	10930;"	d
LCD_PAL127_R04_0_Pos	inc/lpc18xx.h	10929;"	d
LCD_PAL127_R14_0_Msk	inc/lpc18xx.h	10938;"	d
LCD_PAL127_R14_0_Pos	inc/lpc18xx.h	10937;"	d
LCD_PAL128_B04_0_Msk	inc/lpc18xx.h	10952;"	d
LCD_PAL128_B04_0_Pos	inc/lpc18xx.h	10951;"	d
LCD_PAL128_B14_0_Msk	inc/lpc18xx.h	10960;"	d
LCD_PAL128_B14_0_Pos	inc/lpc18xx.h	10959;"	d
LCD_PAL128_G04_0_Msk	inc/lpc18xx.h	10950;"	d
LCD_PAL128_G04_0_Pos	inc/lpc18xx.h	10949;"	d
LCD_PAL128_G14_0_Msk	inc/lpc18xx.h	10958;"	d
LCD_PAL128_G14_0_Pos	inc/lpc18xx.h	10957;"	d
LCD_PAL128_I0_Msk	inc/lpc18xx.h	10954;"	d
LCD_PAL128_I0_Pos	inc/lpc18xx.h	10953;"	d
LCD_PAL128_I1_Msk	inc/lpc18xx.h	10962;"	d
LCD_PAL128_I1_Pos	inc/lpc18xx.h	10961;"	d
LCD_PAL128_R04_0_Msk	inc/lpc18xx.h	10948;"	d
LCD_PAL128_R04_0_Pos	inc/lpc18xx.h	10947;"	d
LCD_PAL128_R14_0_Msk	inc/lpc18xx.h	10956;"	d
LCD_PAL128_R14_0_Pos	inc/lpc18xx.h	10955;"	d
LCD_PAL129_B04_0_Msk	inc/lpc18xx.h	10970;"	d
LCD_PAL129_B04_0_Pos	inc/lpc18xx.h	10969;"	d
LCD_PAL129_B14_0_Msk	inc/lpc18xx.h	10978;"	d
LCD_PAL129_B14_0_Pos	inc/lpc18xx.h	10977;"	d
LCD_PAL129_G04_0_Msk	inc/lpc18xx.h	10968;"	d
LCD_PAL129_G04_0_Pos	inc/lpc18xx.h	10967;"	d
LCD_PAL129_G14_0_Msk	inc/lpc18xx.h	10976;"	d
LCD_PAL129_G14_0_Pos	inc/lpc18xx.h	10975;"	d
LCD_PAL129_I0_Msk	inc/lpc18xx.h	10972;"	d
LCD_PAL129_I0_Pos	inc/lpc18xx.h	10971;"	d
LCD_PAL129_I1_Msk	inc/lpc18xx.h	10980;"	d
LCD_PAL129_I1_Pos	inc/lpc18xx.h	10979;"	d
LCD_PAL129_R04_0_Msk	inc/lpc18xx.h	10966;"	d
LCD_PAL129_R04_0_Pos	inc/lpc18xx.h	10965;"	d
LCD_PAL129_R14_0_Msk	inc/lpc18xx.h	10974;"	d
LCD_PAL129_R14_0_Pos	inc/lpc18xx.h	10973;"	d
LCD_PAL12_B04_0_Msk	inc/lpc18xx.h	8864;"	d
LCD_PAL12_B04_0_Pos	inc/lpc18xx.h	8863;"	d
LCD_PAL12_B14_0_Msk	inc/lpc18xx.h	8872;"	d
LCD_PAL12_B14_0_Pos	inc/lpc18xx.h	8871;"	d
LCD_PAL12_G04_0_Msk	inc/lpc18xx.h	8862;"	d
LCD_PAL12_G04_0_Pos	inc/lpc18xx.h	8861;"	d
LCD_PAL12_G14_0_Msk	inc/lpc18xx.h	8870;"	d
LCD_PAL12_G14_0_Pos	inc/lpc18xx.h	8869;"	d
LCD_PAL12_I0_Msk	inc/lpc18xx.h	8866;"	d
LCD_PAL12_I0_Pos	inc/lpc18xx.h	8865;"	d
LCD_PAL12_I1_Msk	inc/lpc18xx.h	8874;"	d
LCD_PAL12_I1_Pos	inc/lpc18xx.h	8873;"	d
LCD_PAL12_R04_0_Msk	inc/lpc18xx.h	8860;"	d
LCD_PAL12_R04_0_Pos	inc/lpc18xx.h	8859;"	d
LCD_PAL12_R14_0_Msk	inc/lpc18xx.h	8868;"	d
LCD_PAL12_R14_0_Pos	inc/lpc18xx.h	8867;"	d
LCD_PAL130_B04_0_Msk	inc/lpc18xx.h	10988;"	d
LCD_PAL130_B04_0_Pos	inc/lpc18xx.h	10987;"	d
LCD_PAL130_B14_0_Msk	inc/lpc18xx.h	10996;"	d
LCD_PAL130_B14_0_Pos	inc/lpc18xx.h	10995;"	d
LCD_PAL130_G04_0_Msk	inc/lpc18xx.h	10986;"	d
LCD_PAL130_G04_0_Pos	inc/lpc18xx.h	10985;"	d
LCD_PAL130_G14_0_Msk	inc/lpc18xx.h	10994;"	d
LCD_PAL130_G14_0_Pos	inc/lpc18xx.h	10993;"	d
LCD_PAL130_I0_Msk	inc/lpc18xx.h	10990;"	d
LCD_PAL130_I0_Pos	inc/lpc18xx.h	10989;"	d
LCD_PAL130_I1_Msk	inc/lpc18xx.h	10998;"	d
LCD_PAL130_I1_Pos	inc/lpc18xx.h	10997;"	d
LCD_PAL130_R04_0_Msk	inc/lpc18xx.h	10984;"	d
LCD_PAL130_R04_0_Pos	inc/lpc18xx.h	10983;"	d
LCD_PAL130_R14_0_Msk	inc/lpc18xx.h	10992;"	d
LCD_PAL130_R14_0_Pos	inc/lpc18xx.h	10991;"	d
LCD_PAL131_B04_0_Msk	inc/lpc18xx.h	11006;"	d
LCD_PAL131_B04_0_Pos	inc/lpc18xx.h	11005;"	d
LCD_PAL131_B14_0_Msk	inc/lpc18xx.h	11014;"	d
LCD_PAL131_B14_0_Pos	inc/lpc18xx.h	11013;"	d
LCD_PAL131_G04_0_Msk	inc/lpc18xx.h	11004;"	d
LCD_PAL131_G04_0_Pos	inc/lpc18xx.h	11003;"	d
LCD_PAL131_G14_0_Msk	inc/lpc18xx.h	11012;"	d
LCD_PAL131_G14_0_Pos	inc/lpc18xx.h	11011;"	d
LCD_PAL131_I0_Msk	inc/lpc18xx.h	11008;"	d
LCD_PAL131_I0_Pos	inc/lpc18xx.h	11007;"	d
LCD_PAL131_I1_Msk	inc/lpc18xx.h	11016;"	d
LCD_PAL131_I1_Pos	inc/lpc18xx.h	11015;"	d
LCD_PAL131_R04_0_Msk	inc/lpc18xx.h	11002;"	d
LCD_PAL131_R04_0_Pos	inc/lpc18xx.h	11001;"	d
LCD_PAL131_R14_0_Msk	inc/lpc18xx.h	11010;"	d
LCD_PAL131_R14_0_Pos	inc/lpc18xx.h	11009;"	d
LCD_PAL132_B04_0_Msk	inc/lpc18xx.h	11024;"	d
LCD_PAL132_B04_0_Pos	inc/lpc18xx.h	11023;"	d
LCD_PAL132_B14_0_Msk	inc/lpc18xx.h	11032;"	d
LCD_PAL132_B14_0_Pos	inc/lpc18xx.h	11031;"	d
LCD_PAL132_G04_0_Msk	inc/lpc18xx.h	11022;"	d
LCD_PAL132_G04_0_Pos	inc/lpc18xx.h	11021;"	d
LCD_PAL132_G14_0_Msk	inc/lpc18xx.h	11030;"	d
LCD_PAL132_G14_0_Pos	inc/lpc18xx.h	11029;"	d
LCD_PAL132_I0_Msk	inc/lpc18xx.h	11026;"	d
LCD_PAL132_I0_Pos	inc/lpc18xx.h	11025;"	d
LCD_PAL132_I1_Msk	inc/lpc18xx.h	11034;"	d
LCD_PAL132_I1_Pos	inc/lpc18xx.h	11033;"	d
LCD_PAL132_R04_0_Msk	inc/lpc18xx.h	11020;"	d
LCD_PAL132_R04_0_Pos	inc/lpc18xx.h	11019;"	d
LCD_PAL132_R14_0_Msk	inc/lpc18xx.h	11028;"	d
LCD_PAL132_R14_0_Pos	inc/lpc18xx.h	11027;"	d
LCD_PAL133_B04_0_Msk	inc/lpc18xx.h	11042;"	d
LCD_PAL133_B04_0_Pos	inc/lpc18xx.h	11041;"	d
LCD_PAL133_B14_0_Msk	inc/lpc18xx.h	11050;"	d
LCD_PAL133_B14_0_Pos	inc/lpc18xx.h	11049;"	d
LCD_PAL133_G04_0_Msk	inc/lpc18xx.h	11040;"	d
LCD_PAL133_G04_0_Pos	inc/lpc18xx.h	11039;"	d
LCD_PAL133_G14_0_Msk	inc/lpc18xx.h	11048;"	d
LCD_PAL133_G14_0_Pos	inc/lpc18xx.h	11047;"	d
LCD_PAL133_I0_Msk	inc/lpc18xx.h	11044;"	d
LCD_PAL133_I0_Pos	inc/lpc18xx.h	11043;"	d
LCD_PAL133_I1_Msk	inc/lpc18xx.h	11052;"	d
LCD_PAL133_I1_Pos	inc/lpc18xx.h	11051;"	d
LCD_PAL133_R04_0_Msk	inc/lpc18xx.h	11038;"	d
LCD_PAL133_R04_0_Pos	inc/lpc18xx.h	11037;"	d
LCD_PAL133_R14_0_Msk	inc/lpc18xx.h	11046;"	d
LCD_PAL133_R14_0_Pos	inc/lpc18xx.h	11045;"	d
LCD_PAL134_B04_0_Msk	inc/lpc18xx.h	11060;"	d
LCD_PAL134_B04_0_Pos	inc/lpc18xx.h	11059;"	d
LCD_PAL134_B14_0_Msk	inc/lpc18xx.h	11068;"	d
LCD_PAL134_B14_0_Pos	inc/lpc18xx.h	11067;"	d
LCD_PAL134_G04_0_Msk	inc/lpc18xx.h	11058;"	d
LCD_PAL134_G04_0_Pos	inc/lpc18xx.h	11057;"	d
LCD_PAL134_G14_0_Msk	inc/lpc18xx.h	11066;"	d
LCD_PAL134_G14_0_Pos	inc/lpc18xx.h	11065;"	d
LCD_PAL134_I0_Msk	inc/lpc18xx.h	11062;"	d
LCD_PAL134_I0_Pos	inc/lpc18xx.h	11061;"	d
LCD_PAL134_I1_Msk	inc/lpc18xx.h	11070;"	d
LCD_PAL134_I1_Pos	inc/lpc18xx.h	11069;"	d
LCD_PAL134_R04_0_Msk	inc/lpc18xx.h	11056;"	d
LCD_PAL134_R04_0_Pos	inc/lpc18xx.h	11055;"	d
LCD_PAL134_R14_0_Msk	inc/lpc18xx.h	11064;"	d
LCD_PAL134_R14_0_Pos	inc/lpc18xx.h	11063;"	d
LCD_PAL135_B04_0_Msk	inc/lpc18xx.h	11078;"	d
LCD_PAL135_B04_0_Pos	inc/lpc18xx.h	11077;"	d
LCD_PAL135_B14_0_Msk	inc/lpc18xx.h	11086;"	d
LCD_PAL135_B14_0_Pos	inc/lpc18xx.h	11085;"	d
LCD_PAL135_G04_0_Msk	inc/lpc18xx.h	11076;"	d
LCD_PAL135_G04_0_Pos	inc/lpc18xx.h	11075;"	d
LCD_PAL135_G14_0_Msk	inc/lpc18xx.h	11084;"	d
LCD_PAL135_G14_0_Pos	inc/lpc18xx.h	11083;"	d
LCD_PAL135_I0_Msk	inc/lpc18xx.h	11080;"	d
LCD_PAL135_I0_Pos	inc/lpc18xx.h	11079;"	d
LCD_PAL135_I1_Msk	inc/lpc18xx.h	11088;"	d
LCD_PAL135_I1_Pos	inc/lpc18xx.h	11087;"	d
LCD_PAL135_R04_0_Msk	inc/lpc18xx.h	11074;"	d
LCD_PAL135_R04_0_Pos	inc/lpc18xx.h	11073;"	d
LCD_PAL135_R14_0_Msk	inc/lpc18xx.h	11082;"	d
LCD_PAL135_R14_0_Pos	inc/lpc18xx.h	11081;"	d
LCD_PAL136_B04_0_Msk	inc/lpc18xx.h	11096;"	d
LCD_PAL136_B04_0_Pos	inc/lpc18xx.h	11095;"	d
LCD_PAL136_B14_0_Msk	inc/lpc18xx.h	11104;"	d
LCD_PAL136_B14_0_Pos	inc/lpc18xx.h	11103;"	d
LCD_PAL136_G04_0_Msk	inc/lpc18xx.h	11094;"	d
LCD_PAL136_G04_0_Pos	inc/lpc18xx.h	11093;"	d
LCD_PAL136_G14_0_Msk	inc/lpc18xx.h	11102;"	d
LCD_PAL136_G14_0_Pos	inc/lpc18xx.h	11101;"	d
LCD_PAL136_I0_Msk	inc/lpc18xx.h	11098;"	d
LCD_PAL136_I0_Pos	inc/lpc18xx.h	11097;"	d
LCD_PAL136_I1_Msk	inc/lpc18xx.h	11106;"	d
LCD_PAL136_I1_Pos	inc/lpc18xx.h	11105;"	d
LCD_PAL136_R04_0_Msk	inc/lpc18xx.h	11092;"	d
LCD_PAL136_R04_0_Pos	inc/lpc18xx.h	11091;"	d
LCD_PAL136_R14_0_Msk	inc/lpc18xx.h	11100;"	d
LCD_PAL136_R14_0_Pos	inc/lpc18xx.h	11099;"	d
LCD_PAL137_B04_0_Msk	inc/lpc18xx.h	11114;"	d
LCD_PAL137_B04_0_Pos	inc/lpc18xx.h	11113;"	d
LCD_PAL137_B14_0_Msk	inc/lpc18xx.h	11122;"	d
LCD_PAL137_B14_0_Pos	inc/lpc18xx.h	11121;"	d
LCD_PAL137_G04_0_Msk	inc/lpc18xx.h	11112;"	d
LCD_PAL137_G04_0_Pos	inc/lpc18xx.h	11111;"	d
LCD_PAL137_G14_0_Msk	inc/lpc18xx.h	11120;"	d
LCD_PAL137_G14_0_Pos	inc/lpc18xx.h	11119;"	d
LCD_PAL137_I0_Msk	inc/lpc18xx.h	11116;"	d
LCD_PAL137_I0_Pos	inc/lpc18xx.h	11115;"	d
LCD_PAL137_I1_Msk	inc/lpc18xx.h	11124;"	d
LCD_PAL137_I1_Pos	inc/lpc18xx.h	11123;"	d
LCD_PAL137_R04_0_Msk	inc/lpc18xx.h	11110;"	d
LCD_PAL137_R04_0_Pos	inc/lpc18xx.h	11109;"	d
LCD_PAL137_R14_0_Msk	inc/lpc18xx.h	11118;"	d
LCD_PAL137_R14_0_Pos	inc/lpc18xx.h	11117;"	d
LCD_PAL138_B04_0_Msk	inc/lpc18xx.h	11132;"	d
LCD_PAL138_B04_0_Pos	inc/lpc18xx.h	11131;"	d
LCD_PAL138_B14_0_Msk	inc/lpc18xx.h	11140;"	d
LCD_PAL138_B14_0_Pos	inc/lpc18xx.h	11139;"	d
LCD_PAL138_G04_0_Msk	inc/lpc18xx.h	11130;"	d
LCD_PAL138_G04_0_Pos	inc/lpc18xx.h	11129;"	d
LCD_PAL138_G14_0_Msk	inc/lpc18xx.h	11138;"	d
LCD_PAL138_G14_0_Pos	inc/lpc18xx.h	11137;"	d
LCD_PAL138_I0_Msk	inc/lpc18xx.h	11134;"	d
LCD_PAL138_I0_Pos	inc/lpc18xx.h	11133;"	d
LCD_PAL138_I1_Msk	inc/lpc18xx.h	11142;"	d
LCD_PAL138_I1_Pos	inc/lpc18xx.h	11141;"	d
LCD_PAL138_R04_0_Msk	inc/lpc18xx.h	11128;"	d
LCD_PAL138_R04_0_Pos	inc/lpc18xx.h	11127;"	d
LCD_PAL138_R14_0_Msk	inc/lpc18xx.h	11136;"	d
LCD_PAL138_R14_0_Pos	inc/lpc18xx.h	11135;"	d
LCD_PAL139_B04_0_Msk	inc/lpc18xx.h	11150;"	d
LCD_PAL139_B04_0_Pos	inc/lpc18xx.h	11149;"	d
LCD_PAL139_B14_0_Msk	inc/lpc18xx.h	11158;"	d
LCD_PAL139_B14_0_Pos	inc/lpc18xx.h	11157;"	d
LCD_PAL139_G04_0_Msk	inc/lpc18xx.h	11148;"	d
LCD_PAL139_G04_0_Pos	inc/lpc18xx.h	11147;"	d
LCD_PAL139_G14_0_Msk	inc/lpc18xx.h	11156;"	d
LCD_PAL139_G14_0_Pos	inc/lpc18xx.h	11155;"	d
LCD_PAL139_I0_Msk	inc/lpc18xx.h	11152;"	d
LCD_PAL139_I0_Pos	inc/lpc18xx.h	11151;"	d
LCD_PAL139_I1_Msk	inc/lpc18xx.h	11160;"	d
LCD_PAL139_I1_Pos	inc/lpc18xx.h	11159;"	d
LCD_PAL139_R04_0_Msk	inc/lpc18xx.h	11146;"	d
LCD_PAL139_R04_0_Pos	inc/lpc18xx.h	11145;"	d
LCD_PAL139_R14_0_Msk	inc/lpc18xx.h	11154;"	d
LCD_PAL139_R14_0_Pos	inc/lpc18xx.h	11153;"	d
LCD_PAL13_B04_0_Msk	inc/lpc18xx.h	8882;"	d
LCD_PAL13_B04_0_Pos	inc/lpc18xx.h	8881;"	d
LCD_PAL13_B14_0_Msk	inc/lpc18xx.h	8890;"	d
LCD_PAL13_B14_0_Pos	inc/lpc18xx.h	8889;"	d
LCD_PAL13_G04_0_Msk	inc/lpc18xx.h	8880;"	d
LCD_PAL13_G04_0_Pos	inc/lpc18xx.h	8879;"	d
LCD_PAL13_G14_0_Msk	inc/lpc18xx.h	8888;"	d
LCD_PAL13_G14_0_Pos	inc/lpc18xx.h	8887;"	d
LCD_PAL13_I0_Msk	inc/lpc18xx.h	8884;"	d
LCD_PAL13_I0_Pos	inc/lpc18xx.h	8883;"	d
LCD_PAL13_I1_Msk	inc/lpc18xx.h	8892;"	d
LCD_PAL13_I1_Pos	inc/lpc18xx.h	8891;"	d
LCD_PAL13_R04_0_Msk	inc/lpc18xx.h	8878;"	d
LCD_PAL13_R04_0_Pos	inc/lpc18xx.h	8877;"	d
LCD_PAL13_R14_0_Msk	inc/lpc18xx.h	8886;"	d
LCD_PAL13_R14_0_Pos	inc/lpc18xx.h	8885;"	d
LCD_PAL140_B04_0_Msk	inc/lpc18xx.h	11168;"	d
LCD_PAL140_B04_0_Pos	inc/lpc18xx.h	11167;"	d
LCD_PAL140_B14_0_Msk	inc/lpc18xx.h	11176;"	d
LCD_PAL140_B14_0_Pos	inc/lpc18xx.h	11175;"	d
LCD_PAL140_G04_0_Msk	inc/lpc18xx.h	11166;"	d
LCD_PAL140_G04_0_Pos	inc/lpc18xx.h	11165;"	d
LCD_PAL140_G14_0_Msk	inc/lpc18xx.h	11174;"	d
LCD_PAL140_G14_0_Pos	inc/lpc18xx.h	11173;"	d
LCD_PAL140_I0_Msk	inc/lpc18xx.h	11170;"	d
LCD_PAL140_I0_Pos	inc/lpc18xx.h	11169;"	d
LCD_PAL140_I1_Msk	inc/lpc18xx.h	11178;"	d
LCD_PAL140_I1_Pos	inc/lpc18xx.h	11177;"	d
LCD_PAL140_R04_0_Msk	inc/lpc18xx.h	11164;"	d
LCD_PAL140_R04_0_Pos	inc/lpc18xx.h	11163;"	d
LCD_PAL140_R14_0_Msk	inc/lpc18xx.h	11172;"	d
LCD_PAL140_R14_0_Pos	inc/lpc18xx.h	11171;"	d
LCD_PAL141_B04_0_Msk	inc/lpc18xx.h	11186;"	d
LCD_PAL141_B04_0_Pos	inc/lpc18xx.h	11185;"	d
LCD_PAL141_B14_0_Msk	inc/lpc18xx.h	11194;"	d
LCD_PAL141_B14_0_Pos	inc/lpc18xx.h	11193;"	d
LCD_PAL141_G04_0_Msk	inc/lpc18xx.h	11184;"	d
LCD_PAL141_G04_0_Pos	inc/lpc18xx.h	11183;"	d
LCD_PAL141_G14_0_Msk	inc/lpc18xx.h	11192;"	d
LCD_PAL141_G14_0_Pos	inc/lpc18xx.h	11191;"	d
LCD_PAL141_I0_Msk	inc/lpc18xx.h	11188;"	d
LCD_PAL141_I0_Pos	inc/lpc18xx.h	11187;"	d
LCD_PAL141_I1_Msk	inc/lpc18xx.h	11196;"	d
LCD_PAL141_I1_Pos	inc/lpc18xx.h	11195;"	d
LCD_PAL141_R04_0_Msk	inc/lpc18xx.h	11182;"	d
LCD_PAL141_R04_0_Pos	inc/lpc18xx.h	11181;"	d
LCD_PAL141_R14_0_Msk	inc/lpc18xx.h	11190;"	d
LCD_PAL141_R14_0_Pos	inc/lpc18xx.h	11189;"	d
LCD_PAL142_B04_0_Msk	inc/lpc18xx.h	11204;"	d
LCD_PAL142_B04_0_Pos	inc/lpc18xx.h	11203;"	d
LCD_PAL142_B14_0_Msk	inc/lpc18xx.h	11212;"	d
LCD_PAL142_B14_0_Pos	inc/lpc18xx.h	11211;"	d
LCD_PAL142_G04_0_Msk	inc/lpc18xx.h	11202;"	d
LCD_PAL142_G04_0_Pos	inc/lpc18xx.h	11201;"	d
LCD_PAL142_G14_0_Msk	inc/lpc18xx.h	11210;"	d
LCD_PAL142_G14_0_Pos	inc/lpc18xx.h	11209;"	d
LCD_PAL142_I0_Msk	inc/lpc18xx.h	11206;"	d
LCD_PAL142_I0_Pos	inc/lpc18xx.h	11205;"	d
LCD_PAL142_I1_Msk	inc/lpc18xx.h	11214;"	d
LCD_PAL142_I1_Pos	inc/lpc18xx.h	11213;"	d
LCD_PAL142_R04_0_Msk	inc/lpc18xx.h	11200;"	d
LCD_PAL142_R04_0_Pos	inc/lpc18xx.h	11199;"	d
LCD_PAL142_R14_0_Msk	inc/lpc18xx.h	11208;"	d
LCD_PAL142_R14_0_Pos	inc/lpc18xx.h	11207;"	d
LCD_PAL143_B04_0_Msk	inc/lpc18xx.h	11222;"	d
LCD_PAL143_B04_0_Pos	inc/lpc18xx.h	11221;"	d
LCD_PAL143_B14_0_Msk	inc/lpc18xx.h	11230;"	d
LCD_PAL143_B14_0_Pos	inc/lpc18xx.h	11229;"	d
LCD_PAL143_G04_0_Msk	inc/lpc18xx.h	11220;"	d
LCD_PAL143_G04_0_Pos	inc/lpc18xx.h	11219;"	d
LCD_PAL143_G14_0_Msk	inc/lpc18xx.h	11228;"	d
LCD_PAL143_G14_0_Pos	inc/lpc18xx.h	11227;"	d
LCD_PAL143_I0_Msk	inc/lpc18xx.h	11224;"	d
LCD_PAL143_I0_Pos	inc/lpc18xx.h	11223;"	d
LCD_PAL143_I1_Msk	inc/lpc18xx.h	11232;"	d
LCD_PAL143_I1_Pos	inc/lpc18xx.h	11231;"	d
LCD_PAL143_R04_0_Msk	inc/lpc18xx.h	11218;"	d
LCD_PAL143_R04_0_Pos	inc/lpc18xx.h	11217;"	d
LCD_PAL143_R14_0_Msk	inc/lpc18xx.h	11226;"	d
LCD_PAL143_R14_0_Pos	inc/lpc18xx.h	11225;"	d
LCD_PAL144_B04_0_Msk	inc/lpc18xx.h	11240;"	d
LCD_PAL144_B04_0_Pos	inc/lpc18xx.h	11239;"	d
LCD_PAL144_B14_0_Msk	inc/lpc18xx.h	11248;"	d
LCD_PAL144_B14_0_Pos	inc/lpc18xx.h	11247;"	d
LCD_PAL144_G04_0_Msk	inc/lpc18xx.h	11238;"	d
LCD_PAL144_G04_0_Pos	inc/lpc18xx.h	11237;"	d
LCD_PAL144_G14_0_Msk	inc/lpc18xx.h	11246;"	d
LCD_PAL144_G14_0_Pos	inc/lpc18xx.h	11245;"	d
LCD_PAL144_I0_Msk	inc/lpc18xx.h	11242;"	d
LCD_PAL144_I0_Pos	inc/lpc18xx.h	11241;"	d
LCD_PAL144_I1_Msk	inc/lpc18xx.h	11250;"	d
LCD_PAL144_I1_Pos	inc/lpc18xx.h	11249;"	d
LCD_PAL144_R04_0_Msk	inc/lpc18xx.h	11236;"	d
LCD_PAL144_R04_0_Pos	inc/lpc18xx.h	11235;"	d
LCD_PAL144_R14_0_Msk	inc/lpc18xx.h	11244;"	d
LCD_PAL144_R14_0_Pos	inc/lpc18xx.h	11243;"	d
LCD_PAL145_B04_0_Msk	inc/lpc18xx.h	11258;"	d
LCD_PAL145_B04_0_Pos	inc/lpc18xx.h	11257;"	d
LCD_PAL145_B14_0_Msk	inc/lpc18xx.h	11266;"	d
LCD_PAL145_B14_0_Pos	inc/lpc18xx.h	11265;"	d
LCD_PAL145_G04_0_Msk	inc/lpc18xx.h	11256;"	d
LCD_PAL145_G04_0_Pos	inc/lpc18xx.h	11255;"	d
LCD_PAL145_G14_0_Msk	inc/lpc18xx.h	11264;"	d
LCD_PAL145_G14_0_Pos	inc/lpc18xx.h	11263;"	d
LCD_PAL145_I0_Msk	inc/lpc18xx.h	11260;"	d
LCD_PAL145_I0_Pos	inc/lpc18xx.h	11259;"	d
LCD_PAL145_I1_Msk	inc/lpc18xx.h	11268;"	d
LCD_PAL145_I1_Pos	inc/lpc18xx.h	11267;"	d
LCD_PAL145_R04_0_Msk	inc/lpc18xx.h	11254;"	d
LCD_PAL145_R04_0_Pos	inc/lpc18xx.h	11253;"	d
LCD_PAL145_R14_0_Msk	inc/lpc18xx.h	11262;"	d
LCD_PAL145_R14_0_Pos	inc/lpc18xx.h	11261;"	d
LCD_PAL146_B04_0_Msk	inc/lpc18xx.h	11276;"	d
LCD_PAL146_B04_0_Pos	inc/lpc18xx.h	11275;"	d
LCD_PAL146_B14_0_Msk	inc/lpc18xx.h	11284;"	d
LCD_PAL146_B14_0_Pos	inc/lpc18xx.h	11283;"	d
LCD_PAL146_G04_0_Msk	inc/lpc18xx.h	11274;"	d
LCD_PAL146_G04_0_Pos	inc/lpc18xx.h	11273;"	d
LCD_PAL146_G14_0_Msk	inc/lpc18xx.h	11282;"	d
LCD_PAL146_G14_0_Pos	inc/lpc18xx.h	11281;"	d
LCD_PAL146_I0_Msk	inc/lpc18xx.h	11278;"	d
LCD_PAL146_I0_Pos	inc/lpc18xx.h	11277;"	d
LCD_PAL146_I1_Msk	inc/lpc18xx.h	11286;"	d
LCD_PAL146_I1_Pos	inc/lpc18xx.h	11285;"	d
LCD_PAL146_R04_0_Msk	inc/lpc18xx.h	11272;"	d
LCD_PAL146_R04_0_Pos	inc/lpc18xx.h	11271;"	d
LCD_PAL146_R14_0_Msk	inc/lpc18xx.h	11280;"	d
LCD_PAL146_R14_0_Pos	inc/lpc18xx.h	11279;"	d
LCD_PAL147_B04_0_Msk	inc/lpc18xx.h	11294;"	d
LCD_PAL147_B04_0_Pos	inc/lpc18xx.h	11293;"	d
LCD_PAL147_B14_0_Msk	inc/lpc18xx.h	11302;"	d
LCD_PAL147_B14_0_Pos	inc/lpc18xx.h	11301;"	d
LCD_PAL147_G04_0_Msk	inc/lpc18xx.h	11292;"	d
LCD_PAL147_G04_0_Pos	inc/lpc18xx.h	11291;"	d
LCD_PAL147_G14_0_Msk	inc/lpc18xx.h	11300;"	d
LCD_PAL147_G14_0_Pos	inc/lpc18xx.h	11299;"	d
LCD_PAL147_I0_Msk	inc/lpc18xx.h	11296;"	d
LCD_PAL147_I0_Pos	inc/lpc18xx.h	11295;"	d
LCD_PAL147_I1_Msk	inc/lpc18xx.h	11304;"	d
LCD_PAL147_I1_Pos	inc/lpc18xx.h	11303;"	d
LCD_PAL147_R04_0_Msk	inc/lpc18xx.h	11290;"	d
LCD_PAL147_R04_0_Pos	inc/lpc18xx.h	11289;"	d
LCD_PAL147_R14_0_Msk	inc/lpc18xx.h	11298;"	d
LCD_PAL147_R14_0_Pos	inc/lpc18xx.h	11297;"	d
LCD_PAL148_B04_0_Msk	inc/lpc18xx.h	11312;"	d
LCD_PAL148_B04_0_Pos	inc/lpc18xx.h	11311;"	d
LCD_PAL148_B14_0_Msk	inc/lpc18xx.h	11320;"	d
LCD_PAL148_B14_0_Pos	inc/lpc18xx.h	11319;"	d
LCD_PAL148_G04_0_Msk	inc/lpc18xx.h	11310;"	d
LCD_PAL148_G04_0_Pos	inc/lpc18xx.h	11309;"	d
LCD_PAL148_G14_0_Msk	inc/lpc18xx.h	11318;"	d
LCD_PAL148_G14_0_Pos	inc/lpc18xx.h	11317;"	d
LCD_PAL148_I0_Msk	inc/lpc18xx.h	11314;"	d
LCD_PAL148_I0_Pos	inc/lpc18xx.h	11313;"	d
LCD_PAL148_I1_Msk	inc/lpc18xx.h	11322;"	d
LCD_PAL148_I1_Pos	inc/lpc18xx.h	11321;"	d
LCD_PAL148_R04_0_Msk	inc/lpc18xx.h	11308;"	d
LCD_PAL148_R04_0_Pos	inc/lpc18xx.h	11307;"	d
LCD_PAL148_R14_0_Msk	inc/lpc18xx.h	11316;"	d
LCD_PAL148_R14_0_Pos	inc/lpc18xx.h	11315;"	d
LCD_PAL149_B04_0_Msk	inc/lpc18xx.h	11330;"	d
LCD_PAL149_B04_0_Pos	inc/lpc18xx.h	11329;"	d
LCD_PAL149_B14_0_Msk	inc/lpc18xx.h	11338;"	d
LCD_PAL149_B14_0_Pos	inc/lpc18xx.h	11337;"	d
LCD_PAL149_G04_0_Msk	inc/lpc18xx.h	11328;"	d
LCD_PAL149_G04_0_Pos	inc/lpc18xx.h	11327;"	d
LCD_PAL149_G14_0_Msk	inc/lpc18xx.h	11336;"	d
LCD_PAL149_G14_0_Pos	inc/lpc18xx.h	11335;"	d
LCD_PAL149_I0_Msk	inc/lpc18xx.h	11332;"	d
LCD_PAL149_I0_Pos	inc/lpc18xx.h	11331;"	d
LCD_PAL149_I1_Msk	inc/lpc18xx.h	11340;"	d
LCD_PAL149_I1_Pos	inc/lpc18xx.h	11339;"	d
LCD_PAL149_R04_0_Msk	inc/lpc18xx.h	11326;"	d
LCD_PAL149_R04_0_Pos	inc/lpc18xx.h	11325;"	d
LCD_PAL149_R14_0_Msk	inc/lpc18xx.h	11334;"	d
LCD_PAL149_R14_0_Pos	inc/lpc18xx.h	11333;"	d
LCD_PAL14_B04_0_Msk	inc/lpc18xx.h	8900;"	d
LCD_PAL14_B04_0_Pos	inc/lpc18xx.h	8899;"	d
LCD_PAL14_B14_0_Msk	inc/lpc18xx.h	8908;"	d
LCD_PAL14_B14_0_Pos	inc/lpc18xx.h	8907;"	d
LCD_PAL14_G04_0_Msk	inc/lpc18xx.h	8898;"	d
LCD_PAL14_G04_0_Pos	inc/lpc18xx.h	8897;"	d
LCD_PAL14_G14_0_Msk	inc/lpc18xx.h	8906;"	d
LCD_PAL14_G14_0_Pos	inc/lpc18xx.h	8905;"	d
LCD_PAL14_I0_Msk	inc/lpc18xx.h	8902;"	d
LCD_PAL14_I0_Pos	inc/lpc18xx.h	8901;"	d
LCD_PAL14_I1_Msk	inc/lpc18xx.h	8910;"	d
LCD_PAL14_I1_Pos	inc/lpc18xx.h	8909;"	d
LCD_PAL14_R04_0_Msk	inc/lpc18xx.h	8896;"	d
LCD_PAL14_R04_0_Pos	inc/lpc18xx.h	8895;"	d
LCD_PAL14_R14_0_Msk	inc/lpc18xx.h	8904;"	d
LCD_PAL14_R14_0_Pos	inc/lpc18xx.h	8903;"	d
LCD_PAL150_B04_0_Msk	inc/lpc18xx.h	11348;"	d
LCD_PAL150_B04_0_Pos	inc/lpc18xx.h	11347;"	d
LCD_PAL150_B14_0_Msk	inc/lpc18xx.h	11356;"	d
LCD_PAL150_B14_0_Pos	inc/lpc18xx.h	11355;"	d
LCD_PAL150_G04_0_Msk	inc/lpc18xx.h	11346;"	d
LCD_PAL150_G04_0_Pos	inc/lpc18xx.h	11345;"	d
LCD_PAL150_G14_0_Msk	inc/lpc18xx.h	11354;"	d
LCD_PAL150_G14_0_Pos	inc/lpc18xx.h	11353;"	d
LCD_PAL150_I0_Msk	inc/lpc18xx.h	11350;"	d
LCD_PAL150_I0_Pos	inc/lpc18xx.h	11349;"	d
LCD_PAL150_I1_Msk	inc/lpc18xx.h	11358;"	d
LCD_PAL150_I1_Pos	inc/lpc18xx.h	11357;"	d
LCD_PAL150_R04_0_Msk	inc/lpc18xx.h	11344;"	d
LCD_PAL150_R04_0_Pos	inc/lpc18xx.h	11343;"	d
LCD_PAL150_R14_0_Msk	inc/lpc18xx.h	11352;"	d
LCD_PAL150_R14_0_Pos	inc/lpc18xx.h	11351;"	d
LCD_PAL151_B04_0_Msk	inc/lpc18xx.h	11366;"	d
LCD_PAL151_B04_0_Pos	inc/lpc18xx.h	11365;"	d
LCD_PAL151_B14_0_Msk	inc/lpc18xx.h	11374;"	d
LCD_PAL151_B14_0_Pos	inc/lpc18xx.h	11373;"	d
LCD_PAL151_G04_0_Msk	inc/lpc18xx.h	11364;"	d
LCD_PAL151_G04_0_Pos	inc/lpc18xx.h	11363;"	d
LCD_PAL151_G14_0_Msk	inc/lpc18xx.h	11372;"	d
LCD_PAL151_G14_0_Pos	inc/lpc18xx.h	11371;"	d
LCD_PAL151_I0_Msk	inc/lpc18xx.h	11368;"	d
LCD_PAL151_I0_Pos	inc/lpc18xx.h	11367;"	d
LCD_PAL151_I1_Msk	inc/lpc18xx.h	11376;"	d
LCD_PAL151_I1_Pos	inc/lpc18xx.h	11375;"	d
LCD_PAL151_R04_0_Msk	inc/lpc18xx.h	11362;"	d
LCD_PAL151_R04_0_Pos	inc/lpc18xx.h	11361;"	d
LCD_PAL151_R14_0_Msk	inc/lpc18xx.h	11370;"	d
LCD_PAL151_R14_0_Pos	inc/lpc18xx.h	11369;"	d
LCD_PAL152_B04_0_Msk	inc/lpc18xx.h	11384;"	d
LCD_PAL152_B04_0_Pos	inc/lpc18xx.h	11383;"	d
LCD_PAL152_B14_0_Msk	inc/lpc18xx.h	11392;"	d
LCD_PAL152_B14_0_Pos	inc/lpc18xx.h	11391;"	d
LCD_PAL152_G04_0_Msk	inc/lpc18xx.h	11382;"	d
LCD_PAL152_G04_0_Pos	inc/lpc18xx.h	11381;"	d
LCD_PAL152_G14_0_Msk	inc/lpc18xx.h	11390;"	d
LCD_PAL152_G14_0_Pos	inc/lpc18xx.h	11389;"	d
LCD_PAL152_I0_Msk	inc/lpc18xx.h	11386;"	d
LCD_PAL152_I0_Pos	inc/lpc18xx.h	11385;"	d
LCD_PAL152_I1_Msk	inc/lpc18xx.h	11394;"	d
LCD_PAL152_I1_Pos	inc/lpc18xx.h	11393;"	d
LCD_PAL152_R04_0_Msk	inc/lpc18xx.h	11380;"	d
LCD_PAL152_R04_0_Pos	inc/lpc18xx.h	11379;"	d
LCD_PAL152_R14_0_Msk	inc/lpc18xx.h	11388;"	d
LCD_PAL152_R14_0_Pos	inc/lpc18xx.h	11387;"	d
LCD_PAL153_B04_0_Msk	inc/lpc18xx.h	11402;"	d
LCD_PAL153_B04_0_Pos	inc/lpc18xx.h	11401;"	d
LCD_PAL153_B14_0_Msk	inc/lpc18xx.h	11410;"	d
LCD_PAL153_B14_0_Pos	inc/lpc18xx.h	11409;"	d
LCD_PAL153_G04_0_Msk	inc/lpc18xx.h	11400;"	d
LCD_PAL153_G04_0_Pos	inc/lpc18xx.h	11399;"	d
LCD_PAL153_G14_0_Msk	inc/lpc18xx.h	11408;"	d
LCD_PAL153_G14_0_Pos	inc/lpc18xx.h	11407;"	d
LCD_PAL153_I0_Msk	inc/lpc18xx.h	11404;"	d
LCD_PAL153_I0_Pos	inc/lpc18xx.h	11403;"	d
LCD_PAL153_I1_Msk	inc/lpc18xx.h	11412;"	d
LCD_PAL153_I1_Pos	inc/lpc18xx.h	11411;"	d
LCD_PAL153_R04_0_Msk	inc/lpc18xx.h	11398;"	d
LCD_PAL153_R04_0_Pos	inc/lpc18xx.h	11397;"	d
LCD_PAL153_R14_0_Msk	inc/lpc18xx.h	11406;"	d
LCD_PAL153_R14_0_Pos	inc/lpc18xx.h	11405;"	d
LCD_PAL154_B04_0_Msk	inc/lpc18xx.h	11420;"	d
LCD_PAL154_B04_0_Pos	inc/lpc18xx.h	11419;"	d
LCD_PAL154_B14_0_Msk	inc/lpc18xx.h	11428;"	d
LCD_PAL154_B14_0_Pos	inc/lpc18xx.h	11427;"	d
LCD_PAL154_G04_0_Msk	inc/lpc18xx.h	11418;"	d
LCD_PAL154_G04_0_Pos	inc/lpc18xx.h	11417;"	d
LCD_PAL154_G14_0_Msk	inc/lpc18xx.h	11426;"	d
LCD_PAL154_G14_0_Pos	inc/lpc18xx.h	11425;"	d
LCD_PAL154_I0_Msk	inc/lpc18xx.h	11422;"	d
LCD_PAL154_I0_Pos	inc/lpc18xx.h	11421;"	d
LCD_PAL154_I1_Msk	inc/lpc18xx.h	11430;"	d
LCD_PAL154_I1_Pos	inc/lpc18xx.h	11429;"	d
LCD_PAL154_R04_0_Msk	inc/lpc18xx.h	11416;"	d
LCD_PAL154_R04_0_Pos	inc/lpc18xx.h	11415;"	d
LCD_PAL154_R14_0_Msk	inc/lpc18xx.h	11424;"	d
LCD_PAL154_R14_0_Pos	inc/lpc18xx.h	11423;"	d
LCD_PAL155_B04_0_Msk	inc/lpc18xx.h	11438;"	d
LCD_PAL155_B04_0_Pos	inc/lpc18xx.h	11437;"	d
LCD_PAL155_B14_0_Msk	inc/lpc18xx.h	11446;"	d
LCD_PAL155_B14_0_Pos	inc/lpc18xx.h	11445;"	d
LCD_PAL155_G04_0_Msk	inc/lpc18xx.h	11436;"	d
LCD_PAL155_G04_0_Pos	inc/lpc18xx.h	11435;"	d
LCD_PAL155_G14_0_Msk	inc/lpc18xx.h	11444;"	d
LCD_PAL155_G14_0_Pos	inc/lpc18xx.h	11443;"	d
LCD_PAL155_I0_Msk	inc/lpc18xx.h	11440;"	d
LCD_PAL155_I0_Pos	inc/lpc18xx.h	11439;"	d
LCD_PAL155_I1_Msk	inc/lpc18xx.h	11448;"	d
LCD_PAL155_I1_Pos	inc/lpc18xx.h	11447;"	d
LCD_PAL155_R04_0_Msk	inc/lpc18xx.h	11434;"	d
LCD_PAL155_R04_0_Pos	inc/lpc18xx.h	11433;"	d
LCD_PAL155_R14_0_Msk	inc/lpc18xx.h	11442;"	d
LCD_PAL155_R14_0_Pos	inc/lpc18xx.h	11441;"	d
LCD_PAL156_B04_0_Msk	inc/lpc18xx.h	11456;"	d
LCD_PAL156_B04_0_Pos	inc/lpc18xx.h	11455;"	d
LCD_PAL156_B14_0_Msk	inc/lpc18xx.h	11464;"	d
LCD_PAL156_B14_0_Pos	inc/lpc18xx.h	11463;"	d
LCD_PAL156_G04_0_Msk	inc/lpc18xx.h	11454;"	d
LCD_PAL156_G04_0_Pos	inc/lpc18xx.h	11453;"	d
LCD_PAL156_G14_0_Msk	inc/lpc18xx.h	11462;"	d
LCD_PAL156_G14_0_Pos	inc/lpc18xx.h	11461;"	d
LCD_PAL156_I0_Msk	inc/lpc18xx.h	11458;"	d
LCD_PAL156_I0_Pos	inc/lpc18xx.h	11457;"	d
LCD_PAL156_I1_Msk	inc/lpc18xx.h	11466;"	d
LCD_PAL156_I1_Pos	inc/lpc18xx.h	11465;"	d
LCD_PAL156_R04_0_Msk	inc/lpc18xx.h	11452;"	d
LCD_PAL156_R04_0_Pos	inc/lpc18xx.h	11451;"	d
LCD_PAL156_R14_0_Msk	inc/lpc18xx.h	11460;"	d
LCD_PAL156_R14_0_Pos	inc/lpc18xx.h	11459;"	d
LCD_PAL157_B04_0_Msk	inc/lpc18xx.h	11474;"	d
LCD_PAL157_B04_0_Pos	inc/lpc18xx.h	11473;"	d
LCD_PAL157_B14_0_Msk	inc/lpc18xx.h	11482;"	d
LCD_PAL157_B14_0_Pos	inc/lpc18xx.h	11481;"	d
LCD_PAL157_G04_0_Msk	inc/lpc18xx.h	11472;"	d
LCD_PAL157_G04_0_Pos	inc/lpc18xx.h	11471;"	d
LCD_PAL157_G14_0_Msk	inc/lpc18xx.h	11480;"	d
LCD_PAL157_G14_0_Pos	inc/lpc18xx.h	11479;"	d
LCD_PAL157_I0_Msk	inc/lpc18xx.h	11476;"	d
LCD_PAL157_I0_Pos	inc/lpc18xx.h	11475;"	d
LCD_PAL157_I1_Msk	inc/lpc18xx.h	11484;"	d
LCD_PAL157_I1_Pos	inc/lpc18xx.h	11483;"	d
LCD_PAL157_R04_0_Msk	inc/lpc18xx.h	11470;"	d
LCD_PAL157_R04_0_Pos	inc/lpc18xx.h	11469;"	d
LCD_PAL157_R14_0_Msk	inc/lpc18xx.h	11478;"	d
LCD_PAL157_R14_0_Pos	inc/lpc18xx.h	11477;"	d
LCD_PAL158_B04_0_Msk	inc/lpc18xx.h	11492;"	d
LCD_PAL158_B04_0_Pos	inc/lpc18xx.h	11491;"	d
LCD_PAL158_B14_0_Msk	inc/lpc18xx.h	11500;"	d
LCD_PAL158_B14_0_Pos	inc/lpc18xx.h	11499;"	d
LCD_PAL158_G04_0_Msk	inc/lpc18xx.h	11490;"	d
LCD_PAL158_G04_0_Pos	inc/lpc18xx.h	11489;"	d
LCD_PAL158_G14_0_Msk	inc/lpc18xx.h	11498;"	d
LCD_PAL158_G14_0_Pos	inc/lpc18xx.h	11497;"	d
LCD_PAL158_I0_Msk	inc/lpc18xx.h	11494;"	d
LCD_PAL158_I0_Pos	inc/lpc18xx.h	11493;"	d
LCD_PAL158_I1_Msk	inc/lpc18xx.h	11502;"	d
LCD_PAL158_I1_Pos	inc/lpc18xx.h	11501;"	d
LCD_PAL158_R04_0_Msk	inc/lpc18xx.h	11488;"	d
LCD_PAL158_R04_0_Pos	inc/lpc18xx.h	11487;"	d
LCD_PAL158_R14_0_Msk	inc/lpc18xx.h	11496;"	d
LCD_PAL158_R14_0_Pos	inc/lpc18xx.h	11495;"	d
LCD_PAL159_B04_0_Msk	inc/lpc18xx.h	11510;"	d
LCD_PAL159_B04_0_Pos	inc/lpc18xx.h	11509;"	d
LCD_PAL159_B14_0_Msk	inc/lpc18xx.h	11518;"	d
LCD_PAL159_B14_0_Pos	inc/lpc18xx.h	11517;"	d
LCD_PAL159_G04_0_Msk	inc/lpc18xx.h	11508;"	d
LCD_PAL159_G04_0_Pos	inc/lpc18xx.h	11507;"	d
LCD_PAL159_G14_0_Msk	inc/lpc18xx.h	11516;"	d
LCD_PAL159_G14_0_Pos	inc/lpc18xx.h	11515;"	d
LCD_PAL159_I0_Msk	inc/lpc18xx.h	11512;"	d
LCD_PAL159_I0_Pos	inc/lpc18xx.h	11511;"	d
LCD_PAL159_I1_Msk	inc/lpc18xx.h	11520;"	d
LCD_PAL159_I1_Pos	inc/lpc18xx.h	11519;"	d
LCD_PAL159_R04_0_Msk	inc/lpc18xx.h	11506;"	d
LCD_PAL159_R04_0_Pos	inc/lpc18xx.h	11505;"	d
LCD_PAL159_R14_0_Msk	inc/lpc18xx.h	11514;"	d
LCD_PAL159_R14_0_Pos	inc/lpc18xx.h	11513;"	d
LCD_PAL15_B04_0_Msk	inc/lpc18xx.h	8918;"	d
LCD_PAL15_B04_0_Pos	inc/lpc18xx.h	8917;"	d
LCD_PAL15_B14_0_Msk	inc/lpc18xx.h	8926;"	d
LCD_PAL15_B14_0_Pos	inc/lpc18xx.h	8925;"	d
LCD_PAL15_G04_0_Msk	inc/lpc18xx.h	8916;"	d
LCD_PAL15_G04_0_Pos	inc/lpc18xx.h	8915;"	d
LCD_PAL15_G14_0_Msk	inc/lpc18xx.h	8924;"	d
LCD_PAL15_G14_0_Pos	inc/lpc18xx.h	8923;"	d
LCD_PAL15_I0_Msk	inc/lpc18xx.h	8920;"	d
LCD_PAL15_I0_Pos	inc/lpc18xx.h	8919;"	d
LCD_PAL15_I1_Msk	inc/lpc18xx.h	8928;"	d
LCD_PAL15_I1_Pos	inc/lpc18xx.h	8927;"	d
LCD_PAL15_R04_0_Msk	inc/lpc18xx.h	8914;"	d
LCD_PAL15_R04_0_Pos	inc/lpc18xx.h	8913;"	d
LCD_PAL15_R14_0_Msk	inc/lpc18xx.h	8922;"	d
LCD_PAL15_R14_0_Pos	inc/lpc18xx.h	8921;"	d
LCD_PAL160_B04_0_Msk	inc/lpc18xx.h	11528;"	d
LCD_PAL160_B04_0_Pos	inc/lpc18xx.h	11527;"	d
LCD_PAL160_B14_0_Msk	inc/lpc18xx.h	11536;"	d
LCD_PAL160_B14_0_Pos	inc/lpc18xx.h	11535;"	d
LCD_PAL160_G04_0_Msk	inc/lpc18xx.h	11526;"	d
LCD_PAL160_G04_0_Pos	inc/lpc18xx.h	11525;"	d
LCD_PAL160_G14_0_Msk	inc/lpc18xx.h	11534;"	d
LCD_PAL160_G14_0_Pos	inc/lpc18xx.h	11533;"	d
LCD_PAL160_I0_Msk	inc/lpc18xx.h	11530;"	d
LCD_PAL160_I0_Pos	inc/lpc18xx.h	11529;"	d
LCD_PAL160_I1_Msk	inc/lpc18xx.h	11538;"	d
LCD_PAL160_I1_Pos	inc/lpc18xx.h	11537;"	d
LCD_PAL160_R04_0_Msk	inc/lpc18xx.h	11524;"	d
LCD_PAL160_R04_0_Pos	inc/lpc18xx.h	11523;"	d
LCD_PAL160_R14_0_Msk	inc/lpc18xx.h	11532;"	d
LCD_PAL160_R14_0_Pos	inc/lpc18xx.h	11531;"	d
LCD_PAL161_B04_0_Msk	inc/lpc18xx.h	11546;"	d
LCD_PAL161_B04_0_Pos	inc/lpc18xx.h	11545;"	d
LCD_PAL161_B14_0_Msk	inc/lpc18xx.h	11554;"	d
LCD_PAL161_B14_0_Pos	inc/lpc18xx.h	11553;"	d
LCD_PAL161_G04_0_Msk	inc/lpc18xx.h	11544;"	d
LCD_PAL161_G04_0_Pos	inc/lpc18xx.h	11543;"	d
LCD_PAL161_G14_0_Msk	inc/lpc18xx.h	11552;"	d
LCD_PAL161_G14_0_Pos	inc/lpc18xx.h	11551;"	d
LCD_PAL161_I0_Msk	inc/lpc18xx.h	11548;"	d
LCD_PAL161_I0_Pos	inc/lpc18xx.h	11547;"	d
LCD_PAL161_I1_Msk	inc/lpc18xx.h	11556;"	d
LCD_PAL161_I1_Pos	inc/lpc18xx.h	11555;"	d
LCD_PAL161_R04_0_Msk	inc/lpc18xx.h	11542;"	d
LCD_PAL161_R04_0_Pos	inc/lpc18xx.h	11541;"	d
LCD_PAL161_R14_0_Msk	inc/lpc18xx.h	11550;"	d
LCD_PAL161_R14_0_Pos	inc/lpc18xx.h	11549;"	d
LCD_PAL162_B04_0_Msk	inc/lpc18xx.h	11564;"	d
LCD_PAL162_B04_0_Pos	inc/lpc18xx.h	11563;"	d
LCD_PAL162_B14_0_Msk	inc/lpc18xx.h	11572;"	d
LCD_PAL162_B14_0_Pos	inc/lpc18xx.h	11571;"	d
LCD_PAL162_G04_0_Msk	inc/lpc18xx.h	11562;"	d
LCD_PAL162_G04_0_Pos	inc/lpc18xx.h	11561;"	d
LCD_PAL162_G14_0_Msk	inc/lpc18xx.h	11570;"	d
LCD_PAL162_G14_0_Pos	inc/lpc18xx.h	11569;"	d
LCD_PAL162_I0_Msk	inc/lpc18xx.h	11566;"	d
LCD_PAL162_I0_Pos	inc/lpc18xx.h	11565;"	d
LCD_PAL162_I1_Msk	inc/lpc18xx.h	11574;"	d
LCD_PAL162_I1_Pos	inc/lpc18xx.h	11573;"	d
LCD_PAL162_R04_0_Msk	inc/lpc18xx.h	11560;"	d
LCD_PAL162_R04_0_Pos	inc/lpc18xx.h	11559;"	d
LCD_PAL162_R14_0_Msk	inc/lpc18xx.h	11568;"	d
LCD_PAL162_R14_0_Pos	inc/lpc18xx.h	11567;"	d
LCD_PAL163_B04_0_Msk	inc/lpc18xx.h	11582;"	d
LCD_PAL163_B04_0_Pos	inc/lpc18xx.h	11581;"	d
LCD_PAL163_B14_0_Msk	inc/lpc18xx.h	11590;"	d
LCD_PAL163_B14_0_Pos	inc/lpc18xx.h	11589;"	d
LCD_PAL163_G04_0_Msk	inc/lpc18xx.h	11580;"	d
LCD_PAL163_G04_0_Pos	inc/lpc18xx.h	11579;"	d
LCD_PAL163_G14_0_Msk	inc/lpc18xx.h	11588;"	d
LCD_PAL163_G14_0_Pos	inc/lpc18xx.h	11587;"	d
LCD_PAL163_I0_Msk	inc/lpc18xx.h	11584;"	d
LCD_PAL163_I0_Pos	inc/lpc18xx.h	11583;"	d
LCD_PAL163_I1_Msk	inc/lpc18xx.h	11592;"	d
LCD_PAL163_I1_Pos	inc/lpc18xx.h	11591;"	d
LCD_PAL163_R04_0_Msk	inc/lpc18xx.h	11578;"	d
LCD_PAL163_R04_0_Pos	inc/lpc18xx.h	11577;"	d
LCD_PAL163_R14_0_Msk	inc/lpc18xx.h	11586;"	d
LCD_PAL163_R14_0_Pos	inc/lpc18xx.h	11585;"	d
LCD_PAL164_B04_0_Msk	inc/lpc18xx.h	11600;"	d
LCD_PAL164_B04_0_Pos	inc/lpc18xx.h	11599;"	d
LCD_PAL164_B14_0_Msk	inc/lpc18xx.h	11608;"	d
LCD_PAL164_B14_0_Pos	inc/lpc18xx.h	11607;"	d
LCD_PAL164_G04_0_Msk	inc/lpc18xx.h	11598;"	d
LCD_PAL164_G04_0_Pos	inc/lpc18xx.h	11597;"	d
LCD_PAL164_G14_0_Msk	inc/lpc18xx.h	11606;"	d
LCD_PAL164_G14_0_Pos	inc/lpc18xx.h	11605;"	d
LCD_PAL164_I0_Msk	inc/lpc18xx.h	11602;"	d
LCD_PAL164_I0_Pos	inc/lpc18xx.h	11601;"	d
LCD_PAL164_I1_Msk	inc/lpc18xx.h	11610;"	d
LCD_PAL164_I1_Pos	inc/lpc18xx.h	11609;"	d
LCD_PAL164_R04_0_Msk	inc/lpc18xx.h	11596;"	d
LCD_PAL164_R04_0_Pos	inc/lpc18xx.h	11595;"	d
LCD_PAL164_R14_0_Msk	inc/lpc18xx.h	11604;"	d
LCD_PAL164_R14_0_Pos	inc/lpc18xx.h	11603;"	d
LCD_PAL165_B04_0_Msk	inc/lpc18xx.h	11618;"	d
LCD_PAL165_B04_0_Pos	inc/lpc18xx.h	11617;"	d
LCD_PAL165_B14_0_Msk	inc/lpc18xx.h	11626;"	d
LCD_PAL165_B14_0_Pos	inc/lpc18xx.h	11625;"	d
LCD_PAL165_G04_0_Msk	inc/lpc18xx.h	11616;"	d
LCD_PAL165_G04_0_Pos	inc/lpc18xx.h	11615;"	d
LCD_PAL165_G14_0_Msk	inc/lpc18xx.h	11624;"	d
LCD_PAL165_G14_0_Pos	inc/lpc18xx.h	11623;"	d
LCD_PAL165_I0_Msk	inc/lpc18xx.h	11620;"	d
LCD_PAL165_I0_Pos	inc/lpc18xx.h	11619;"	d
LCD_PAL165_I1_Msk	inc/lpc18xx.h	11628;"	d
LCD_PAL165_I1_Pos	inc/lpc18xx.h	11627;"	d
LCD_PAL165_R04_0_Msk	inc/lpc18xx.h	11614;"	d
LCD_PAL165_R04_0_Pos	inc/lpc18xx.h	11613;"	d
LCD_PAL165_R14_0_Msk	inc/lpc18xx.h	11622;"	d
LCD_PAL165_R14_0_Pos	inc/lpc18xx.h	11621;"	d
LCD_PAL166_B04_0_Msk	inc/lpc18xx.h	11636;"	d
LCD_PAL166_B04_0_Pos	inc/lpc18xx.h	11635;"	d
LCD_PAL166_B14_0_Msk	inc/lpc18xx.h	11644;"	d
LCD_PAL166_B14_0_Pos	inc/lpc18xx.h	11643;"	d
LCD_PAL166_G04_0_Msk	inc/lpc18xx.h	11634;"	d
LCD_PAL166_G04_0_Pos	inc/lpc18xx.h	11633;"	d
LCD_PAL166_G14_0_Msk	inc/lpc18xx.h	11642;"	d
LCD_PAL166_G14_0_Pos	inc/lpc18xx.h	11641;"	d
LCD_PAL166_I0_Msk	inc/lpc18xx.h	11638;"	d
LCD_PAL166_I0_Pos	inc/lpc18xx.h	11637;"	d
LCD_PAL166_I1_Msk	inc/lpc18xx.h	11646;"	d
LCD_PAL166_I1_Pos	inc/lpc18xx.h	11645;"	d
LCD_PAL166_R04_0_Msk	inc/lpc18xx.h	11632;"	d
LCD_PAL166_R04_0_Pos	inc/lpc18xx.h	11631;"	d
LCD_PAL166_R14_0_Msk	inc/lpc18xx.h	11640;"	d
LCD_PAL166_R14_0_Pos	inc/lpc18xx.h	11639;"	d
LCD_PAL167_B04_0_Msk	inc/lpc18xx.h	11654;"	d
LCD_PAL167_B04_0_Pos	inc/lpc18xx.h	11653;"	d
LCD_PAL167_B14_0_Msk	inc/lpc18xx.h	11662;"	d
LCD_PAL167_B14_0_Pos	inc/lpc18xx.h	11661;"	d
LCD_PAL167_G04_0_Msk	inc/lpc18xx.h	11652;"	d
LCD_PAL167_G04_0_Pos	inc/lpc18xx.h	11651;"	d
LCD_PAL167_G14_0_Msk	inc/lpc18xx.h	11660;"	d
LCD_PAL167_G14_0_Pos	inc/lpc18xx.h	11659;"	d
LCD_PAL167_I0_Msk	inc/lpc18xx.h	11656;"	d
LCD_PAL167_I0_Pos	inc/lpc18xx.h	11655;"	d
LCD_PAL167_I1_Msk	inc/lpc18xx.h	11664;"	d
LCD_PAL167_I1_Pos	inc/lpc18xx.h	11663;"	d
LCD_PAL167_R04_0_Msk	inc/lpc18xx.h	11650;"	d
LCD_PAL167_R04_0_Pos	inc/lpc18xx.h	11649;"	d
LCD_PAL167_R14_0_Msk	inc/lpc18xx.h	11658;"	d
LCD_PAL167_R14_0_Pos	inc/lpc18xx.h	11657;"	d
LCD_PAL168_B04_0_Msk	inc/lpc18xx.h	11672;"	d
LCD_PAL168_B04_0_Pos	inc/lpc18xx.h	11671;"	d
LCD_PAL168_B14_0_Msk	inc/lpc18xx.h	11680;"	d
LCD_PAL168_B14_0_Pos	inc/lpc18xx.h	11679;"	d
LCD_PAL168_G04_0_Msk	inc/lpc18xx.h	11670;"	d
LCD_PAL168_G04_0_Pos	inc/lpc18xx.h	11669;"	d
LCD_PAL168_G14_0_Msk	inc/lpc18xx.h	11678;"	d
LCD_PAL168_G14_0_Pos	inc/lpc18xx.h	11677;"	d
LCD_PAL168_I0_Msk	inc/lpc18xx.h	11674;"	d
LCD_PAL168_I0_Pos	inc/lpc18xx.h	11673;"	d
LCD_PAL168_I1_Msk	inc/lpc18xx.h	11682;"	d
LCD_PAL168_I1_Pos	inc/lpc18xx.h	11681;"	d
LCD_PAL168_R04_0_Msk	inc/lpc18xx.h	11668;"	d
LCD_PAL168_R04_0_Pos	inc/lpc18xx.h	11667;"	d
LCD_PAL168_R14_0_Msk	inc/lpc18xx.h	11676;"	d
LCD_PAL168_R14_0_Pos	inc/lpc18xx.h	11675;"	d
LCD_PAL169_B04_0_Msk	inc/lpc18xx.h	11690;"	d
LCD_PAL169_B04_0_Pos	inc/lpc18xx.h	11689;"	d
LCD_PAL169_B14_0_Msk	inc/lpc18xx.h	11698;"	d
LCD_PAL169_B14_0_Pos	inc/lpc18xx.h	11697;"	d
LCD_PAL169_G04_0_Msk	inc/lpc18xx.h	11688;"	d
LCD_PAL169_G04_0_Pos	inc/lpc18xx.h	11687;"	d
LCD_PAL169_G14_0_Msk	inc/lpc18xx.h	11696;"	d
LCD_PAL169_G14_0_Pos	inc/lpc18xx.h	11695;"	d
LCD_PAL169_I0_Msk	inc/lpc18xx.h	11692;"	d
LCD_PAL169_I0_Pos	inc/lpc18xx.h	11691;"	d
LCD_PAL169_I1_Msk	inc/lpc18xx.h	11700;"	d
LCD_PAL169_I1_Pos	inc/lpc18xx.h	11699;"	d
LCD_PAL169_R04_0_Msk	inc/lpc18xx.h	11686;"	d
LCD_PAL169_R04_0_Pos	inc/lpc18xx.h	11685;"	d
LCD_PAL169_R14_0_Msk	inc/lpc18xx.h	11694;"	d
LCD_PAL169_R14_0_Pos	inc/lpc18xx.h	11693;"	d
LCD_PAL16_B04_0_Msk	inc/lpc18xx.h	8936;"	d
LCD_PAL16_B04_0_Pos	inc/lpc18xx.h	8935;"	d
LCD_PAL16_B14_0_Msk	inc/lpc18xx.h	8944;"	d
LCD_PAL16_B14_0_Pos	inc/lpc18xx.h	8943;"	d
LCD_PAL16_G04_0_Msk	inc/lpc18xx.h	8934;"	d
LCD_PAL16_G04_0_Pos	inc/lpc18xx.h	8933;"	d
LCD_PAL16_G14_0_Msk	inc/lpc18xx.h	8942;"	d
LCD_PAL16_G14_0_Pos	inc/lpc18xx.h	8941;"	d
LCD_PAL16_I0_Msk	inc/lpc18xx.h	8938;"	d
LCD_PAL16_I0_Pos	inc/lpc18xx.h	8937;"	d
LCD_PAL16_I1_Msk	inc/lpc18xx.h	8946;"	d
LCD_PAL16_I1_Pos	inc/lpc18xx.h	8945;"	d
LCD_PAL16_R04_0_Msk	inc/lpc18xx.h	8932;"	d
LCD_PAL16_R04_0_Pos	inc/lpc18xx.h	8931;"	d
LCD_PAL16_R14_0_Msk	inc/lpc18xx.h	8940;"	d
LCD_PAL16_R14_0_Pos	inc/lpc18xx.h	8939;"	d
LCD_PAL170_B04_0_Msk	inc/lpc18xx.h	11708;"	d
LCD_PAL170_B04_0_Pos	inc/lpc18xx.h	11707;"	d
LCD_PAL170_B14_0_Msk	inc/lpc18xx.h	11716;"	d
LCD_PAL170_B14_0_Pos	inc/lpc18xx.h	11715;"	d
LCD_PAL170_G04_0_Msk	inc/lpc18xx.h	11706;"	d
LCD_PAL170_G04_0_Pos	inc/lpc18xx.h	11705;"	d
LCD_PAL170_G14_0_Msk	inc/lpc18xx.h	11714;"	d
LCD_PAL170_G14_0_Pos	inc/lpc18xx.h	11713;"	d
LCD_PAL170_I0_Msk	inc/lpc18xx.h	11710;"	d
LCD_PAL170_I0_Pos	inc/lpc18xx.h	11709;"	d
LCD_PAL170_I1_Msk	inc/lpc18xx.h	11718;"	d
LCD_PAL170_I1_Pos	inc/lpc18xx.h	11717;"	d
LCD_PAL170_R04_0_Msk	inc/lpc18xx.h	11704;"	d
LCD_PAL170_R04_0_Pos	inc/lpc18xx.h	11703;"	d
LCD_PAL170_R14_0_Msk	inc/lpc18xx.h	11712;"	d
LCD_PAL170_R14_0_Pos	inc/lpc18xx.h	11711;"	d
LCD_PAL171_B04_0_Msk	inc/lpc18xx.h	11726;"	d
LCD_PAL171_B04_0_Pos	inc/lpc18xx.h	11725;"	d
LCD_PAL171_B14_0_Msk	inc/lpc18xx.h	11734;"	d
LCD_PAL171_B14_0_Pos	inc/lpc18xx.h	11733;"	d
LCD_PAL171_G04_0_Msk	inc/lpc18xx.h	11724;"	d
LCD_PAL171_G04_0_Pos	inc/lpc18xx.h	11723;"	d
LCD_PAL171_G14_0_Msk	inc/lpc18xx.h	11732;"	d
LCD_PAL171_G14_0_Pos	inc/lpc18xx.h	11731;"	d
LCD_PAL171_I0_Msk	inc/lpc18xx.h	11728;"	d
LCD_PAL171_I0_Pos	inc/lpc18xx.h	11727;"	d
LCD_PAL171_I1_Msk	inc/lpc18xx.h	11736;"	d
LCD_PAL171_I1_Pos	inc/lpc18xx.h	11735;"	d
LCD_PAL171_R04_0_Msk	inc/lpc18xx.h	11722;"	d
LCD_PAL171_R04_0_Pos	inc/lpc18xx.h	11721;"	d
LCD_PAL171_R14_0_Msk	inc/lpc18xx.h	11730;"	d
LCD_PAL171_R14_0_Pos	inc/lpc18xx.h	11729;"	d
LCD_PAL172_B04_0_Msk	inc/lpc18xx.h	11744;"	d
LCD_PAL172_B04_0_Pos	inc/lpc18xx.h	11743;"	d
LCD_PAL172_B14_0_Msk	inc/lpc18xx.h	11752;"	d
LCD_PAL172_B14_0_Pos	inc/lpc18xx.h	11751;"	d
LCD_PAL172_G04_0_Msk	inc/lpc18xx.h	11742;"	d
LCD_PAL172_G04_0_Pos	inc/lpc18xx.h	11741;"	d
LCD_PAL172_G14_0_Msk	inc/lpc18xx.h	11750;"	d
LCD_PAL172_G14_0_Pos	inc/lpc18xx.h	11749;"	d
LCD_PAL172_I0_Msk	inc/lpc18xx.h	11746;"	d
LCD_PAL172_I0_Pos	inc/lpc18xx.h	11745;"	d
LCD_PAL172_I1_Msk	inc/lpc18xx.h	11754;"	d
LCD_PAL172_I1_Pos	inc/lpc18xx.h	11753;"	d
LCD_PAL172_R04_0_Msk	inc/lpc18xx.h	11740;"	d
LCD_PAL172_R04_0_Pos	inc/lpc18xx.h	11739;"	d
LCD_PAL172_R14_0_Msk	inc/lpc18xx.h	11748;"	d
LCD_PAL172_R14_0_Pos	inc/lpc18xx.h	11747;"	d
LCD_PAL173_B04_0_Msk	inc/lpc18xx.h	11762;"	d
LCD_PAL173_B04_0_Pos	inc/lpc18xx.h	11761;"	d
LCD_PAL173_B14_0_Msk	inc/lpc18xx.h	11770;"	d
LCD_PAL173_B14_0_Pos	inc/lpc18xx.h	11769;"	d
LCD_PAL173_G04_0_Msk	inc/lpc18xx.h	11760;"	d
LCD_PAL173_G04_0_Pos	inc/lpc18xx.h	11759;"	d
LCD_PAL173_G14_0_Msk	inc/lpc18xx.h	11768;"	d
LCD_PAL173_G14_0_Pos	inc/lpc18xx.h	11767;"	d
LCD_PAL173_I0_Msk	inc/lpc18xx.h	11764;"	d
LCD_PAL173_I0_Pos	inc/lpc18xx.h	11763;"	d
LCD_PAL173_I1_Msk	inc/lpc18xx.h	11772;"	d
LCD_PAL173_I1_Pos	inc/lpc18xx.h	11771;"	d
LCD_PAL173_R04_0_Msk	inc/lpc18xx.h	11758;"	d
LCD_PAL173_R04_0_Pos	inc/lpc18xx.h	11757;"	d
LCD_PAL173_R14_0_Msk	inc/lpc18xx.h	11766;"	d
LCD_PAL173_R14_0_Pos	inc/lpc18xx.h	11765;"	d
LCD_PAL174_B04_0_Msk	inc/lpc18xx.h	11780;"	d
LCD_PAL174_B04_0_Pos	inc/lpc18xx.h	11779;"	d
LCD_PAL174_B14_0_Msk	inc/lpc18xx.h	11788;"	d
LCD_PAL174_B14_0_Pos	inc/lpc18xx.h	11787;"	d
LCD_PAL174_G04_0_Msk	inc/lpc18xx.h	11778;"	d
LCD_PAL174_G04_0_Pos	inc/lpc18xx.h	11777;"	d
LCD_PAL174_G14_0_Msk	inc/lpc18xx.h	11786;"	d
LCD_PAL174_G14_0_Pos	inc/lpc18xx.h	11785;"	d
LCD_PAL174_I0_Msk	inc/lpc18xx.h	11782;"	d
LCD_PAL174_I0_Pos	inc/lpc18xx.h	11781;"	d
LCD_PAL174_I1_Msk	inc/lpc18xx.h	11790;"	d
LCD_PAL174_I1_Pos	inc/lpc18xx.h	11789;"	d
LCD_PAL174_R04_0_Msk	inc/lpc18xx.h	11776;"	d
LCD_PAL174_R04_0_Pos	inc/lpc18xx.h	11775;"	d
LCD_PAL174_R14_0_Msk	inc/lpc18xx.h	11784;"	d
LCD_PAL174_R14_0_Pos	inc/lpc18xx.h	11783;"	d
LCD_PAL175_B04_0_Msk	inc/lpc18xx.h	11798;"	d
LCD_PAL175_B04_0_Pos	inc/lpc18xx.h	11797;"	d
LCD_PAL175_B14_0_Msk	inc/lpc18xx.h	11806;"	d
LCD_PAL175_B14_0_Pos	inc/lpc18xx.h	11805;"	d
LCD_PAL175_G04_0_Msk	inc/lpc18xx.h	11796;"	d
LCD_PAL175_G04_0_Pos	inc/lpc18xx.h	11795;"	d
LCD_PAL175_G14_0_Msk	inc/lpc18xx.h	11804;"	d
LCD_PAL175_G14_0_Pos	inc/lpc18xx.h	11803;"	d
LCD_PAL175_I0_Msk	inc/lpc18xx.h	11800;"	d
LCD_PAL175_I0_Pos	inc/lpc18xx.h	11799;"	d
LCD_PAL175_I1_Msk	inc/lpc18xx.h	11808;"	d
LCD_PAL175_I1_Pos	inc/lpc18xx.h	11807;"	d
LCD_PAL175_R04_0_Msk	inc/lpc18xx.h	11794;"	d
LCD_PAL175_R04_0_Pos	inc/lpc18xx.h	11793;"	d
LCD_PAL175_R14_0_Msk	inc/lpc18xx.h	11802;"	d
LCD_PAL175_R14_0_Pos	inc/lpc18xx.h	11801;"	d
LCD_PAL176_B04_0_Msk	inc/lpc18xx.h	11816;"	d
LCD_PAL176_B04_0_Pos	inc/lpc18xx.h	11815;"	d
LCD_PAL176_B14_0_Msk	inc/lpc18xx.h	11824;"	d
LCD_PAL176_B14_0_Pos	inc/lpc18xx.h	11823;"	d
LCD_PAL176_G04_0_Msk	inc/lpc18xx.h	11814;"	d
LCD_PAL176_G04_0_Pos	inc/lpc18xx.h	11813;"	d
LCD_PAL176_G14_0_Msk	inc/lpc18xx.h	11822;"	d
LCD_PAL176_G14_0_Pos	inc/lpc18xx.h	11821;"	d
LCD_PAL176_I0_Msk	inc/lpc18xx.h	11818;"	d
LCD_PAL176_I0_Pos	inc/lpc18xx.h	11817;"	d
LCD_PAL176_I1_Msk	inc/lpc18xx.h	11826;"	d
LCD_PAL176_I1_Pos	inc/lpc18xx.h	11825;"	d
LCD_PAL176_R04_0_Msk	inc/lpc18xx.h	11812;"	d
LCD_PAL176_R04_0_Pos	inc/lpc18xx.h	11811;"	d
LCD_PAL176_R14_0_Msk	inc/lpc18xx.h	11820;"	d
LCD_PAL176_R14_0_Pos	inc/lpc18xx.h	11819;"	d
LCD_PAL177_B04_0_Msk	inc/lpc18xx.h	11834;"	d
LCD_PAL177_B04_0_Pos	inc/lpc18xx.h	11833;"	d
LCD_PAL177_B14_0_Msk	inc/lpc18xx.h	11842;"	d
LCD_PAL177_B14_0_Pos	inc/lpc18xx.h	11841;"	d
LCD_PAL177_G04_0_Msk	inc/lpc18xx.h	11832;"	d
LCD_PAL177_G04_0_Pos	inc/lpc18xx.h	11831;"	d
LCD_PAL177_G14_0_Msk	inc/lpc18xx.h	11840;"	d
LCD_PAL177_G14_0_Pos	inc/lpc18xx.h	11839;"	d
LCD_PAL177_I0_Msk	inc/lpc18xx.h	11836;"	d
LCD_PAL177_I0_Pos	inc/lpc18xx.h	11835;"	d
LCD_PAL177_I1_Msk	inc/lpc18xx.h	11844;"	d
LCD_PAL177_I1_Pos	inc/lpc18xx.h	11843;"	d
LCD_PAL177_R04_0_Msk	inc/lpc18xx.h	11830;"	d
LCD_PAL177_R04_0_Pos	inc/lpc18xx.h	11829;"	d
LCD_PAL177_R14_0_Msk	inc/lpc18xx.h	11838;"	d
LCD_PAL177_R14_0_Pos	inc/lpc18xx.h	11837;"	d
LCD_PAL178_B04_0_Msk	inc/lpc18xx.h	11852;"	d
LCD_PAL178_B04_0_Pos	inc/lpc18xx.h	11851;"	d
LCD_PAL178_B14_0_Msk	inc/lpc18xx.h	11860;"	d
LCD_PAL178_B14_0_Pos	inc/lpc18xx.h	11859;"	d
LCD_PAL178_G04_0_Msk	inc/lpc18xx.h	11850;"	d
LCD_PAL178_G04_0_Pos	inc/lpc18xx.h	11849;"	d
LCD_PAL178_G14_0_Msk	inc/lpc18xx.h	11858;"	d
LCD_PAL178_G14_0_Pos	inc/lpc18xx.h	11857;"	d
LCD_PAL178_I0_Msk	inc/lpc18xx.h	11854;"	d
LCD_PAL178_I0_Pos	inc/lpc18xx.h	11853;"	d
LCD_PAL178_I1_Msk	inc/lpc18xx.h	11862;"	d
LCD_PAL178_I1_Pos	inc/lpc18xx.h	11861;"	d
LCD_PAL178_R04_0_Msk	inc/lpc18xx.h	11848;"	d
LCD_PAL178_R04_0_Pos	inc/lpc18xx.h	11847;"	d
LCD_PAL178_R14_0_Msk	inc/lpc18xx.h	11856;"	d
LCD_PAL178_R14_0_Pos	inc/lpc18xx.h	11855;"	d
LCD_PAL179_B04_0_Msk	inc/lpc18xx.h	11870;"	d
LCD_PAL179_B04_0_Pos	inc/lpc18xx.h	11869;"	d
LCD_PAL179_B14_0_Msk	inc/lpc18xx.h	11878;"	d
LCD_PAL179_B14_0_Pos	inc/lpc18xx.h	11877;"	d
LCD_PAL179_G04_0_Msk	inc/lpc18xx.h	11868;"	d
LCD_PAL179_G04_0_Pos	inc/lpc18xx.h	11867;"	d
LCD_PAL179_G14_0_Msk	inc/lpc18xx.h	11876;"	d
LCD_PAL179_G14_0_Pos	inc/lpc18xx.h	11875;"	d
LCD_PAL179_I0_Msk	inc/lpc18xx.h	11872;"	d
LCD_PAL179_I0_Pos	inc/lpc18xx.h	11871;"	d
LCD_PAL179_I1_Msk	inc/lpc18xx.h	11880;"	d
LCD_PAL179_I1_Pos	inc/lpc18xx.h	11879;"	d
LCD_PAL179_R04_0_Msk	inc/lpc18xx.h	11866;"	d
LCD_PAL179_R04_0_Pos	inc/lpc18xx.h	11865;"	d
LCD_PAL179_R14_0_Msk	inc/lpc18xx.h	11874;"	d
LCD_PAL179_R14_0_Pos	inc/lpc18xx.h	11873;"	d
LCD_PAL17_B04_0_Msk	inc/lpc18xx.h	8954;"	d
LCD_PAL17_B04_0_Pos	inc/lpc18xx.h	8953;"	d
LCD_PAL17_B14_0_Msk	inc/lpc18xx.h	8962;"	d
LCD_PAL17_B14_0_Pos	inc/lpc18xx.h	8961;"	d
LCD_PAL17_G04_0_Msk	inc/lpc18xx.h	8952;"	d
LCD_PAL17_G04_0_Pos	inc/lpc18xx.h	8951;"	d
LCD_PAL17_G14_0_Msk	inc/lpc18xx.h	8960;"	d
LCD_PAL17_G14_0_Pos	inc/lpc18xx.h	8959;"	d
LCD_PAL17_I0_Msk	inc/lpc18xx.h	8956;"	d
LCD_PAL17_I0_Pos	inc/lpc18xx.h	8955;"	d
LCD_PAL17_I1_Msk	inc/lpc18xx.h	8964;"	d
LCD_PAL17_I1_Pos	inc/lpc18xx.h	8963;"	d
LCD_PAL17_R04_0_Msk	inc/lpc18xx.h	8950;"	d
LCD_PAL17_R04_0_Pos	inc/lpc18xx.h	8949;"	d
LCD_PAL17_R14_0_Msk	inc/lpc18xx.h	8958;"	d
LCD_PAL17_R14_0_Pos	inc/lpc18xx.h	8957;"	d
LCD_PAL180_B04_0_Msk	inc/lpc18xx.h	11888;"	d
LCD_PAL180_B04_0_Pos	inc/lpc18xx.h	11887;"	d
LCD_PAL180_B14_0_Msk	inc/lpc18xx.h	11896;"	d
LCD_PAL180_B14_0_Pos	inc/lpc18xx.h	11895;"	d
LCD_PAL180_G04_0_Msk	inc/lpc18xx.h	11886;"	d
LCD_PAL180_G04_0_Pos	inc/lpc18xx.h	11885;"	d
LCD_PAL180_G14_0_Msk	inc/lpc18xx.h	11894;"	d
LCD_PAL180_G14_0_Pos	inc/lpc18xx.h	11893;"	d
LCD_PAL180_I0_Msk	inc/lpc18xx.h	11890;"	d
LCD_PAL180_I0_Pos	inc/lpc18xx.h	11889;"	d
LCD_PAL180_I1_Msk	inc/lpc18xx.h	11898;"	d
LCD_PAL180_I1_Pos	inc/lpc18xx.h	11897;"	d
LCD_PAL180_R04_0_Msk	inc/lpc18xx.h	11884;"	d
LCD_PAL180_R04_0_Pos	inc/lpc18xx.h	11883;"	d
LCD_PAL180_R14_0_Msk	inc/lpc18xx.h	11892;"	d
LCD_PAL180_R14_0_Pos	inc/lpc18xx.h	11891;"	d
LCD_PAL181_B04_0_Msk	inc/lpc18xx.h	11906;"	d
LCD_PAL181_B04_0_Pos	inc/lpc18xx.h	11905;"	d
LCD_PAL181_B14_0_Msk	inc/lpc18xx.h	11914;"	d
LCD_PAL181_B14_0_Pos	inc/lpc18xx.h	11913;"	d
LCD_PAL181_G04_0_Msk	inc/lpc18xx.h	11904;"	d
LCD_PAL181_G04_0_Pos	inc/lpc18xx.h	11903;"	d
LCD_PAL181_G14_0_Msk	inc/lpc18xx.h	11912;"	d
LCD_PAL181_G14_0_Pos	inc/lpc18xx.h	11911;"	d
LCD_PAL181_I0_Msk	inc/lpc18xx.h	11908;"	d
LCD_PAL181_I0_Pos	inc/lpc18xx.h	11907;"	d
LCD_PAL181_I1_Msk	inc/lpc18xx.h	11916;"	d
LCD_PAL181_I1_Pos	inc/lpc18xx.h	11915;"	d
LCD_PAL181_R04_0_Msk	inc/lpc18xx.h	11902;"	d
LCD_PAL181_R04_0_Pos	inc/lpc18xx.h	11901;"	d
LCD_PAL181_R14_0_Msk	inc/lpc18xx.h	11910;"	d
LCD_PAL181_R14_0_Pos	inc/lpc18xx.h	11909;"	d
LCD_PAL182_B04_0_Msk	inc/lpc18xx.h	11924;"	d
LCD_PAL182_B04_0_Pos	inc/lpc18xx.h	11923;"	d
LCD_PAL182_B14_0_Msk	inc/lpc18xx.h	11932;"	d
LCD_PAL182_B14_0_Pos	inc/lpc18xx.h	11931;"	d
LCD_PAL182_G04_0_Msk	inc/lpc18xx.h	11922;"	d
LCD_PAL182_G04_0_Pos	inc/lpc18xx.h	11921;"	d
LCD_PAL182_G14_0_Msk	inc/lpc18xx.h	11930;"	d
LCD_PAL182_G14_0_Pos	inc/lpc18xx.h	11929;"	d
LCD_PAL182_I0_Msk	inc/lpc18xx.h	11926;"	d
LCD_PAL182_I0_Pos	inc/lpc18xx.h	11925;"	d
LCD_PAL182_I1_Msk	inc/lpc18xx.h	11934;"	d
LCD_PAL182_I1_Pos	inc/lpc18xx.h	11933;"	d
LCD_PAL182_R04_0_Msk	inc/lpc18xx.h	11920;"	d
LCD_PAL182_R04_0_Pos	inc/lpc18xx.h	11919;"	d
LCD_PAL182_R14_0_Msk	inc/lpc18xx.h	11928;"	d
LCD_PAL182_R14_0_Pos	inc/lpc18xx.h	11927;"	d
LCD_PAL183_B04_0_Msk	inc/lpc18xx.h	11942;"	d
LCD_PAL183_B04_0_Pos	inc/lpc18xx.h	11941;"	d
LCD_PAL183_B14_0_Msk	inc/lpc18xx.h	11950;"	d
LCD_PAL183_B14_0_Pos	inc/lpc18xx.h	11949;"	d
LCD_PAL183_G04_0_Msk	inc/lpc18xx.h	11940;"	d
LCD_PAL183_G04_0_Pos	inc/lpc18xx.h	11939;"	d
LCD_PAL183_G14_0_Msk	inc/lpc18xx.h	11948;"	d
LCD_PAL183_G14_0_Pos	inc/lpc18xx.h	11947;"	d
LCD_PAL183_I0_Msk	inc/lpc18xx.h	11944;"	d
LCD_PAL183_I0_Pos	inc/lpc18xx.h	11943;"	d
LCD_PAL183_I1_Msk	inc/lpc18xx.h	11952;"	d
LCD_PAL183_I1_Pos	inc/lpc18xx.h	11951;"	d
LCD_PAL183_R04_0_Msk	inc/lpc18xx.h	11938;"	d
LCD_PAL183_R04_0_Pos	inc/lpc18xx.h	11937;"	d
LCD_PAL183_R14_0_Msk	inc/lpc18xx.h	11946;"	d
LCD_PAL183_R14_0_Pos	inc/lpc18xx.h	11945;"	d
LCD_PAL184_B04_0_Msk	inc/lpc18xx.h	11960;"	d
LCD_PAL184_B04_0_Pos	inc/lpc18xx.h	11959;"	d
LCD_PAL184_B14_0_Msk	inc/lpc18xx.h	11968;"	d
LCD_PAL184_B14_0_Pos	inc/lpc18xx.h	11967;"	d
LCD_PAL184_G04_0_Msk	inc/lpc18xx.h	11958;"	d
LCD_PAL184_G04_0_Pos	inc/lpc18xx.h	11957;"	d
LCD_PAL184_G14_0_Msk	inc/lpc18xx.h	11966;"	d
LCD_PAL184_G14_0_Pos	inc/lpc18xx.h	11965;"	d
LCD_PAL184_I0_Msk	inc/lpc18xx.h	11962;"	d
LCD_PAL184_I0_Pos	inc/lpc18xx.h	11961;"	d
LCD_PAL184_I1_Msk	inc/lpc18xx.h	11970;"	d
LCD_PAL184_I1_Pos	inc/lpc18xx.h	11969;"	d
LCD_PAL184_R04_0_Msk	inc/lpc18xx.h	11956;"	d
LCD_PAL184_R04_0_Pos	inc/lpc18xx.h	11955;"	d
LCD_PAL184_R14_0_Msk	inc/lpc18xx.h	11964;"	d
LCD_PAL184_R14_0_Pos	inc/lpc18xx.h	11963;"	d
LCD_PAL185_B04_0_Msk	inc/lpc18xx.h	11978;"	d
LCD_PAL185_B04_0_Pos	inc/lpc18xx.h	11977;"	d
LCD_PAL185_B14_0_Msk	inc/lpc18xx.h	11986;"	d
LCD_PAL185_B14_0_Pos	inc/lpc18xx.h	11985;"	d
LCD_PAL185_G04_0_Msk	inc/lpc18xx.h	11976;"	d
LCD_PAL185_G04_0_Pos	inc/lpc18xx.h	11975;"	d
LCD_PAL185_G14_0_Msk	inc/lpc18xx.h	11984;"	d
LCD_PAL185_G14_0_Pos	inc/lpc18xx.h	11983;"	d
LCD_PAL185_I0_Msk	inc/lpc18xx.h	11980;"	d
LCD_PAL185_I0_Pos	inc/lpc18xx.h	11979;"	d
LCD_PAL185_I1_Msk	inc/lpc18xx.h	11988;"	d
LCD_PAL185_I1_Pos	inc/lpc18xx.h	11987;"	d
LCD_PAL185_R04_0_Msk	inc/lpc18xx.h	11974;"	d
LCD_PAL185_R04_0_Pos	inc/lpc18xx.h	11973;"	d
LCD_PAL185_R14_0_Msk	inc/lpc18xx.h	11982;"	d
LCD_PAL185_R14_0_Pos	inc/lpc18xx.h	11981;"	d
LCD_PAL186_B04_0_Msk	inc/lpc18xx.h	11996;"	d
LCD_PAL186_B04_0_Pos	inc/lpc18xx.h	11995;"	d
LCD_PAL186_B14_0_Msk	inc/lpc18xx.h	12004;"	d
LCD_PAL186_B14_0_Pos	inc/lpc18xx.h	12003;"	d
LCD_PAL186_G04_0_Msk	inc/lpc18xx.h	11994;"	d
LCD_PAL186_G04_0_Pos	inc/lpc18xx.h	11993;"	d
LCD_PAL186_G14_0_Msk	inc/lpc18xx.h	12002;"	d
LCD_PAL186_G14_0_Pos	inc/lpc18xx.h	12001;"	d
LCD_PAL186_I0_Msk	inc/lpc18xx.h	11998;"	d
LCD_PAL186_I0_Pos	inc/lpc18xx.h	11997;"	d
LCD_PAL186_I1_Msk	inc/lpc18xx.h	12006;"	d
LCD_PAL186_I1_Pos	inc/lpc18xx.h	12005;"	d
LCD_PAL186_R04_0_Msk	inc/lpc18xx.h	11992;"	d
LCD_PAL186_R04_0_Pos	inc/lpc18xx.h	11991;"	d
LCD_PAL186_R14_0_Msk	inc/lpc18xx.h	12000;"	d
LCD_PAL186_R14_0_Pos	inc/lpc18xx.h	11999;"	d
LCD_PAL187_B04_0_Msk	inc/lpc18xx.h	12014;"	d
LCD_PAL187_B04_0_Pos	inc/lpc18xx.h	12013;"	d
LCD_PAL187_B14_0_Msk	inc/lpc18xx.h	12022;"	d
LCD_PAL187_B14_0_Pos	inc/lpc18xx.h	12021;"	d
LCD_PAL187_G04_0_Msk	inc/lpc18xx.h	12012;"	d
LCD_PAL187_G04_0_Pos	inc/lpc18xx.h	12011;"	d
LCD_PAL187_G14_0_Msk	inc/lpc18xx.h	12020;"	d
LCD_PAL187_G14_0_Pos	inc/lpc18xx.h	12019;"	d
LCD_PAL187_I0_Msk	inc/lpc18xx.h	12016;"	d
LCD_PAL187_I0_Pos	inc/lpc18xx.h	12015;"	d
LCD_PAL187_I1_Msk	inc/lpc18xx.h	12024;"	d
LCD_PAL187_I1_Pos	inc/lpc18xx.h	12023;"	d
LCD_PAL187_R04_0_Msk	inc/lpc18xx.h	12010;"	d
LCD_PAL187_R04_0_Pos	inc/lpc18xx.h	12009;"	d
LCD_PAL187_R14_0_Msk	inc/lpc18xx.h	12018;"	d
LCD_PAL187_R14_0_Pos	inc/lpc18xx.h	12017;"	d
LCD_PAL188_B04_0_Msk	inc/lpc18xx.h	12032;"	d
LCD_PAL188_B04_0_Pos	inc/lpc18xx.h	12031;"	d
LCD_PAL188_B14_0_Msk	inc/lpc18xx.h	12040;"	d
LCD_PAL188_B14_0_Pos	inc/lpc18xx.h	12039;"	d
LCD_PAL188_G04_0_Msk	inc/lpc18xx.h	12030;"	d
LCD_PAL188_G04_0_Pos	inc/lpc18xx.h	12029;"	d
LCD_PAL188_G14_0_Msk	inc/lpc18xx.h	12038;"	d
LCD_PAL188_G14_0_Pos	inc/lpc18xx.h	12037;"	d
LCD_PAL188_I0_Msk	inc/lpc18xx.h	12034;"	d
LCD_PAL188_I0_Pos	inc/lpc18xx.h	12033;"	d
LCD_PAL188_I1_Msk	inc/lpc18xx.h	12042;"	d
LCD_PAL188_I1_Pos	inc/lpc18xx.h	12041;"	d
LCD_PAL188_R04_0_Msk	inc/lpc18xx.h	12028;"	d
LCD_PAL188_R04_0_Pos	inc/lpc18xx.h	12027;"	d
LCD_PAL188_R14_0_Msk	inc/lpc18xx.h	12036;"	d
LCD_PAL188_R14_0_Pos	inc/lpc18xx.h	12035;"	d
LCD_PAL189_B04_0_Msk	inc/lpc18xx.h	12050;"	d
LCD_PAL189_B04_0_Pos	inc/lpc18xx.h	12049;"	d
LCD_PAL189_B14_0_Msk	inc/lpc18xx.h	12058;"	d
LCD_PAL189_B14_0_Pos	inc/lpc18xx.h	12057;"	d
LCD_PAL189_G04_0_Msk	inc/lpc18xx.h	12048;"	d
LCD_PAL189_G04_0_Pos	inc/lpc18xx.h	12047;"	d
LCD_PAL189_G14_0_Msk	inc/lpc18xx.h	12056;"	d
LCD_PAL189_G14_0_Pos	inc/lpc18xx.h	12055;"	d
LCD_PAL189_I0_Msk	inc/lpc18xx.h	12052;"	d
LCD_PAL189_I0_Pos	inc/lpc18xx.h	12051;"	d
LCD_PAL189_I1_Msk	inc/lpc18xx.h	12060;"	d
LCD_PAL189_I1_Pos	inc/lpc18xx.h	12059;"	d
LCD_PAL189_R04_0_Msk	inc/lpc18xx.h	12046;"	d
LCD_PAL189_R04_0_Pos	inc/lpc18xx.h	12045;"	d
LCD_PAL189_R14_0_Msk	inc/lpc18xx.h	12054;"	d
LCD_PAL189_R14_0_Pos	inc/lpc18xx.h	12053;"	d
LCD_PAL18_B04_0_Msk	inc/lpc18xx.h	8972;"	d
LCD_PAL18_B04_0_Pos	inc/lpc18xx.h	8971;"	d
LCD_PAL18_B14_0_Msk	inc/lpc18xx.h	8980;"	d
LCD_PAL18_B14_0_Pos	inc/lpc18xx.h	8979;"	d
LCD_PAL18_G04_0_Msk	inc/lpc18xx.h	8970;"	d
LCD_PAL18_G04_0_Pos	inc/lpc18xx.h	8969;"	d
LCD_PAL18_G14_0_Msk	inc/lpc18xx.h	8978;"	d
LCD_PAL18_G14_0_Pos	inc/lpc18xx.h	8977;"	d
LCD_PAL18_I0_Msk	inc/lpc18xx.h	8974;"	d
LCD_PAL18_I0_Pos	inc/lpc18xx.h	8973;"	d
LCD_PAL18_I1_Msk	inc/lpc18xx.h	8982;"	d
LCD_PAL18_I1_Pos	inc/lpc18xx.h	8981;"	d
LCD_PAL18_R04_0_Msk	inc/lpc18xx.h	8968;"	d
LCD_PAL18_R04_0_Pos	inc/lpc18xx.h	8967;"	d
LCD_PAL18_R14_0_Msk	inc/lpc18xx.h	8976;"	d
LCD_PAL18_R14_0_Pos	inc/lpc18xx.h	8975;"	d
LCD_PAL190_B04_0_Msk	inc/lpc18xx.h	12068;"	d
LCD_PAL190_B04_0_Pos	inc/lpc18xx.h	12067;"	d
LCD_PAL190_B14_0_Msk	inc/lpc18xx.h	12076;"	d
LCD_PAL190_B14_0_Pos	inc/lpc18xx.h	12075;"	d
LCD_PAL190_G04_0_Msk	inc/lpc18xx.h	12066;"	d
LCD_PAL190_G04_0_Pos	inc/lpc18xx.h	12065;"	d
LCD_PAL190_G14_0_Msk	inc/lpc18xx.h	12074;"	d
LCD_PAL190_G14_0_Pos	inc/lpc18xx.h	12073;"	d
LCD_PAL190_I0_Msk	inc/lpc18xx.h	12070;"	d
LCD_PAL190_I0_Pos	inc/lpc18xx.h	12069;"	d
LCD_PAL190_I1_Msk	inc/lpc18xx.h	12078;"	d
LCD_PAL190_I1_Pos	inc/lpc18xx.h	12077;"	d
LCD_PAL190_R04_0_Msk	inc/lpc18xx.h	12064;"	d
LCD_PAL190_R04_0_Pos	inc/lpc18xx.h	12063;"	d
LCD_PAL190_R14_0_Msk	inc/lpc18xx.h	12072;"	d
LCD_PAL190_R14_0_Pos	inc/lpc18xx.h	12071;"	d
LCD_PAL191_B04_0_Msk	inc/lpc18xx.h	12086;"	d
LCD_PAL191_B04_0_Pos	inc/lpc18xx.h	12085;"	d
LCD_PAL191_B14_0_Msk	inc/lpc18xx.h	12094;"	d
LCD_PAL191_B14_0_Pos	inc/lpc18xx.h	12093;"	d
LCD_PAL191_G04_0_Msk	inc/lpc18xx.h	12084;"	d
LCD_PAL191_G04_0_Pos	inc/lpc18xx.h	12083;"	d
LCD_PAL191_G14_0_Msk	inc/lpc18xx.h	12092;"	d
LCD_PAL191_G14_0_Pos	inc/lpc18xx.h	12091;"	d
LCD_PAL191_I0_Msk	inc/lpc18xx.h	12088;"	d
LCD_PAL191_I0_Pos	inc/lpc18xx.h	12087;"	d
LCD_PAL191_I1_Msk	inc/lpc18xx.h	12096;"	d
LCD_PAL191_I1_Pos	inc/lpc18xx.h	12095;"	d
LCD_PAL191_R04_0_Msk	inc/lpc18xx.h	12082;"	d
LCD_PAL191_R04_0_Pos	inc/lpc18xx.h	12081;"	d
LCD_PAL191_R14_0_Msk	inc/lpc18xx.h	12090;"	d
LCD_PAL191_R14_0_Pos	inc/lpc18xx.h	12089;"	d
LCD_PAL192_B04_0_Msk	inc/lpc18xx.h	12104;"	d
LCD_PAL192_B04_0_Pos	inc/lpc18xx.h	12103;"	d
LCD_PAL192_B14_0_Msk	inc/lpc18xx.h	12112;"	d
LCD_PAL192_B14_0_Pos	inc/lpc18xx.h	12111;"	d
LCD_PAL192_G04_0_Msk	inc/lpc18xx.h	12102;"	d
LCD_PAL192_G04_0_Pos	inc/lpc18xx.h	12101;"	d
LCD_PAL192_G14_0_Msk	inc/lpc18xx.h	12110;"	d
LCD_PAL192_G14_0_Pos	inc/lpc18xx.h	12109;"	d
LCD_PAL192_I0_Msk	inc/lpc18xx.h	12106;"	d
LCD_PAL192_I0_Pos	inc/lpc18xx.h	12105;"	d
LCD_PAL192_I1_Msk	inc/lpc18xx.h	12114;"	d
LCD_PAL192_I1_Pos	inc/lpc18xx.h	12113;"	d
LCD_PAL192_R04_0_Msk	inc/lpc18xx.h	12100;"	d
LCD_PAL192_R04_0_Pos	inc/lpc18xx.h	12099;"	d
LCD_PAL192_R14_0_Msk	inc/lpc18xx.h	12108;"	d
LCD_PAL192_R14_0_Pos	inc/lpc18xx.h	12107;"	d
LCD_PAL193_B04_0_Msk	inc/lpc18xx.h	12122;"	d
LCD_PAL193_B04_0_Pos	inc/lpc18xx.h	12121;"	d
LCD_PAL193_B14_0_Msk	inc/lpc18xx.h	12130;"	d
LCD_PAL193_B14_0_Pos	inc/lpc18xx.h	12129;"	d
LCD_PAL193_G04_0_Msk	inc/lpc18xx.h	12120;"	d
LCD_PAL193_G04_0_Pos	inc/lpc18xx.h	12119;"	d
LCD_PAL193_G14_0_Msk	inc/lpc18xx.h	12128;"	d
LCD_PAL193_G14_0_Pos	inc/lpc18xx.h	12127;"	d
LCD_PAL193_I0_Msk	inc/lpc18xx.h	12124;"	d
LCD_PAL193_I0_Pos	inc/lpc18xx.h	12123;"	d
LCD_PAL193_I1_Msk	inc/lpc18xx.h	12132;"	d
LCD_PAL193_I1_Pos	inc/lpc18xx.h	12131;"	d
LCD_PAL193_R04_0_Msk	inc/lpc18xx.h	12118;"	d
LCD_PAL193_R04_0_Pos	inc/lpc18xx.h	12117;"	d
LCD_PAL193_R14_0_Msk	inc/lpc18xx.h	12126;"	d
LCD_PAL193_R14_0_Pos	inc/lpc18xx.h	12125;"	d
LCD_PAL194_B04_0_Msk	inc/lpc18xx.h	12140;"	d
LCD_PAL194_B04_0_Pos	inc/lpc18xx.h	12139;"	d
LCD_PAL194_B14_0_Msk	inc/lpc18xx.h	12148;"	d
LCD_PAL194_B14_0_Pos	inc/lpc18xx.h	12147;"	d
LCD_PAL194_G04_0_Msk	inc/lpc18xx.h	12138;"	d
LCD_PAL194_G04_0_Pos	inc/lpc18xx.h	12137;"	d
LCD_PAL194_G14_0_Msk	inc/lpc18xx.h	12146;"	d
LCD_PAL194_G14_0_Pos	inc/lpc18xx.h	12145;"	d
LCD_PAL194_I0_Msk	inc/lpc18xx.h	12142;"	d
LCD_PAL194_I0_Pos	inc/lpc18xx.h	12141;"	d
LCD_PAL194_I1_Msk	inc/lpc18xx.h	12150;"	d
LCD_PAL194_I1_Pos	inc/lpc18xx.h	12149;"	d
LCD_PAL194_R04_0_Msk	inc/lpc18xx.h	12136;"	d
LCD_PAL194_R04_0_Pos	inc/lpc18xx.h	12135;"	d
LCD_PAL194_R14_0_Msk	inc/lpc18xx.h	12144;"	d
LCD_PAL194_R14_0_Pos	inc/lpc18xx.h	12143;"	d
LCD_PAL195_B04_0_Msk	inc/lpc18xx.h	12158;"	d
LCD_PAL195_B04_0_Pos	inc/lpc18xx.h	12157;"	d
LCD_PAL195_B14_0_Msk	inc/lpc18xx.h	12166;"	d
LCD_PAL195_B14_0_Pos	inc/lpc18xx.h	12165;"	d
LCD_PAL195_G04_0_Msk	inc/lpc18xx.h	12156;"	d
LCD_PAL195_G04_0_Pos	inc/lpc18xx.h	12155;"	d
LCD_PAL195_G14_0_Msk	inc/lpc18xx.h	12164;"	d
LCD_PAL195_G14_0_Pos	inc/lpc18xx.h	12163;"	d
LCD_PAL195_I0_Msk	inc/lpc18xx.h	12160;"	d
LCD_PAL195_I0_Pos	inc/lpc18xx.h	12159;"	d
LCD_PAL195_I1_Msk	inc/lpc18xx.h	12168;"	d
LCD_PAL195_I1_Pos	inc/lpc18xx.h	12167;"	d
LCD_PAL195_R04_0_Msk	inc/lpc18xx.h	12154;"	d
LCD_PAL195_R04_0_Pos	inc/lpc18xx.h	12153;"	d
LCD_PAL195_R14_0_Msk	inc/lpc18xx.h	12162;"	d
LCD_PAL195_R14_0_Pos	inc/lpc18xx.h	12161;"	d
LCD_PAL196_B04_0_Msk	inc/lpc18xx.h	12176;"	d
LCD_PAL196_B04_0_Pos	inc/lpc18xx.h	12175;"	d
LCD_PAL196_B14_0_Msk	inc/lpc18xx.h	12184;"	d
LCD_PAL196_B14_0_Pos	inc/lpc18xx.h	12183;"	d
LCD_PAL196_G04_0_Msk	inc/lpc18xx.h	12174;"	d
LCD_PAL196_G04_0_Pos	inc/lpc18xx.h	12173;"	d
LCD_PAL196_G14_0_Msk	inc/lpc18xx.h	12182;"	d
LCD_PAL196_G14_0_Pos	inc/lpc18xx.h	12181;"	d
LCD_PAL196_I0_Msk	inc/lpc18xx.h	12178;"	d
LCD_PAL196_I0_Pos	inc/lpc18xx.h	12177;"	d
LCD_PAL196_I1_Msk	inc/lpc18xx.h	12186;"	d
LCD_PAL196_I1_Pos	inc/lpc18xx.h	12185;"	d
LCD_PAL196_R04_0_Msk	inc/lpc18xx.h	12172;"	d
LCD_PAL196_R04_0_Pos	inc/lpc18xx.h	12171;"	d
LCD_PAL196_R14_0_Msk	inc/lpc18xx.h	12180;"	d
LCD_PAL196_R14_0_Pos	inc/lpc18xx.h	12179;"	d
LCD_PAL197_B04_0_Msk	inc/lpc18xx.h	12194;"	d
LCD_PAL197_B04_0_Pos	inc/lpc18xx.h	12193;"	d
LCD_PAL197_B14_0_Msk	inc/lpc18xx.h	12202;"	d
LCD_PAL197_B14_0_Pos	inc/lpc18xx.h	12201;"	d
LCD_PAL197_G04_0_Msk	inc/lpc18xx.h	12192;"	d
LCD_PAL197_G04_0_Pos	inc/lpc18xx.h	12191;"	d
LCD_PAL197_G14_0_Msk	inc/lpc18xx.h	12200;"	d
LCD_PAL197_G14_0_Pos	inc/lpc18xx.h	12199;"	d
LCD_PAL197_I0_Msk	inc/lpc18xx.h	12196;"	d
LCD_PAL197_I0_Pos	inc/lpc18xx.h	12195;"	d
LCD_PAL197_I1_Msk	inc/lpc18xx.h	12204;"	d
LCD_PAL197_I1_Pos	inc/lpc18xx.h	12203;"	d
LCD_PAL197_R04_0_Msk	inc/lpc18xx.h	12190;"	d
LCD_PAL197_R04_0_Pos	inc/lpc18xx.h	12189;"	d
LCD_PAL197_R14_0_Msk	inc/lpc18xx.h	12198;"	d
LCD_PAL197_R14_0_Pos	inc/lpc18xx.h	12197;"	d
LCD_PAL198_B04_0_Msk	inc/lpc18xx.h	12212;"	d
LCD_PAL198_B04_0_Pos	inc/lpc18xx.h	12211;"	d
LCD_PAL198_B14_0_Msk	inc/lpc18xx.h	12220;"	d
LCD_PAL198_B14_0_Pos	inc/lpc18xx.h	12219;"	d
LCD_PAL198_G04_0_Msk	inc/lpc18xx.h	12210;"	d
LCD_PAL198_G04_0_Pos	inc/lpc18xx.h	12209;"	d
LCD_PAL198_G14_0_Msk	inc/lpc18xx.h	12218;"	d
LCD_PAL198_G14_0_Pos	inc/lpc18xx.h	12217;"	d
LCD_PAL198_I0_Msk	inc/lpc18xx.h	12214;"	d
LCD_PAL198_I0_Pos	inc/lpc18xx.h	12213;"	d
LCD_PAL198_I1_Msk	inc/lpc18xx.h	12222;"	d
LCD_PAL198_I1_Pos	inc/lpc18xx.h	12221;"	d
LCD_PAL198_R04_0_Msk	inc/lpc18xx.h	12208;"	d
LCD_PAL198_R04_0_Pos	inc/lpc18xx.h	12207;"	d
LCD_PAL198_R14_0_Msk	inc/lpc18xx.h	12216;"	d
LCD_PAL198_R14_0_Pos	inc/lpc18xx.h	12215;"	d
LCD_PAL199_B04_0_Msk	inc/lpc18xx.h	12230;"	d
LCD_PAL199_B04_0_Pos	inc/lpc18xx.h	12229;"	d
LCD_PAL199_B14_0_Msk	inc/lpc18xx.h	12238;"	d
LCD_PAL199_B14_0_Pos	inc/lpc18xx.h	12237;"	d
LCD_PAL199_G04_0_Msk	inc/lpc18xx.h	12228;"	d
LCD_PAL199_G04_0_Pos	inc/lpc18xx.h	12227;"	d
LCD_PAL199_G14_0_Msk	inc/lpc18xx.h	12236;"	d
LCD_PAL199_G14_0_Pos	inc/lpc18xx.h	12235;"	d
LCD_PAL199_I0_Msk	inc/lpc18xx.h	12232;"	d
LCD_PAL199_I0_Pos	inc/lpc18xx.h	12231;"	d
LCD_PAL199_I1_Msk	inc/lpc18xx.h	12240;"	d
LCD_PAL199_I1_Pos	inc/lpc18xx.h	12239;"	d
LCD_PAL199_R04_0_Msk	inc/lpc18xx.h	12226;"	d
LCD_PAL199_R04_0_Pos	inc/lpc18xx.h	12225;"	d
LCD_PAL199_R14_0_Msk	inc/lpc18xx.h	12234;"	d
LCD_PAL199_R14_0_Pos	inc/lpc18xx.h	12233;"	d
LCD_PAL19_B04_0_Msk	inc/lpc18xx.h	8990;"	d
LCD_PAL19_B04_0_Pos	inc/lpc18xx.h	8989;"	d
LCD_PAL19_B14_0_Msk	inc/lpc18xx.h	8998;"	d
LCD_PAL19_B14_0_Pos	inc/lpc18xx.h	8997;"	d
LCD_PAL19_G04_0_Msk	inc/lpc18xx.h	8988;"	d
LCD_PAL19_G04_0_Pos	inc/lpc18xx.h	8987;"	d
LCD_PAL19_G14_0_Msk	inc/lpc18xx.h	8996;"	d
LCD_PAL19_G14_0_Pos	inc/lpc18xx.h	8995;"	d
LCD_PAL19_I0_Msk	inc/lpc18xx.h	8992;"	d
LCD_PAL19_I0_Pos	inc/lpc18xx.h	8991;"	d
LCD_PAL19_I1_Msk	inc/lpc18xx.h	9000;"	d
LCD_PAL19_I1_Pos	inc/lpc18xx.h	8999;"	d
LCD_PAL19_R04_0_Msk	inc/lpc18xx.h	8986;"	d
LCD_PAL19_R04_0_Pos	inc/lpc18xx.h	8985;"	d
LCD_PAL19_R14_0_Msk	inc/lpc18xx.h	8994;"	d
LCD_PAL19_R14_0_Pos	inc/lpc18xx.h	8993;"	d
LCD_PAL1_B04_0_Msk	inc/lpc18xx.h	8666;"	d
LCD_PAL1_B04_0_Pos	inc/lpc18xx.h	8665;"	d
LCD_PAL1_B14_0_Msk	inc/lpc18xx.h	8674;"	d
LCD_PAL1_B14_0_Pos	inc/lpc18xx.h	8673;"	d
LCD_PAL1_G04_0_Msk	inc/lpc18xx.h	8664;"	d
LCD_PAL1_G04_0_Pos	inc/lpc18xx.h	8663;"	d
LCD_PAL1_G14_0_Msk	inc/lpc18xx.h	8672;"	d
LCD_PAL1_G14_0_Pos	inc/lpc18xx.h	8671;"	d
LCD_PAL1_I0_Msk	inc/lpc18xx.h	8668;"	d
LCD_PAL1_I0_Pos	inc/lpc18xx.h	8667;"	d
LCD_PAL1_I1_Msk	inc/lpc18xx.h	8676;"	d
LCD_PAL1_I1_Pos	inc/lpc18xx.h	8675;"	d
LCD_PAL1_R04_0_Msk	inc/lpc18xx.h	8662;"	d
LCD_PAL1_R04_0_Pos	inc/lpc18xx.h	8661;"	d
LCD_PAL1_R14_0_Msk	inc/lpc18xx.h	8670;"	d
LCD_PAL1_R14_0_Pos	inc/lpc18xx.h	8669;"	d
LCD_PAL200_B04_0_Msk	inc/lpc18xx.h	12248;"	d
LCD_PAL200_B04_0_Pos	inc/lpc18xx.h	12247;"	d
LCD_PAL200_B14_0_Msk	inc/lpc18xx.h	12256;"	d
LCD_PAL200_B14_0_Pos	inc/lpc18xx.h	12255;"	d
LCD_PAL200_G04_0_Msk	inc/lpc18xx.h	12246;"	d
LCD_PAL200_G04_0_Pos	inc/lpc18xx.h	12245;"	d
LCD_PAL200_G14_0_Msk	inc/lpc18xx.h	12254;"	d
LCD_PAL200_G14_0_Pos	inc/lpc18xx.h	12253;"	d
LCD_PAL200_I0_Msk	inc/lpc18xx.h	12250;"	d
LCD_PAL200_I0_Pos	inc/lpc18xx.h	12249;"	d
LCD_PAL200_I1_Msk	inc/lpc18xx.h	12258;"	d
LCD_PAL200_I1_Pos	inc/lpc18xx.h	12257;"	d
LCD_PAL200_R04_0_Msk	inc/lpc18xx.h	12244;"	d
LCD_PAL200_R04_0_Pos	inc/lpc18xx.h	12243;"	d
LCD_PAL200_R14_0_Msk	inc/lpc18xx.h	12252;"	d
LCD_PAL200_R14_0_Pos	inc/lpc18xx.h	12251;"	d
LCD_PAL201_B04_0_Msk	inc/lpc18xx.h	12266;"	d
LCD_PAL201_B04_0_Pos	inc/lpc18xx.h	12265;"	d
LCD_PAL201_B14_0_Msk	inc/lpc18xx.h	12274;"	d
LCD_PAL201_B14_0_Pos	inc/lpc18xx.h	12273;"	d
LCD_PAL201_G04_0_Msk	inc/lpc18xx.h	12264;"	d
LCD_PAL201_G04_0_Pos	inc/lpc18xx.h	12263;"	d
LCD_PAL201_G14_0_Msk	inc/lpc18xx.h	12272;"	d
LCD_PAL201_G14_0_Pos	inc/lpc18xx.h	12271;"	d
LCD_PAL201_I0_Msk	inc/lpc18xx.h	12268;"	d
LCD_PAL201_I0_Pos	inc/lpc18xx.h	12267;"	d
LCD_PAL201_I1_Msk	inc/lpc18xx.h	12276;"	d
LCD_PAL201_I1_Pos	inc/lpc18xx.h	12275;"	d
LCD_PAL201_R04_0_Msk	inc/lpc18xx.h	12262;"	d
LCD_PAL201_R04_0_Pos	inc/lpc18xx.h	12261;"	d
LCD_PAL201_R14_0_Msk	inc/lpc18xx.h	12270;"	d
LCD_PAL201_R14_0_Pos	inc/lpc18xx.h	12269;"	d
LCD_PAL202_B04_0_Msk	inc/lpc18xx.h	12284;"	d
LCD_PAL202_B04_0_Pos	inc/lpc18xx.h	12283;"	d
LCD_PAL202_B14_0_Msk	inc/lpc18xx.h	12292;"	d
LCD_PAL202_B14_0_Pos	inc/lpc18xx.h	12291;"	d
LCD_PAL202_G04_0_Msk	inc/lpc18xx.h	12282;"	d
LCD_PAL202_G04_0_Pos	inc/lpc18xx.h	12281;"	d
LCD_PAL202_G14_0_Msk	inc/lpc18xx.h	12290;"	d
LCD_PAL202_G14_0_Pos	inc/lpc18xx.h	12289;"	d
LCD_PAL202_I0_Msk	inc/lpc18xx.h	12286;"	d
LCD_PAL202_I0_Pos	inc/lpc18xx.h	12285;"	d
LCD_PAL202_I1_Msk	inc/lpc18xx.h	12294;"	d
LCD_PAL202_I1_Pos	inc/lpc18xx.h	12293;"	d
LCD_PAL202_R04_0_Msk	inc/lpc18xx.h	12280;"	d
LCD_PAL202_R04_0_Pos	inc/lpc18xx.h	12279;"	d
LCD_PAL202_R14_0_Msk	inc/lpc18xx.h	12288;"	d
LCD_PAL202_R14_0_Pos	inc/lpc18xx.h	12287;"	d
LCD_PAL203_B04_0_Msk	inc/lpc18xx.h	12302;"	d
LCD_PAL203_B04_0_Pos	inc/lpc18xx.h	12301;"	d
LCD_PAL203_B14_0_Msk	inc/lpc18xx.h	12310;"	d
LCD_PAL203_B14_0_Pos	inc/lpc18xx.h	12309;"	d
LCD_PAL203_G04_0_Msk	inc/lpc18xx.h	12300;"	d
LCD_PAL203_G04_0_Pos	inc/lpc18xx.h	12299;"	d
LCD_PAL203_G14_0_Msk	inc/lpc18xx.h	12308;"	d
LCD_PAL203_G14_0_Pos	inc/lpc18xx.h	12307;"	d
LCD_PAL203_I0_Msk	inc/lpc18xx.h	12304;"	d
LCD_PAL203_I0_Pos	inc/lpc18xx.h	12303;"	d
LCD_PAL203_I1_Msk	inc/lpc18xx.h	12312;"	d
LCD_PAL203_I1_Pos	inc/lpc18xx.h	12311;"	d
LCD_PAL203_R04_0_Msk	inc/lpc18xx.h	12298;"	d
LCD_PAL203_R04_0_Pos	inc/lpc18xx.h	12297;"	d
LCD_PAL203_R14_0_Msk	inc/lpc18xx.h	12306;"	d
LCD_PAL203_R14_0_Pos	inc/lpc18xx.h	12305;"	d
LCD_PAL204_B04_0_Msk	inc/lpc18xx.h	12320;"	d
LCD_PAL204_B04_0_Pos	inc/lpc18xx.h	12319;"	d
LCD_PAL204_B14_0_Msk	inc/lpc18xx.h	12328;"	d
LCD_PAL204_B14_0_Pos	inc/lpc18xx.h	12327;"	d
LCD_PAL204_G04_0_Msk	inc/lpc18xx.h	12318;"	d
LCD_PAL204_G04_0_Pos	inc/lpc18xx.h	12317;"	d
LCD_PAL204_G14_0_Msk	inc/lpc18xx.h	12326;"	d
LCD_PAL204_G14_0_Pos	inc/lpc18xx.h	12325;"	d
LCD_PAL204_I0_Msk	inc/lpc18xx.h	12322;"	d
LCD_PAL204_I0_Pos	inc/lpc18xx.h	12321;"	d
LCD_PAL204_I1_Msk	inc/lpc18xx.h	12330;"	d
LCD_PAL204_I1_Pos	inc/lpc18xx.h	12329;"	d
LCD_PAL204_R04_0_Msk	inc/lpc18xx.h	12316;"	d
LCD_PAL204_R04_0_Pos	inc/lpc18xx.h	12315;"	d
LCD_PAL204_R14_0_Msk	inc/lpc18xx.h	12324;"	d
LCD_PAL204_R14_0_Pos	inc/lpc18xx.h	12323;"	d
LCD_PAL205_B04_0_Msk	inc/lpc18xx.h	12338;"	d
LCD_PAL205_B04_0_Pos	inc/lpc18xx.h	12337;"	d
LCD_PAL205_B14_0_Msk	inc/lpc18xx.h	12346;"	d
LCD_PAL205_B14_0_Pos	inc/lpc18xx.h	12345;"	d
LCD_PAL205_G04_0_Msk	inc/lpc18xx.h	12336;"	d
LCD_PAL205_G04_0_Pos	inc/lpc18xx.h	12335;"	d
LCD_PAL205_G14_0_Msk	inc/lpc18xx.h	12344;"	d
LCD_PAL205_G14_0_Pos	inc/lpc18xx.h	12343;"	d
LCD_PAL205_I0_Msk	inc/lpc18xx.h	12340;"	d
LCD_PAL205_I0_Pos	inc/lpc18xx.h	12339;"	d
LCD_PAL205_I1_Msk	inc/lpc18xx.h	12348;"	d
LCD_PAL205_I1_Pos	inc/lpc18xx.h	12347;"	d
LCD_PAL205_R04_0_Msk	inc/lpc18xx.h	12334;"	d
LCD_PAL205_R04_0_Pos	inc/lpc18xx.h	12333;"	d
LCD_PAL205_R14_0_Msk	inc/lpc18xx.h	12342;"	d
LCD_PAL205_R14_0_Pos	inc/lpc18xx.h	12341;"	d
LCD_PAL206_B04_0_Msk	inc/lpc18xx.h	12356;"	d
LCD_PAL206_B04_0_Pos	inc/lpc18xx.h	12355;"	d
LCD_PAL206_B14_0_Msk	inc/lpc18xx.h	12364;"	d
LCD_PAL206_B14_0_Pos	inc/lpc18xx.h	12363;"	d
LCD_PAL206_G04_0_Msk	inc/lpc18xx.h	12354;"	d
LCD_PAL206_G04_0_Pos	inc/lpc18xx.h	12353;"	d
LCD_PAL206_G14_0_Msk	inc/lpc18xx.h	12362;"	d
LCD_PAL206_G14_0_Pos	inc/lpc18xx.h	12361;"	d
LCD_PAL206_I0_Msk	inc/lpc18xx.h	12358;"	d
LCD_PAL206_I0_Pos	inc/lpc18xx.h	12357;"	d
LCD_PAL206_I1_Msk	inc/lpc18xx.h	12366;"	d
LCD_PAL206_I1_Pos	inc/lpc18xx.h	12365;"	d
LCD_PAL206_R04_0_Msk	inc/lpc18xx.h	12352;"	d
LCD_PAL206_R04_0_Pos	inc/lpc18xx.h	12351;"	d
LCD_PAL206_R14_0_Msk	inc/lpc18xx.h	12360;"	d
LCD_PAL206_R14_0_Pos	inc/lpc18xx.h	12359;"	d
LCD_PAL207_B04_0_Msk	inc/lpc18xx.h	12374;"	d
LCD_PAL207_B04_0_Pos	inc/lpc18xx.h	12373;"	d
LCD_PAL207_B14_0_Msk	inc/lpc18xx.h	12382;"	d
LCD_PAL207_B14_0_Pos	inc/lpc18xx.h	12381;"	d
LCD_PAL207_G04_0_Msk	inc/lpc18xx.h	12372;"	d
LCD_PAL207_G04_0_Pos	inc/lpc18xx.h	12371;"	d
LCD_PAL207_G14_0_Msk	inc/lpc18xx.h	12380;"	d
LCD_PAL207_G14_0_Pos	inc/lpc18xx.h	12379;"	d
LCD_PAL207_I0_Msk	inc/lpc18xx.h	12376;"	d
LCD_PAL207_I0_Pos	inc/lpc18xx.h	12375;"	d
LCD_PAL207_I1_Msk	inc/lpc18xx.h	12384;"	d
LCD_PAL207_I1_Pos	inc/lpc18xx.h	12383;"	d
LCD_PAL207_R04_0_Msk	inc/lpc18xx.h	12370;"	d
LCD_PAL207_R04_0_Pos	inc/lpc18xx.h	12369;"	d
LCD_PAL207_R14_0_Msk	inc/lpc18xx.h	12378;"	d
LCD_PAL207_R14_0_Pos	inc/lpc18xx.h	12377;"	d
LCD_PAL208_B04_0_Msk	inc/lpc18xx.h	12392;"	d
LCD_PAL208_B04_0_Pos	inc/lpc18xx.h	12391;"	d
LCD_PAL208_B14_0_Msk	inc/lpc18xx.h	12400;"	d
LCD_PAL208_B14_0_Pos	inc/lpc18xx.h	12399;"	d
LCD_PAL208_G04_0_Msk	inc/lpc18xx.h	12390;"	d
LCD_PAL208_G04_0_Pos	inc/lpc18xx.h	12389;"	d
LCD_PAL208_G14_0_Msk	inc/lpc18xx.h	12398;"	d
LCD_PAL208_G14_0_Pos	inc/lpc18xx.h	12397;"	d
LCD_PAL208_I0_Msk	inc/lpc18xx.h	12394;"	d
LCD_PAL208_I0_Pos	inc/lpc18xx.h	12393;"	d
LCD_PAL208_I1_Msk	inc/lpc18xx.h	12402;"	d
LCD_PAL208_I1_Pos	inc/lpc18xx.h	12401;"	d
LCD_PAL208_R04_0_Msk	inc/lpc18xx.h	12388;"	d
LCD_PAL208_R04_0_Pos	inc/lpc18xx.h	12387;"	d
LCD_PAL208_R14_0_Msk	inc/lpc18xx.h	12396;"	d
LCD_PAL208_R14_0_Pos	inc/lpc18xx.h	12395;"	d
LCD_PAL209_B04_0_Msk	inc/lpc18xx.h	12410;"	d
LCD_PAL209_B04_0_Pos	inc/lpc18xx.h	12409;"	d
LCD_PAL209_B14_0_Msk	inc/lpc18xx.h	12418;"	d
LCD_PAL209_B14_0_Pos	inc/lpc18xx.h	12417;"	d
LCD_PAL209_G04_0_Msk	inc/lpc18xx.h	12408;"	d
LCD_PAL209_G04_0_Pos	inc/lpc18xx.h	12407;"	d
LCD_PAL209_G14_0_Msk	inc/lpc18xx.h	12416;"	d
LCD_PAL209_G14_0_Pos	inc/lpc18xx.h	12415;"	d
LCD_PAL209_I0_Msk	inc/lpc18xx.h	12412;"	d
LCD_PAL209_I0_Pos	inc/lpc18xx.h	12411;"	d
LCD_PAL209_I1_Msk	inc/lpc18xx.h	12420;"	d
LCD_PAL209_I1_Pos	inc/lpc18xx.h	12419;"	d
LCD_PAL209_R04_0_Msk	inc/lpc18xx.h	12406;"	d
LCD_PAL209_R04_0_Pos	inc/lpc18xx.h	12405;"	d
LCD_PAL209_R14_0_Msk	inc/lpc18xx.h	12414;"	d
LCD_PAL209_R14_0_Pos	inc/lpc18xx.h	12413;"	d
LCD_PAL20_B04_0_Msk	inc/lpc18xx.h	9008;"	d
LCD_PAL20_B04_0_Pos	inc/lpc18xx.h	9007;"	d
LCD_PAL20_B14_0_Msk	inc/lpc18xx.h	9016;"	d
LCD_PAL20_B14_0_Pos	inc/lpc18xx.h	9015;"	d
LCD_PAL20_G04_0_Msk	inc/lpc18xx.h	9006;"	d
LCD_PAL20_G04_0_Pos	inc/lpc18xx.h	9005;"	d
LCD_PAL20_G14_0_Msk	inc/lpc18xx.h	9014;"	d
LCD_PAL20_G14_0_Pos	inc/lpc18xx.h	9013;"	d
LCD_PAL20_I0_Msk	inc/lpc18xx.h	9010;"	d
LCD_PAL20_I0_Pos	inc/lpc18xx.h	9009;"	d
LCD_PAL20_I1_Msk	inc/lpc18xx.h	9018;"	d
LCD_PAL20_I1_Pos	inc/lpc18xx.h	9017;"	d
LCD_PAL20_R04_0_Msk	inc/lpc18xx.h	9004;"	d
LCD_PAL20_R04_0_Pos	inc/lpc18xx.h	9003;"	d
LCD_PAL20_R14_0_Msk	inc/lpc18xx.h	9012;"	d
LCD_PAL20_R14_0_Pos	inc/lpc18xx.h	9011;"	d
LCD_PAL210_B04_0_Msk	inc/lpc18xx.h	12428;"	d
LCD_PAL210_B04_0_Pos	inc/lpc18xx.h	12427;"	d
LCD_PAL210_B14_0_Msk	inc/lpc18xx.h	12436;"	d
LCD_PAL210_B14_0_Pos	inc/lpc18xx.h	12435;"	d
LCD_PAL210_G04_0_Msk	inc/lpc18xx.h	12426;"	d
LCD_PAL210_G04_0_Pos	inc/lpc18xx.h	12425;"	d
LCD_PAL210_G14_0_Msk	inc/lpc18xx.h	12434;"	d
LCD_PAL210_G14_0_Pos	inc/lpc18xx.h	12433;"	d
LCD_PAL210_I0_Msk	inc/lpc18xx.h	12430;"	d
LCD_PAL210_I0_Pos	inc/lpc18xx.h	12429;"	d
LCD_PAL210_I1_Msk	inc/lpc18xx.h	12438;"	d
LCD_PAL210_I1_Pos	inc/lpc18xx.h	12437;"	d
LCD_PAL210_R04_0_Msk	inc/lpc18xx.h	12424;"	d
LCD_PAL210_R04_0_Pos	inc/lpc18xx.h	12423;"	d
LCD_PAL210_R14_0_Msk	inc/lpc18xx.h	12432;"	d
LCD_PAL210_R14_0_Pos	inc/lpc18xx.h	12431;"	d
LCD_PAL211_B04_0_Msk	inc/lpc18xx.h	12446;"	d
LCD_PAL211_B04_0_Pos	inc/lpc18xx.h	12445;"	d
LCD_PAL211_B14_0_Msk	inc/lpc18xx.h	12454;"	d
LCD_PAL211_B14_0_Pos	inc/lpc18xx.h	12453;"	d
LCD_PAL211_G04_0_Msk	inc/lpc18xx.h	12444;"	d
LCD_PAL211_G04_0_Pos	inc/lpc18xx.h	12443;"	d
LCD_PAL211_G14_0_Msk	inc/lpc18xx.h	12452;"	d
LCD_PAL211_G14_0_Pos	inc/lpc18xx.h	12451;"	d
LCD_PAL211_I0_Msk	inc/lpc18xx.h	12448;"	d
LCD_PAL211_I0_Pos	inc/lpc18xx.h	12447;"	d
LCD_PAL211_I1_Msk	inc/lpc18xx.h	12456;"	d
LCD_PAL211_I1_Pos	inc/lpc18xx.h	12455;"	d
LCD_PAL211_R04_0_Msk	inc/lpc18xx.h	12442;"	d
LCD_PAL211_R04_0_Pos	inc/lpc18xx.h	12441;"	d
LCD_PAL211_R14_0_Msk	inc/lpc18xx.h	12450;"	d
LCD_PAL211_R14_0_Pos	inc/lpc18xx.h	12449;"	d
LCD_PAL212_B04_0_Msk	inc/lpc18xx.h	12464;"	d
LCD_PAL212_B04_0_Pos	inc/lpc18xx.h	12463;"	d
LCD_PAL212_B14_0_Msk	inc/lpc18xx.h	12472;"	d
LCD_PAL212_B14_0_Pos	inc/lpc18xx.h	12471;"	d
LCD_PAL212_G04_0_Msk	inc/lpc18xx.h	12462;"	d
LCD_PAL212_G04_0_Pos	inc/lpc18xx.h	12461;"	d
LCD_PAL212_G14_0_Msk	inc/lpc18xx.h	12470;"	d
LCD_PAL212_G14_0_Pos	inc/lpc18xx.h	12469;"	d
LCD_PAL212_I0_Msk	inc/lpc18xx.h	12466;"	d
LCD_PAL212_I0_Pos	inc/lpc18xx.h	12465;"	d
LCD_PAL212_I1_Msk	inc/lpc18xx.h	12474;"	d
LCD_PAL212_I1_Pos	inc/lpc18xx.h	12473;"	d
LCD_PAL212_R04_0_Msk	inc/lpc18xx.h	12460;"	d
LCD_PAL212_R04_0_Pos	inc/lpc18xx.h	12459;"	d
LCD_PAL212_R14_0_Msk	inc/lpc18xx.h	12468;"	d
LCD_PAL212_R14_0_Pos	inc/lpc18xx.h	12467;"	d
LCD_PAL213_B04_0_Msk	inc/lpc18xx.h	12482;"	d
LCD_PAL213_B04_0_Pos	inc/lpc18xx.h	12481;"	d
LCD_PAL213_B14_0_Msk	inc/lpc18xx.h	12490;"	d
LCD_PAL213_B14_0_Pos	inc/lpc18xx.h	12489;"	d
LCD_PAL213_G04_0_Msk	inc/lpc18xx.h	12480;"	d
LCD_PAL213_G04_0_Pos	inc/lpc18xx.h	12479;"	d
LCD_PAL213_G14_0_Msk	inc/lpc18xx.h	12488;"	d
LCD_PAL213_G14_0_Pos	inc/lpc18xx.h	12487;"	d
LCD_PAL213_I0_Msk	inc/lpc18xx.h	12484;"	d
LCD_PAL213_I0_Pos	inc/lpc18xx.h	12483;"	d
LCD_PAL213_I1_Msk	inc/lpc18xx.h	12492;"	d
LCD_PAL213_I1_Pos	inc/lpc18xx.h	12491;"	d
LCD_PAL213_R04_0_Msk	inc/lpc18xx.h	12478;"	d
LCD_PAL213_R04_0_Pos	inc/lpc18xx.h	12477;"	d
LCD_PAL213_R14_0_Msk	inc/lpc18xx.h	12486;"	d
LCD_PAL213_R14_0_Pos	inc/lpc18xx.h	12485;"	d
LCD_PAL214_B04_0_Msk	inc/lpc18xx.h	12500;"	d
LCD_PAL214_B04_0_Pos	inc/lpc18xx.h	12499;"	d
LCD_PAL214_B14_0_Msk	inc/lpc18xx.h	12508;"	d
LCD_PAL214_B14_0_Pos	inc/lpc18xx.h	12507;"	d
LCD_PAL214_G04_0_Msk	inc/lpc18xx.h	12498;"	d
LCD_PAL214_G04_0_Pos	inc/lpc18xx.h	12497;"	d
LCD_PAL214_G14_0_Msk	inc/lpc18xx.h	12506;"	d
LCD_PAL214_G14_0_Pos	inc/lpc18xx.h	12505;"	d
LCD_PAL214_I0_Msk	inc/lpc18xx.h	12502;"	d
LCD_PAL214_I0_Pos	inc/lpc18xx.h	12501;"	d
LCD_PAL214_I1_Msk	inc/lpc18xx.h	12510;"	d
LCD_PAL214_I1_Pos	inc/lpc18xx.h	12509;"	d
LCD_PAL214_R04_0_Msk	inc/lpc18xx.h	12496;"	d
LCD_PAL214_R04_0_Pos	inc/lpc18xx.h	12495;"	d
LCD_PAL214_R14_0_Msk	inc/lpc18xx.h	12504;"	d
LCD_PAL214_R14_0_Pos	inc/lpc18xx.h	12503;"	d
LCD_PAL215_B04_0_Msk	inc/lpc18xx.h	12518;"	d
LCD_PAL215_B04_0_Pos	inc/lpc18xx.h	12517;"	d
LCD_PAL215_B14_0_Msk	inc/lpc18xx.h	12526;"	d
LCD_PAL215_B14_0_Pos	inc/lpc18xx.h	12525;"	d
LCD_PAL215_G04_0_Msk	inc/lpc18xx.h	12516;"	d
LCD_PAL215_G04_0_Pos	inc/lpc18xx.h	12515;"	d
LCD_PAL215_G14_0_Msk	inc/lpc18xx.h	12524;"	d
LCD_PAL215_G14_0_Pos	inc/lpc18xx.h	12523;"	d
LCD_PAL215_I0_Msk	inc/lpc18xx.h	12520;"	d
LCD_PAL215_I0_Pos	inc/lpc18xx.h	12519;"	d
LCD_PAL215_I1_Msk	inc/lpc18xx.h	12528;"	d
LCD_PAL215_I1_Pos	inc/lpc18xx.h	12527;"	d
LCD_PAL215_R04_0_Msk	inc/lpc18xx.h	12514;"	d
LCD_PAL215_R04_0_Pos	inc/lpc18xx.h	12513;"	d
LCD_PAL215_R14_0_Msk	inc/lpc18xx.h	12522;"	d
LCD_PAL215_R14_0_Pos	inc/lpc18xx.h	12521;"	d
LCD_PAL216_B04_0_Msk	inc/lpc18xx.h	12536;"	d
LCD_PAL216_B04_0_Pos	inc/lpc18xx.h	12535;"	d
LCD_PAL216_B14_0_Msk	inc/lpc18xx.h	12544;"	d
LCD_PAL216_B14_0_Pos	inc/lpc18xx.h	12543;"	d
LCD_PAL216_G04_0_Msk	inc/lpc18xx.h	12534;"	d
LCD_PAL216_G04_0_Pos	inc/lpc18xx.h	12533;"	d
LCD_PAL216_G14_0_Msk	inc/lpc18xx.h	12542;"	d
LCD_PAL216_G14_0_Pos	inc/lpc18xx.h	12541;"	d
LCD_PAL216_I0_Msk	inc/lpc18xx.h	12538;"	d
LCD_PAL216_I0_Pos	inc/lpc18xx.h	12537;"	d
LCD_PAL216_I1_Msk	inc/lpc18xx.h	12546;"	d
LCD_PAL216_I1_Pos	inc/lpc18xx.h	12545;"	d
LCD_PAL216_R04_0_Msk	inc/lpc18xx.h	12532;"	d
LCD_PAL216_R04_0_Pos	inc/lpc18xx.h	12531;"	d
LCD_PAL216_R14_0_Msk	inc/lpc18xx.h	12540;"	d
LCD_PAL216_R14_0_Pos	inc/lpc18xx.h	12539;"	d
LCD_PAL217_B04_0_Msk	inc/lpc18xx.h	12554;"	d
LCD_PAL217_B04_0_Pos	inc/lpc18xx.h	12553;"	d
LCD_PAL217_B14_0_Msk	inc/lpc18xx.h	12562;"	d
LCD_PAL217_B14_0_Pos	inc/lpc18xx.h	12561;"	d
LCD_PAL217_G04_0_Msk	inc/lpc18xx.h	12552;"	d
LCD_PAL217_G04_0_Pos	inc/lpc18xx.h	12551;"	d
LCD_PAL217_G14_0_Msk	inc/lpc18xx.h	12560;"	d
LCD_PAL217_G14_0_Pos	inc/lpc18xx.h	12559;"	d
LCD_PAL217_I0_Msk	inc/lpc18xx.h	12556;"	d
LCD_PAL217_I0_Pos	inc/lpc18xx.h	12555;"	d
LCD_PAL217_I1_Msk	inc/lpc18xx.h	12564;"	d
LCD_PAL217_I1_Pos	inc/lpc18xx.h	12563;"	d
LCD_PAL217_R04_0_Msk	inc/lpc18xx.h	12550;"	d
LCD_PAL217_R04_0_Pos	inc/lpc18xx.h	12549;"	d
LCD_PAL217_R14_0_Msk	inc/lpc18xx.h	12558;"	d
LCD_PAL217_R14_0_Pos	inc/lpc18xx.h	12557;"	d
LCD_PAL218_B04_0_Msk	inc/lpc18xx.h	12572;"	d
LCD_PAL218_B04_0_Pos	inc/lpc18xx.h	12571;"	d
LCD_PAL218_B14_0_Msk	inc/lpc18xx.h	12580;"	d
LCD_PAL218_B14_0_Pos	inc/lpc18xx.h	12579;"	d
LCD_PAL218_G04_0_Msk	inc/lpc18xx.h	12570;"	d
LCD_PAL218_G04_0_Pos	inc/lpc18xx.h	12569;"	d
LCD_PAL218_G14_0_Msk	inc/lpc18xx.h	12578;"	d
LCD_PAL218_G14_0_Pos	inc/lpc18xx.h	12577;"	d
LCD_PAL218_I0_Msk	inc/lpc18xx.h	12574;"	d
LCD_PAL218_I0_Pos	inc/lpc18xx.h	12573;"	d
LCD_PAL218_I1_Msk	inc/lpc18xx.h	12582;"	d
LCD_PAL218_I1_Pos	inc/lpc18xx.h	12581;"	d
LCD_PAL218_R04_0_Msk	inc/lpc18xx.h	12568;"	d
LCD_PAL218_R04_0_Pos	inc/lpc18xx.h	12567;"	d
LCD_PAL218_R14_0_Msk	inc/lpc18xx.h	12576;"	d
LCD_PAL218_R14_0_Pos	inc/lpc18xx.h	12575;"	d
LCD_PAL219_B04_0_Msk	inc/lpc18xx.h	12590;"	d
LCD_PAL219_B04_0_Pos	inc/lpc18xx.h	12589;"	d
LCD_PAL219_B14_0_Msk	inc/lpc18xx.h	12598;"	d
LCD_PAL219_B14_0_Pos	inc/lpc18xx.h	12597;"	d
LCD_PAL219_G04_0_Msk	inc/lpc18xx.h	12588;"	d
LCD_PAL219_G04_0_Pos	inc/lpc18xx.h	12587;"	d
LCD_PAL219_G14_0_Msk	inc/lpc18xx.h	12596;"	d
LCD_PAL219_G14_0_Pos	inc/lpc18xx.h	12595;"	d
LCD_PAL219_I0_Msk	inc/lpc18xx.h	12592;"	d
LCD_PAL219_I0_Pos	inc/lpc18xx.h	12591;"	d
LCD_PAL219_I1_Msk	inc/lpc18xx.h	12600;"	d
LCD_PAL219_I1_Pos	inc/lpc18xx.h	12599;"	d
LCD_PAL219_R04_0_Msk	inc/lpc18xx.h	12586;"	d
LCD_PAL219_R04_0_Pos	inc/lpc18xx.h	12585;"	d
LCD_PAL219_R14_0_Msk	inc/lpc18xx.h	12594;"	d
LCD_PAL219_R14_0_Pos	inc/lpc18xx.h	12593;"	d
LCD_PAL21_B04_0_Msk	inc/lpc18xx.h	9026;"	d
LCD_PAL21_B04_0_Pos	inc/lpc18xx.h	9025;"	d
LCD_PAL21_B14_0_Msk	inc/lpc18xx.h	9034;"	d
LCD_PAL21_B14_0_Pos	inc/lpc18xx.h	9033;"	d
LCD_PAL21_G04_0_Msk	inc/lpc18xx.h	9024;"	d
LCD_PAL21_G04_0_Pos	inc/lpc18xx.h	9023;"	d
LCD_PAL21_G14_0_Msk	inc/lpc18xx.h	9032;"	d
LCD_PAL21_G14_0_Pos	inc/lpc18xx.h	9031;"	d
LCD_PAL21_I0_Msk	inc/lpc18xx.h	9028;"	d
LCD_PAL21_I0_Pos	inc/lpc18xx.h	9027;"	d
LCD_PAL21_I1_Msk	inc/lpc18xx.h	9036;"	d
LCD_PAL21_I1_Pos	inc/lpc18xx.h	9035;"	d
LCD_PAL21_R04_0_Msk	inc/lpc18xx.h	9022;"	d
LCD_PAL21_R04_0_Pos	inc/lpc18xx.h	9021;"	d
LCD_PAL21_R14_0_Msk	inc/lpc18xx.h	9030;"	d
LCD_PAL21_R14_0_Pos	inc/lpc18xx.h	9029;"	d
LCD_PAL220_B04_0_Msk	inc/lpc18xx.h	12608;"	d
LCD_PAL220_B04_0_Pos	inc/lpc18xx.h	12607;"	d
LCD_PAL220_B14_0_Msk	inc/lpc18xx.h	12616;"	d
LCD_PAL220_B14_0_Pos	inc/lpc18xx.h	12615;"	d
LCD_PAL220_G04_0_Msk	inc/lpc18xx.h	12606;"	d
LCD_PAL220_G04_0_Pos	inc/lpc18xx.h	12605;"	d
LCD_PAL220_G14_0_Msk	inc/lpc18xx.h	12614;"	d
LCD_PAL220_G14_0_Pos	inc/lpc18xx.h	12613;"	d
LCD_PAL220_I0_Msk	inc/lpc18xx.h	12610;"	d
LCD_PAL220_I0_Pos	inc/lpc18xx.h	12609;"	d
LCD_PAL220_I1_Msk	inc/lpc18xx.h	12618;"	d
LCD_PAL220_I1_Pos	inc/lpc18xx.h	12617;"	d
LCD_PAL220_R04_0_Msk	inc/lpc18xx.h	12604;"	d
LCD_PAL220_R04_0_Pos	inc/lpc18xx.h	12603;"	d
LCD_PAL220_R14_0_Msk	inc/lpc18xx.h	12612;"	d
LCD_PAL220_R14_0_Pos	inc/lpc18xx.h	12611;"	d
LCD_PAL221_B04_0_Msk	inc/lpc18xx.h	12626;"	d
LCD_PAL221_B04_0_Pos	inc/lpc18xx.h	12625;"	d
LCD_PAL221_B14_0_Msk	inc/lpc18xx.h	12634;"	d
LCD_PAL221_B14_0_Pos	inc/lpc18xx.h	12633;"	d
LCD_PAL221_G04_0_Msk	inc/lpc18xx.h	12624;"	d
LCD_PAL221_G04_0_Pos	inc/lpc18xx.h	12623;"	d
LCD_PAL221_G14_0_Msk	inc/lpc18xx.h	12632;"	d
LCD_PAL221_G14_0_Pos	inc/lpc18xx.h	12631;"	d
LCD_PAL221_I0_Msk	inc/lpc18xx.h	12628;"	d
LCD_PAL221_I0_Pos	inc/lpc18xx.h	12627;"	d
LCD_PAL221_I1_Msk	inc/lpc18xx.h	12636;"	d
LCD_PAL221_I1_Pos	inc/lpc18xx.h	12635;"	d
LCD_PAL221_R04_0_Msk	inc/lpc18xx.h	12622;"	d
LCD_PAL221_R04_0_Pos	inc/lpc18xx.h	12621;"	d
LCD_PAL221_R14_0_Msk	inc/lpc18xx.h	12630;"	d
LCD_PAL221_R14_0_Pos	inc/lpc18xx.h	12629;"	d
LCD_PAL222_B04_0_Msk	inc/lpc18xx.h	12644;"	d
LCD_PAL222_B04_0_Pos	inc/lpc18xx.h	12643;"	d
LCD_PAL222_B14_0_Msk	inc/lpc18xx.h	12652;"	d
LCD_PAL222_B14_0_Pos	inc/lpc18xx.h	12651;"	d
LCD_PAL222_G04_0_Msk	inc/lpc18xx.h	12642;"	d
LCD_PAL222_G04_0_Pos	inc/lpc18xx.h	12641;"	d
LCD_PAL222_G14_0_Msk	inc/lpc18xx.h	12650;"	d
LCD_PAL222_G14_0_Pos	inc/lpc18xx.h	12649;"	d
LCD_PAL222_I0_Msk	inc/lpc18xx.h	12646;"	d
LCD_PAL222_I0_Pos	inc/lpc18xx.h	12645;"	d
LCD_PAL222_I1_Msk	inc/lpc18xx.h	12654;"	d
LCD_PAL222_I1_Pos	inc/lpc18xx.h	12653;"	d
LCD_PAL222_R04_0_Msk	inc/lpc18xx.h	12640;"	d
LCD_PAL222_R04_0_Pos	inc/lpc18xx.h	12639;"	d
LCD_PAL222_R14_0_Msk	inc/lpc18xx.h	12648;"	d
LCD_PAL222_R14_0_Pos	inc/lpc18xx.h	12647;"	d
LCD_PAL223_B04_0_Msk	inc/lpc18xx.h	12662;"	d
LCD_PAL223_B04_0_Pos	inc/lpc18xx.h	12661;"	d
LCD_PAL223_B14_0_Msk	inc/lpc18xx.h	12670;"	d
LCD_PAL223_B14_0_Pos	inc/lpc18xx.h	12669;"	d
LCD_PAL223_G04_0_Msk	inc/lpc18xx.h	12660;"	d
LCD_PAL223_G04_0_Pos	inc/lpc18xx.h	12659;"	d
LCD_PAL223_G14_0_Msk	inc/lpc18xx.h	12668;"	d
LCD_PAL223_G14_0_Pos	inc/lpc18xx.h	12667;"	d
LCD_PAL223_I0_Msk	inc/lpc18xx.h	12664;"	d
LCD_PAL223_I0_Pos	inc/lpc18xx.h	12663;"	d
LCD_PAL223_I1_Msk	inc/lpc18xx.h	12672;"	d
LCD_PAL223_I1_Pos	inc/lpc18xx.h	12671;"	d
LCD_PAL223_R04_0_Msk	inc/lpc18xx.h	12658;"	d
LCD_PAL223_R04_0_Pos	inc/lpc18xx.h	12657;"	d
LCD_PAL223_R14_0_Msk	inc/lpc18xx.h	12666;"	d
LCD_PAL223_R14_0_Pos	inc/lpc18xx.h	12665;"	d
LCD_PAL224_B04_0_Msk	inc/lpc18xx.h	12680;"	d
LCD_PAL224_B04_0_Pos	inc/lpc18xx.h	12679;"	d
LCD_PAL224_B14_0_Msk	inc/lpc18xx.h	12688;"	d
LCD_PAL224_B14_0_Pos	inc/lpc18xx.h	12687;"	d
LCD_PAL224_G04_0_Msk	inc/lpc18xx.h	12678;"	d
LCD_PAL224_G04_0_Pos	inc/lpc18xx.h	12677;"	d
LCD_PAL224_G14_0_Msk	inc/lpc18xx.h	12686;"	d
LCD_PAL224_G14_0_Pos	inc/lpc18xx.h	12685;"	d
LCD_PAL224_I0_Msk	inc/lpc18xx.h	12682;"	d
LCD_PAL224_I0_Pos	inc/lpc18xx.h	12681;"	d
LCD_PAL224_I1_Msk	inc/lpc18xx.h	12690;"	d
LCD_PAL224_I1_Pos	inc/lpc18xx.h	12689;"	d
LCD_PAL224_R04_0_Msk	inc/lpc18xx.h	12676;"	d
LCD_PAL224_R04_0_Pos	inc/lpc18xx.h	12675;"	d
LCD_PAL224_R14_0_Msk	inc/lpc18xx.h	12684;"	d
LCD_PAL224_R14_0_Pos	inc/lpc18xx.h	12683;"	d
LCD_PAL225_B04_0_Msk	inc/lpc18xx.h	12698;"	d
LCD_PAL225_B04_0_Pos	inc/lpc18xx.h	12697;"	d
LCD_PAL225_B14_0_Msk	inc/lpc18xx.h	12706;"	d
LCD_PAL225_B14_0_Pos	inc/lpc18xx.h	12705;"	d
LCD_PAL225_G04_0_Msk	inc/lpc18xx.h	12696;"	d
LCD_PAL225_G04_0_Pos	inc/lpc18xx.h	12695;"	d
LCD_PAL225_G14_0_Msk	inc/lpc18xx.h	12704;"	d
LCD_PAL225_G14_0_Pos	inc/lpc18xx.h	12703;"	d
LCD_PAL225_I0_Msk	inc/lpc18xx.h	12700;"	d
LCD_PAL225_I0_Pos	inc/lpc18xx.h	12699;"	d
LCD_PAL225_I1_Msk	inc/lpc18xx.h	12708;"	d
LCD_PAL225_I1_Pos	inc/lpc18xx.h	12707;"	d
LCD_PAL225_R04_0_Msk	inc/lpc18xx.h	12694;"	d
LCD_PAL225_R04_0_Pos	inc/lpc18xx.h	12693;"	d
LCD_PAL225_R14_0_Msk	inc/lpc18xx.h	12702;"	d
LCD_PAL225_R14_0_Pos	inc/lpc18xx.h	12701;"	d
LCD_PAL226_B04_0_Msk	inc/lpc18xx.h	12716;"	d
LCD_PAL226_B04_0_Pos	inc/lpc18xx.h	12715;"	d
LCD_PAL226_B14_0_Msk	inc/lpc18xx.h	12724;"	d
LCD_PAL226_B14_0_Pos	inc/lpc18xx.h	12723;"	d
LCD_PAL226_G04_0_Msk	inc/lpc18xx.h	12714;"	d
LCD_PAL226_G04_0_Pos	inc/lpc18xx.h	12713;"	d
LCD_PAL226_G14_0_Msk	inc/lpc18xx.h	12722;"	d
LCD_PAL226_G14_0_Pos	inc/lpc18xx.h	12721;"	d
LCD_PAL226_I0_Msk	inc/lpc18xx.h	12718;"	d
LCD_PAL226_I0_Pos	inc/lpc18xx.h	12717;"	d
LCD_PAL226_I1_Msk	inc/lpc18xx.h	12726;"	d
LCD_PAL226_I1_Pos	inc/lpc18xx.h	12725;"	d
LCD_PAL226_R04_0_Msk	inc/lpc18xx.h	12712;"	d
LCD_PAL226_R04_0_Pos	inc/lpc18xx.h	12711;"	d
LCD_PAL226_R14_0_Msk	inc/lpc18xx.h	12720;"	d
LCD_PAL226_R14_0_Pos	inc/lpc18xx.h	12719;"	d
LCD_PAL227_B04_0_Msk	inc/lpc18xx.h	12734;"	d
LCD_PAL227_B04_0_Pos	inc/lpc18xx.h	12733;"	d
LCD_PAL227_B14_0_Msk	inc/lpc18xx.h	12742;"	d
LCD_PAL227_B14_0_Pos	inc/lpc18xx.h	12741;"	d
LCD_PAL227_G04_0_Msk	inc/lpc18xx.h	12732;"	d
LCD_PAL227_G04_0_Pos	inc/lpc18xx.h	12731;"	d
LCD_PAL227_G14_0_Msk	inc/lpc18xx.h	12740;"	d
LCD_PAL227_G14_0_Pos	inc/lpc18xx.h	12739;"	d
LCD_PAL227_I0_Msk	inc/lpc18xx.h	12736;"	d
LCD_PAL227_I0_Pos	inc/lpc18xx.h	12735;"	d
LCD_PAL227_I1_Msk	inc/lpc18xx.h	12744;"	d
LCD_PAL227_I1_Pos	inc/lpc18xx.h	12743;"	d
LCD_PAL227_R04_0_Msk	inc/lpc18xx.h	12730;"	d
LCD_PAL227_R04_0_Pos	inc/lpc18xx.h	12729;"	d
LCD_PAL227_R14_0_Msk	inc/lpc18xx.h	12738;"	d
LCD_PAL227_R14_0_Pos	inc/lpc18xx.h	12737;"	d
LCD_PAL228_B04_0_Msk	inc/lpc18xx.h	12752;"	d
LCD_PAL228_B04_0_Pos	inc/lpc18xx.h	12751;"	d
LCD_PAL228_B14_0_Msk	inc/lpc18xx.h	12760;"	d
LCD_PAL228_B14_0_Pos	inc/lpc18xx.h	12759;"	d
LCD_PAL228_G04_0_Msk	inc/lpc18xx.h	12750;"	d
LCD_PAL228_G04_0_Pos	inc/lpc18xx.h	12749;"	d
LCD_PAL228_G14_0_Msk	inc/lpc18xx.h	12758;"	d
LCD_PAL228_G14_0_Pos	inc/lpc18xx.h	12757;"	d
LCD_PAL228_I0_Msk	inc/lpc18xx.h	12754;"	d
LCD_PAL228_I0_Pos	inc/lpc18xx.h	12753;"	d
LCD_PAL228_I1_Msk	inc/lpc18xx.h	12762;"	d
LCD_PAL228_I1_Pos	inc/lpc18xx.h	12761;"	d
LCD_PAL228_R04_0_Msk	inc/lpc18xx.h	12748;"	d
LCD_PAL228_R04_0_Pos	inc/lpc18xx.h	12747;"	d
LCD_PAL228_R14_0_Msk	inc/lpc18xx.h	12756;"	d
LCD_PAL228_R14_0_Pos	inc/lpc18xx.h	12755;"	d
LCD_PAL229_B04_0_Msk	inc/lpc18xx.h	12770;"	d
LCD_PAL229_B04_0_Pos	inc/lpc18xx.h	12769;"	d
LCD_PAL229_B14_0_Msk	inc/lpc18xx.h	12778;"	d
LCD_PAL229_B14_0_Pos	inc/lpc18xx.h	12777;"	d
LCD_PAL229_G04_0_Msk	inc/lpc18xx.h	12768;"	d
LCD_PAL229_G04_0_Pos	inc/lpc18xx.h	12767;"	d
LCD_PAL229_G14_0_Msk	inc/lpc18xx.h	12776;"	d
LCD_PAL229_G14_0_Pos	inc/lpc18xx.h	12775;"	d
LCD_PAL229_I0_Msk	inc/lpc18xx.h	12772;"	d
LCD_PAL229_I0_Pos	inc/lpc18xx.h	12771;"	d
LCD_PAL229_I1_Msk	inc/lpc18xx.h	12780;"	d
LCD_PAL229_I1_Pos	inc/lpc18xx.h	12779;"	d
LCD_PAL229_R04_0_Msk	inc/lpc18xx.h	12766;"	d
LCD_PAL229_R04_0_Pos	inc/lpc18xx.h	12765;"	d
LCD_PAL229_R14_0_Msk	inc/lpc18xx.h	12774;"	d
LCD_PAL229_R14_0_Pos	inc/lpc18xx.h	12773;"	d
LCD_PAL22_B04_0_Msk	inc/lpc18xx.h	9044;"	d
LCD_PAL22_B04_0_Pos	inc/lpc18xx.h	9043;"	d
LCD_PAL22_B14_0_Msk	inc/lpc18xx.h	9052;"	d
LCD_PAL22_B14_0_Pos	inc/lpc18xx.h	9051;"	d
LCD_PAL22_G04_0_Msk	inc/lpc18xx.h	9042;"	d
LCD_PAL22_G04_0_Pos	inc/lpc18xx.h	9041;"	d
LCD_PAL22_G14_0_Msk	inc/lpc18xx.h	9050;"	d
LCD_PAL22_G14_0_Pos	inc/lpc18xx.h	9049;"	d
LCD_PAL22_I0_Msk	inc/lpc18xx.h	9046;"	d
LCD_PAL22_I0_Pos	inc/lpc18xx.h	9045;"	d
LCD_PAL22_I1_Msk	inc/lpc18xx.h	9054;"	d
LCD_PAL22_I1_Pos	inc/lpc18xx.h	9053;"	d
LCD_PAL22_R04_0_Msk	inc/lpc18xx.h	9040;"	d
LCD_PAL22_R04_0_Pos	inc/lpc18xx.h	9039;"	d
LCD_PAL22_R14_0_Msk	inc/lpc18xx.h	9048;"	d
LCD_PAL22_R14_0_Pos	inc/lpc18xx.h	9047;"	d
LCD_PAL230_B04_0_Msk	inc/lpc18xx.h	12788;"	d
LCD_PAL230_B04_0_Pos	inc/lpc18xx.h	12787;"	d
LCD_PAL230_B14_0_Msk	inc/lpc18xx.h	12796;"	d
LCD_PAL230_B14_0_Pos	inc/lpc18xx.h	12795;"	d
LCD_PAL230_G04_0_Msk	inc/lpc18xx.h	12786;"	d
LCD_PAL230_G04_0_Pos	inc/lpc18xx.h	12785;"	d
LCD_PAL230_G14_0_Msk	inc/lpc18xx.h	12794;"	d
LCD_PAL230_G14_0_Pos	inc/lpc18xx.h	12793;"	d
LCD_PAL230_I0_Msk	inc/lpc18xx.h	12790;"	d
LCD_PAL230_I0_Pos	inc/lpc18xx.h	12789;"	d
LCD_PAL230_I1_Msk	inc/lpc18xx.h	12798;"	d
LCD_PAL230_I1_Pos	inc/lpc18xx.h	12797;"	d
LCD_PAL230_R04_0_Msk	inc/lpc18xx.h	12784;"	d
LCD_PAL230_R04_0_Pos	inc/lpc18xx.h	12783;"	d
LCD_PAL230_R14_0_Msk	inc/lpc18xx.h	12792;"	d
LCD_PAL230_R14_0_Pos	inc/lpc18xx.h	12791;"	d
LCD_PAL231_B04_0_Msk	inc/lpc18xx.h	12806;"	d
LCD_PAL231_B04_0_Pos	inc/lpc18xx.h	12805;"	d
LCD_PAL231_B14_0_Msk	inc/lpc18xx.h	12814;"	d
LCD_PAL231_B14_0_Pos	inc/lpc18xx.h	12813;"	d
LCD_PAL231_G04_0_Msk	inc/lpc18xx.h	12804;"	d
LCD_PAL231_G04_0_Pos	inc/lpc18xx.h	12803;"	d
LCD_PAL231_G14_0_Msk	inc/lpc18xx.h	12812;"	d
LCD_PAL231_G14_0_Pos	inc/lpc18xx.h	12811;"	d
LCD_PAL231_I0_Msk	inc/lpc18xx.h	12808;"	d
LCD_PAL231_I0_Pos	inc/lpc18xx.h	12807;"	d
LCD_PAL231_I1_Msk	inc/lpc18xx.h	12816;"	d
LCD_PAL231_I1_Pos	inc/lpc18xx.h	12815;"	d
LCD_PAL231_R04_0_Msk	inc/lpc18xx.h	12802;"	d
LCD_PAL231_R04_0_Pos	inc/lpc18xx.h	12801;"	d
LCD_PAL231_R14_0_Msk	inc/lpc18xx.h	12810;"	d
LCD_PAL231_R14_0_Pos	inc/lpc18xx.h	12809;"	d
LCD_PAL232_B04_0_Msk	inc/lpc18xx.h	12824;"	d
LCD_PAL232_B04_0_Pos	inc/lpc18xx.h	12823;"	d
LCD_PAL232_B14_0_Msk	inc/lpc18xx.h	12832;"	d
LCD_PAL232_B14_0_Pos	inc/lpc18xx.h	12831;"	d
LCD_PAL232_G04_0_Msk	inc/lpc18xx.h	12822;"	d
LCD_PAL232_G04_0_Pos	inc/lpc18xx.h	12821;"	d
LCD_PAL232_G14_0_Msk	inc/lpc18xx.h	12830;"	d
LCD_PAL232_G14_0_Pos	inc/lpc18xx.h	12829;"	d
LCD_PAL232_I0_Msk	inc/lpc18xx.h	12826;"	d
LCD_PAL232_I0_Pos	inc/lpc18xx.h	12825;"	d
LCD_PAL232_I1_Msk	inc/lpc18xx.h	12834;"	d
LCD_PAL232_I1_Pos	inc/lpc18xx.h	12833;"	d
LCD_PAL232_R04_0_Msk	inc/lpc18xx.h	12820;"	d
LCD_PAL232_R04_0_Pos	inc/lpc18xx.h	12819;"	d
LCD_PAL232_R14_0_Msk	inc/lpc18xx.h	12828;"	d
LCD_PAL232_R14_0_Pos	inc/lpc18xx.h	12827;"	d
LCD_PAL233_B04_0_Msk	inc/lpc18xx.h	12842;"	d
LCD_PAL233_B04_0_Pos	inc/lpc18xx.h	12841;"	d
LCD_PAL233_B14_0_Msk	inc/lpc18xx.h	12850;"	d
LCD_PAL233_B14_0_Pos	inc/lpc18xx.h	12849;"	d
LCD_PAL233_G04_0_Msk	inc/lpc18xx.h	12840;"	d
LCD_PAL233_G04_0_Pos	inc/lpc18xx.h	12839;"	d
LCD_PAL233_G14_0_Msk	inc/lpc18xx.h	12848;"	d
LCD_PAL233_G14_0_Pos	inc/lpc18xx.h	12847;"	d
LCD_PAL233_I0_Msk	inc/lpc18xx.h	12844;"	d
LCD_PAL233_I0_Pos	inc/lpc18xx.h	12843;"	d
LCD_PAL233_I1_Msk	inc/lpc18xx.h	12852;"	d
LCD_PAL233_I1_Pos	inc/lpc18xx.h	12851;"	d
LCD_PAL233_R04_0_Msk	inc/lpc18xx.h	12838;"	d
LCD_PAL233_R04_0_Pos	inc/lpc18xx.h	12837;"	d
LCD_PAL233_R14_0_Msk	inc/lpc18xx.h	12846;"	d
LCD_PAL233_R14_0_Pos	inc/lpc18xx.h	12845;"	d
LCD_PAL234_B04_0_Msk	inc/lpc18xx.h	12860;"	d
LCD_PAL234_B04_0_Pos	inc/lpc18xx.h	12859;"	d
LCD_PAL234_B14_0_Msk	inc/lpc18xx.h	12868;"	d
LCD_PAL234_B14_0_Pos	inc/lpc18xx.h	12867;"	d
LCD_PAL234_G04_0_Msk	inc/lpc18xx.h	12858;"	d
LCD_PAL234_G04_0_Pos	inc/lpc18xx.h	12857;"	d
LCD_PAL234_G14_0_Msk	inc/lpc18xx.h	12866;"	d
LCD_PAL234_G14_0_Pos	inc/lpc18xx.h	12865;"	d
LCD_PAL234_I0_Msk	inc/lpc18xx.h	12862;"	d
LCD_PAL234_I0_Pos	inc/lpc18xx.h	12861;"	d
LCD_PAL234_I1_Msk	inc/lpc18xx.h	12870;"	d
LCD_PAL234_I1_Pos	inc/lpc18xx.h	12869;"	d
LCD_PAL234_R04_0_Msk	inc/lpc18xx.h	12856;"	d
LCD_PAL234_R04_0_Pos	inc/lpc18xx.h	12855;"	d
LCD_PAL234_R14_0_Msk	inc/lpc18xx.h	12864;"	d
LCD_PAL234_R14_0_Pos	inc/lpc18xx.h	12863;"	d
LCD_PAL235_B04_0_Msk	inc/lpc18xx.h	12878;"	d
LCD_PAL235_B04_0_Pos	inc/lpc18xx.h	12877;"	d
LCD_PAL235_B14_0_Msk	inc/lpc18xx.h	12886;"	d
LCD_PAL235_B14_0_Pos	inc/lpc18xx.h	12885;"	d
LCD_PAL235_G04_0_Msk	inc/lpc18xx.h	12876;"	d
LCD_PAL235_G04_0_Pos	inc/lpc18xx.h	12875;"	d
LCD_PAL235_G14_0_Msk	inc/lpc18xx.h	12884;"	d
LCD_PAL235_G14_0_Pos	inc/lpc18xx.h	12883;"	d
LCD_PAL235_I0_Msk	inc/lpc18xx.h	12880;"	d
LCD_PAL235_I0_Pos	inc/lpc18xx.h	12879;"	d
LCD_PAL235_I1_Msk	inc/lpc18xx.h	12888;"	d
LCD_PAL235_I1_Pos	inc/lpc18xx.h	12887;"	d
LCD_PAL235_R04_0_Msk	inc/lpc18xx.h	12874;"	d
LCD_PAL235_R04_0_Pos	inc/lpc18xx.h	12873;"	d
LCD_PAL235_R14_0_Msk	inc/lpc18xx.h	12882;"	d
LCD_PAL235_R14_0_Pos	inc/lpc18xx.h	12881;"	d
LCD_PAL236_B04_0_Msk	inc/lpc18xx.h	12896;"	d
LCD_PAL236_B04_0_Pos	inc/lpc18xx.h	12895;"	d
LCD_PAL236_B14_0_Msk	inc/lpc18xx.h	12904;"	d
LCD_PAL236_B14_0_Pos	inc/lpc18xx.h	12903;"	d
LCD_PAL236_G04_0_Msk	inc/lpc18xx.h	12894;"	d
LCD_PAL236_G04_0_Pos	inc/lpc18xx.h	12893;"	d
LCD_PAL236_G14_0_Msk	inc/lpc18xx.h	12902;"	d
LCD_PAL236_G14_0_Pos	inc/lpc18xx.h	12901;"	d
LCD_PAL236_I0_Msk	inc/lpc18xx.h	12898;"	d
LCD_PAL236_I0_Pos	inc/lpc18xx.h	12897;"	d
LCD_PAL236_I1_Msk	inc/lpc18xx.h	12906;"	d
LCD_PAL236_I1_Pos	inc/lpc18xx.h	12905;"	d
LCD_PAL236_R04_0_Msk	inc/lpc18xx.h	12892;"	d
LCD_PAL236_R04_0_Pos	inc/lpc18xx.h	12891;"	d
LCD_PAL236_R14_0_Msk	inc/lpc18xx.h	12900;"	d
LCD_PAL236_R14_0_Pos	inc/lpc18xx.h	12899;"	d
LCD_PAL237_B04_0_Msk	inc/lpc18xx.h	12914;"	d
LCD_PAL237_B04_0_Pos	inc/lpc18xx.h	12913;"	d
LCD_PAL237_B14_0_Msk	inc/lpc18xx.h	12922;"	d
LCD_PAL237_B14_0_Pos	inc/lpc18xx.h	12921;"	d
LCD_PAL237_G04_0_Msk	inc/lpc18xx.h	12912;"	d
LCD_PAL237_G04_0_Pos	inc/lpc18xx.h	12911;"	d
LCD_PAL237_G14_0_Msk	inc/lpc18xx.h	12920;"	d
LCD_PAL237_G14_0_Pos	inc/lpc18xx.h	12919;"	d
LCD_PAL237_I0_Msk	inc/lpc18xx.h	12916;"	d
LCD_PAL237_I0_Pos	inc/lpc18xx.h	12915;"	d
LCD_PAL237_I1_Msk	inc/lpc18xx.h	12924;"	d
LCD_PAL237_I1_Pos	inc/lpc18xx.h	12923;"	d
LCD_PAL237_R04_0_Msk	inc/lpc18xx.h	12910;"	d
LCD_PAL237_R04_0_Pos	inc/lpc18xx.h	12909;"	d
LCD_PAL237_R14_0_Msk	inc/lpc18xx.h	12918;"	d
LCD_PAL237_R14_0_Pos	inc/lpc18xx.h	12917;"	d
LCD_PAL238_B04_0_Msk	inc/lpc18xx.h	12932;"	d
LCD_PAL238_B04_0_Pos	inc/lpc18xx.h	12931;"	d
LCD_PAL238_B14_0_Msk	inc/lpc18xx.h	12940;"	d
LCD_PAL238_B14_0_Pos	inc/lpc18xx.h	12939;"	d
LCD_PAL238_G04_0_Msk	inc/lpc18xx.h	12930;"	d
LCD_PAL238_G04_0_Pos	inc/lpc18xx.h	12929;"	d
LCD_PAL238_G14_0_Msk	inc/lpc18xx.h	12938;"	d
LCD_PAL238_G14_0_Pos	inc/lpc18xx.h	12937;"	d
LCD_PAL238_I0_Msk	inc/lpc18xx.h	12934;"	d
LCD_PAL238_I0_Pos	inc/lpc18xx.h	12933;"	d
LCD_PAL238_I1_Msk	inc/lpc18xx.h	12942;"	d
LCD_PAL238_I1_Pos	inc/lpc18xx.h	12941;"	d
LCD_PAL238_R04_0_Msk	inc/lpc18xx.h	12928;"	d
LCD_PAL238_R04_0_Pos	inc/lpc18xx.h	12927;"	d
LCD_PAL238_R14_0_Msk	inc/lpc18xx.h	12936;"	d
LCD_PAL238_R14_0_Pos	inc/lpc18xx.h	12935;"	d
LCD_PAL239_B04_0_Msk	inc/lpc18xx.h	12950;"	d
LCD_PAL239_B04_0_Pos	inc/lpc18xx.h	12949;"	d
LCD_PAL239_B14_0_Msk	inc/lpc18xx.h	12958;"	d
LCD_PAL239_B14_0_Pos	inc/lpc18xx.h	12957;"	d
LCD_PAL239_G04_0_Msk	inc/lpc18xx.h	12948;"	d
LCD_PAL239_G04_0_Pos	inc/lpc18xx.h	12947;"	d
LCD_PAL239_G14_0_Msk	inc/lpc18xx.h	12956;"	d
LCD_PAL239_G14_0_Pos	inc/lpc18xx.h	12955;"	d
LCD_PAL239_I0_Msk	inc/lpc18xx.h	12952;"	d
LCD_PAL239_I0_Pos	inc/lpc18xx.h	12951;"	d
LCD_PAL239_I1_Msk	inc/lpc18xx.h	12960;"	d
LCD_PAL239_I1_Pos	inc/lpc18xx.h	12959;"	d
LCD_PAL239_R04_0_Msk	inc/lpc18xx.h	12946;"	d
LCD_PAL239_R04_0_Pos	inc/lpc18xx.h	12945;"	d
LCD_PAL239_R14_0_Msk	inc/lpc18xx.h	12954;"	d
LCD_PAL239_R14_0_Pos	inc/lpc18xx.h	12953;"	d
LCD_PAL23_B04_0_Msk	inc/lpc18xx.h	9062;"	d
LCD_PAL23_B04_0_Pos	inc/lpc18xx.h	9061;"	d
LCD_PAL23_B14_0_Msk	inc/lpc18xx.h	9070;"	d
LCD_PAL23_B14_0_Pos	inc/lpc18xx.h	9069;"	d
LCD_PAL23_G04_0_Msk	inc/lpc18xx.h	9060;"	d
LCD_PAL23_G04_0_Pos	inc/lpc18xx.h	9059;"	d
LCD_PAL23_G14_0_Msk	inc/lpc18xx.h	9068;"	d
LCD_PAL23_G14_0_Pos	inc/lpc18xx.h	9067;"	d
LCD_PAL23_I0_Msk	inc/lpc18xx.h	9064;"	d
LCD_PAL23_I0_Pos	inc/lpc18xx.h	9063;"	d
LCD_PAL23_I1_Msk	inc/lpc18xx.h	9072;"	d
LCD_PAL23_I1_Pos	inc/lpc18xx.h	9071;"	d
LCD_PAL23_R04_0_Msk	inc/lpc18xx.h	9058;"	d
LCD_PAL23_R04_0_Pos	inc/lpc18xx.h	9057;"	d
LCD_PAL23_R14_0_Msk	inc/lpc18xx.h	9066;"	d
LCD_PAL23_R14_0_Pos	inc/lpc18xx.h	9065;"	d
LCD_PAL240_B04_0_Msk	inc/lpc18xx.h	12968;"	d
LCD_PAL240_B04_0_Pos	inc/lpc18xx.h	12967;"	d
LCD_PAL240_B14_0_Msk	inc/lpc18xx.h	12976;"	d
LCD_PAL240_B14_0_Pos	inc/lpc18xx.h	12975;"	d
LCD_PAL240_G04_0_Msk	inc/lpc18xx.h	12966;"	d
LCD_PAL240_G04_0_Pos	inc/lpc18xx.h	12965;"	d
LCD_PAL240_G14_0_Msk	inc/lpc18xx.h	12974;"	d
LCD_PAL240_G14_0_Pos	inc/lpc18xx.h	12973;"	d
LCD_PAL240_I0_Msk	inc/lpc18xx.h	12970;"	d
LCD_PAL240_I0_Pos	inc/lpc18xx.h	12969;"	d
LCD_PAL240_I1_Msk	inc/lpc18xx.h	12978;"	d
LCD_PAL240_I1_Pos	inc/lpc18xx.h	12977;"	d
LCD_PAL240_R04_0_Msk	inc/lpc18xx.h	12964;"	d
LCD_PAL240_R04_0_Pos	inc/lpc18xx.h	12963;"	d
LCD_PAL240_R14_0_Msk	inc/lpc18xx.h	12972;"	d
LCD_PAL240_R14_0_Pos	inc/lpc18xx.h	12971;"	d
LCD_PAL241_B04_0_Msk	inc/lpc18xx.h	12986;"	d
LCD_PAL241_B04_0_Pos	inc/lpc18xx.h	12985;"	d
LCD_PAL241_B14_0_Msk	inc/lpc18xx.h	12994;"	d
LCD_PAL241_B14_0_Pos	inc/lpc18xx.h	12993;"	d
LCD_PAL241_G04_0_Msk	inc/lpc18xx.h	12984;"	d
LCD_PAL241_G04_0_Pos	inc/lpc18xx.h	12983;"	d
LCD_PAL241_G14_0_Msk	inc/lpc18xx.h	12992;"	d
LCD_PAL241_G14_0_Pos	inc/lpc18xx.h	12991;"	d
LCD_PAL241_I0_Msk	inc/lpc18xx.h	12988;"	d
LCD_PAL241_I0_Pos	inc/lpc18xx.h	12987;"	d
LCD_PAL241_I1_Msk	inc/lpc18xx.h	12996;"	d
LCD_PAL241_I1_Pos	inc/lpc18xx.h	12995;"	d
LCD_PAL241_R04_0_Msk	inc/lpc18xx.h	12982;"	d
LCD_PAL241_R04_0_Pos	inc/lpc18xx.h	12981;"	d
LCD_PAL241_R14_0_Msk	inc/lpc18xx.h	12990;"	d
LCD_PAL241_R14_0_Pos	inc/lpc18xx.h	12989;"	d
LCD_PAL242_B04_0_Msk	inc/lpc18xx.h	13004;"	d
LCD_PAL242_B04_0_Pos	inc/lpc18xx.h	13003;"	d
LCD_PAL242_B14_0_Msk	inc/lpc18xx.h	13012;"	d
LCD_PAL242_B14_0_Pos	inc/lpc18xx.h	13011;"	d
LCD_PAL242_G04_0_Msk	inc/lpc18xx.h	13002;"	d
LCD_PAL242_G04_0_Pos	inc/lpc18xx.h	13001;"	d
LCD_PAL242_G14_0_Msk	inc/lpc18xx.h	13010;"	d
LCD_PAL242_G14_0_Pos	inc/lpc18xx.h	13009;"	d
LCD_PAL242_I0_Msk	inc/lpc18xx.h	13006;"	d
LCD_PAL242_I0_Pos	inc/lpc18xx.h	13005;"	d
LCD_PAL242_I1_Msk	inc/lpc18xx.h	13014;"	d
LCD_PAL242_I1_Pos	inc/lpc18xx.h	13013;"	d
LCD_PAL242_R04_0_Msk	inc/lpc18xx.h	13000;"	d
LCD_PAL242_R04_0_Pos	inc/lpc18xx.h	12999;"	d
LCD_PAL242_R14_0_Msk	inc/lpc18xx.h	13008;"	d
LCD_PAL242_R14_0_Pos	inc/lpc18xx.h	13007;"	d
LCD_PAL243_B04_0_Msk	inc/lpc18xx.h	13022;"	d
LCD_PAL243_B04_0_Pos	inc/lpc18xx.h	13021;"	d
LCD_PAL243_B14_0_Msk	inc/lpc18xx.h	13030;"	d
LCD_PAL243_B14_0_Pos	inc/lpc18xx.h	13029;"	d
LCD_PAL243_G04_0_Msk	inc/lpc18xx.h	13020;"	d
LCD_PAL243_G04_0_Pos	inc/lpc18xx.h	13019;"	d
LCD_PAL243_G14_0_Msk	inc/lpc18xx.h	13028;"	d
LCD_PAL243_G14_0_Pos	inc/lpc18xx.h	13027;"	d
LCD_PAL243_I0_Msk	inc/lpc18xx.h	13024;"	d
LCD_PAL243_I0_Pos	inc/lpc18xx.h	13023;"	d
LCD_PAL243_I1_Msk	inc/lpc18xx.h	13032;"	d
LCD_PAL243_I1_Pos	inc/lpc18xx.h	13031;"	d
LCD_PAL243_R04_0_Msk	inc/lpc18xx.h	13018;"	d
LCD_PAL243_R04_0_Pos	inc/lpc18xx.h	13017;"	d
LCD_PAL243_R14_0_Msk	inc/lpc18xx.h	13026;"	d
LCD_PAL243_R14_0_Pos	inc/lpc18xx.h	13025;"	d
LCD_PAL244_B04_0_Msk	inc/lpc18xx.h	13040;"	d
LCD_PAL244_B04_0_Pos	inc/lpc18xx.h	13039;"	d
LCD_PAL244_B14_0_Msk	inc/lpc18xx.h	13048;"	d
LCD_PAL244_B14_0_Pos	inc/lpc18xx.h	13047;"	d
LCD_PAL244_G04_0_Msk	inc/lpc18xx.h	13038;"	d
LCD_PAL244_G04_0_Pos	inc/lpc18xx.h	13037;"	d
LCD_PAL244_G14_0_Msk	inc/lpc18xx.h	13046;"	d
LCD_PAL244_G14_0_Pos	inc/lpc18xx.h	13045;"	d
LCD_PAL244_I0_Msk	inc/lpc18xx.h	13042;"	d
LCD_PAL244_I0_Pos	inc/lpc18xx.h	13041;"	d
LCD_PAL244_I1_Msk	inc/lpc18xx.h	13050;"	d
LCD_PAL244_I1_Pos	inc/lpc18xx.h	13049;"	d
LCD_PAL244_R04_0_Msk	inc/lpc18xx.h	13036;"	d
LCD_PAL244_R04_0_Pos	inc/lpc18xx.h	13035;"	d
LCD_PAL244_R14_0_Msk	inc/lpc18xx.h	13044;"	d
LCD_PAL244_R14_0_Pos	inc/lpc18xx.h	13043;"	d
LCD_PAL245_B04_0_Msk	inc/lpc18xx.h	13058;"	d
LCD_PAL245_B04_0_Pos	inc/lpc18xx.h	13057;"	d
LCD_PAL245_B14_0_Msk	inc/lpc18xx.h	13066;"	d
LCD_PAL245_B14_0_Pos	inc/lpc18xx.h	13065;"	d
LCD_PAL245_G04_0_Msk	inc/lpc18xx.h	13056;"	d
LCD_PAL245_G04_0_Pos	inc/lpc18xx.h	13055;"	d
LCD_PAL245_G14_0_Msk	inc/lpc18xx.h	13064;"	d
LCD_PAL245_G14_0_Pos	inc/lpc18xx.h	13063;"	d
LCD_PAL245_I0_Msk	inc/lpc18xx.h	13060;"	d
LCD_PAL245_I0_Pos	inc/lpc18xx.h	13059;"	d
LCD_PAL245_I1_Msk	inc/lpc18xx.h	13068;"	d
LCD_PAL245_I1_Pos	inc/lpc18xx.h	13067;"	d
LCD_PAL245_R04_0_Msk	inc/lpc18xx.h	13054;"	d
LCD_PAL245_R04_0_Pos	inc/lpc18xx.h	13053;"	d
LCD_PAL245_R14_0_Msk	inc/lpc18xx.h	13062;"	d
LCD_PAL245_R14_0_Pos	inc/lpc18xx.h	13061;"	d
LCD_PAL246_B04_0_Msk	inc/lpc18xx.h	13076;"	d
LCD_PAL246_B04_0_Pos	inc/lpc18xx.h	13075;"	d
LCD_PAL246_B14_0_Msk	inc/lpc18xx.h	13084;"	d
LCD_PAL246_B14_0_Pos	inc/lpc18xx.h	13083;"	d
LCD_PAL246_G04_0_Msk	inc/lpc18xx.h	13074;"	d
LCD_PAL246_G04_0_Pos	inc/lpc18xx.h	13073;"	d
LCD_PAL246_G14_0_Msk	inc/lpc18xx.h	13082;"	d
LCD_PAL246_G14_0_Pos	inc/lpc18xx.h	13081;"	d
LCD_PAL246_I0_Msk	inc/lpc18xx.h	13078;"	d
LCD_PAL246_I0_Pos	inc/lpc18xx.h	13077;"	d
LCD_PAL246_I1_Msk	inc/lpc18xx.h	13086;"	d
LCD_PAL246_I1_Pos	inc/lpc18xx.h	13085;"	d
LCD_PAL246_R04_0_Msk	inc/lpc18xx.h	13072;"	d
LCD_PAL246_R04_0_Pos	inc/lpc18xx.h	13071;"	d
LCD_PAL246_R14_0_Msk	inc/lpc18xx.h	13080;"	d
LCD_PAL246_R14_0_Pos	inc/lpc18xx.h	13079;"	d
LCD_PAL247_B04_0_Msk	inc/lpc18xx.h	13094;"	d
LCD_PAL247_B04_0_Pos	inc/lpc18xx.h	13093;"	d
LCD_PAL247_B14_0_Msk	inc/lpc18xx.h	13102;"	d
LCD_PAL247_B14_0_Pos	inc/lpc18xx.h	13101;"	d
LCD_PAL247_G04_0_Msk	inc/lpc18xx.h	13092;"	d
LCD_PAL247_G04_0_Pos	inc/lpc18xx.h	13091;"	d
LCD_PAL247_G14_0_Msk	inc/lpc18xx.h	13100;"	d
LCD_PAL247_G14_0_Pos	inc/lpc18xx.h	13099;"	d
LCD_PAL247_I0_Msk	inc/lpc18xx.h	13096;"	d
LCD_PAL247_I0_Pos	inc/lpc18xx.h	13095;"	d
LCD_PAL247_I1_Msk	inc/lpc18xx.h	13104;"	d
LCD_PAL247_I1_Pos	inc/lpc18xx.h	13103;"	d
LCD_PAL247_R04_0_Msk	inc/lpc18xx.h	13090;"	d
LCD_PAL247_R04_0_Pos	inc/lpc18xx.h	13089;"	d
LCD_PAL247_R14_0_Msk	inc/lpc18xx.h	13098;"	d
LCD_PAL247_R14_0_Pos	inc/lpc18xx.h	13097;"	d
LCD_PAL248_B04_0_Msk	inc/lpc18xx.h	13112;"	d
LCD_PAL248_B04_0_Pos	inc/lpc18xx.h	13111;"	d
LCD_PAL248_B14_0_Msk	inc/lpc18xx.h	13120;"	d
LCD_PAL248_B14_0_Pos	inc/lpc18xx.h	13119;"	d
LCD_PAL248_G04_0_Msk	inc/lpc18xx.h	13110;"	d
LCD_PAL248_G04_0_Pos	inc/lpc18xx.h	13109;"	d
LCD_PAL248_G14_0_Msk	inc/lpc18xx.h	13118;"	d
LCD_PAL248_G14_0_Pos	inc/lpc18xx.h	13117;"	d
LCD_PAL248_I0_Msk	inc/lpc18xx.h	13114;"	d
LCD_PAL248_I0_Pos	inc/lpc18xx.h	13113;"	d
LCD_PAL248_I1_Msk	inc/lpc18xx.h	13122;"	d
LCD_PAL248_I1_Pos	inc/lpc18xx.h	13121;"	d
LCD_PAL248_R04_0_Msk	inc/lpc18xx.h	13108;"	d
LCD_PAL248_R04_0_Pos	inc/lpc18xx.h	13107;"	d
LCD_PAL248_R14_0_Msk	inc/lpc18xx.h	13116;"	d
LCD_PAL248_R14_0_Pos	inc/lpc18xx.h	13115;"	d
LCD_PAL249_B04_0_Msk	inc/lpc18xx.h	13130;"	d
LCD_PAL249_B04_0_Pos	inc/lpc18xx.h	13129;"	d
LCD_PAL249_B14_0_Msk	inc/lpc18xx.h	13138;"	d
LCD_PAL249_B14_0_Pos	inc/lpc18xx.h	13137;"	d
LCD_PAL249_G04_0_Msk	inc/lpc18xx.h	13128;"	d
LCD_PAL249_G04_0_Pos	inc/lpc18xx.h	13127;"	d
LCD_PAL249_G14_0_Msk	inc/lpc18xx.h	13136;"	d
LCD_PAL249_G14_0_Pos	inc/lpc18xx.h	13135;"	d
LCD_PAL249_I0_Msk	inc/lpc18xx.h	13132;"	d
LCD_PAL249_I0_Pos	inc/lpc18xx.h	13131;"	d
LCD_PAL249_I1_Msk	inc/lpc18xx.h	13140;"	d
LCD_PAL249_I1_Pos	inc/lpc18xx.h	13139;"	d
LCD_PAL249_R04_0_Msk	inc/lpc18xx.h	13126;"	d
LCD_PAL249_R04_0_Pos	inc/lpc18xx.h	13125;"	d
LCD_PAL249_R14_0_Msk	inc/lpc18xx.h	13134;"	d
LCD_PAL249_R14_0_Pos	inc/lpc18xx.h	13133;"	d
LCD_PAL24_B04_0_Msk	inc/lpc18xx.h	9080;"	d
LCD_PAL24_B04_0_Pos	inc/lpc18xx.h	9079;"	d
LCD_PAL24_B14_0_Msk	inc/lpc18xx.h	9088;"	d
LCD_PAL24_B14_0_Pos	inc/lpc18xx.h	9087;"	d
LCD_PAL24_G04_0_Msk	inc/lpc18xx.h	9078;"	d
LCD_PAL24_G04_0_Pos	inc/lpc18xx.h	9077;"	d
LCD_PAL24_G14_0_Msk	inc/lpc18xx.h	9086;"	d
LCD_PAL24_G14_0_Pos	inc/lpc18xx.h	9085;"	d
LCD_PAL24_I0_Msk	inc/lpc18xx.h	9082;"	d
LCD_PAL24_I0_Pos	inc/lpc18xx.h	9081;"	d
LCD_PAL24_I1_Msk	inc/lpc18xx.h	9090;"	d
LCD_PAL24_I1_Pos	inc/lpc18xx.h	9089;"	d
LCD_PAL24_R04_0_Msk	inc/lpc18xx.h	9076;"	d
LCD_PAL24_R04_0_Pos	inc/lpc18xx.h	9075;"	d
LCD_PAL24_R14_0_Msk	inc/lpc18xx.h	9084;"	d
LCD_PAL24_R14_0_Pos	inc/lpc18xx.h	9083;"	d
LCD_PAL250_B04_0_Msk	inc/lpc18xx.h	13148;"	d
LCD_PAL250_B04_0_Pos	inc/lpc18xx.h	13147;"	d
LCD_PAL250_B14_0_Msk	inc/lpc18xx.h	13156;"	d
LCD_PAL250_B14_0_Pos	inc/lpc18xx.h	13155;"	d
LCD_PAL250_G04_0_Msk	inc/lpc18xx.h	13146;"	d
LCD_PAL250_G04_0_Pos	inc/lpc18xx.h	13145;"	d
LCD_PAL250_G14_0_Msk	inc/lpc18xx.h	13154;"	d
LCD_PAL250_G14_0_Pos	inc/lpc18xx.h	13153;"	d
LCD_PAL250_I0_Msk	inc/lpc18xx.h	13150;"	d
LCD_PAL250_I0_Pos	inc/lpc18xx.h	13149;"	d
LCD_PAL250_I1_Msk	inc/lpc18xx.h	13158;"	d
LCD_PAL250_I1_Pos	inc/lpc18xx.h	13157;"	d
LCD_PAL250_R04_0_Msk	inc/lpc18xx.h	13144;"	d
LCD_PAL250_R04_0_Pos	inc/lpc18xx.h	13143;"	d
LCD_PAL250_R14_0_Msk	inc/lpc18xx.h	13152;"	d
LCD_PAL250_R14_0_Pos	inc/lpc18xx.h	13151;"	d
LCD_PAL251_B04_0_Msk	inc/lpc18xx.h	13166;"	d
LCD_PAL251_B04_0_Pos	inc/lpc18xx.h	13165;"	d
LCD_PAL251_B14_0_Msk	inc/lpc18xx.h	13174;"	d
LCD_PAL251_B14_0_Pos	inc/lpc18xx.h	13173;"	d
LCD_PAL251_G04_0_Msk	inc/lpc18xx.h	13164;"	d
LCD_PAL251_G04_0_Pos	inc/lpc18xx.h	13163;"	d
LCD_PAL251_G14_0_Msk	inc/lpc18xx.h	13172;"	d
LCD_PAL251_G14_0_Pos	inc/lpc18xx.h	13171;"	d
LCD_PAL251_I0_Msk	inc/lpc18xx.h	13168;"	d
LCD_PAL251_I0_Pos	inc/lpc18xx.h	13167;"	d
LCD_PAL251_I1_Msk	inc/lpc18xx.h	13176;"	d
LCD_PAL251_I1_Pos	inc/lpc18xx.h	13175;"	d
LCD_PAL251_R04_0_Msk	inc/lpc18xx.h	13162;"	d
LCD_PAL251_R04_0_Pos	inc/lpc18xx.h	13161;"	d
LCD_PAL251_R14_0_Msk	inc/lpc18xx.h	13170;"	d
LCD_PAL251_R14_0_Pos	inc/lpc18xx.h	13169;"	d
LCD_PAL252_B04_0_Msk	inc/lpc18xx.h	13184;"	d
LCD_PAL252_B04_0_Pos	inc/lpc18xx.h	13183;"	d
LCD_PAL252_B14_0_Msk	inc/lpc18xx.h	13192;"	d
LCD_PAL252_B14_0_Pos	inc/lpc18xx.h	13191;"	d
LCD_PAL252_G04_0_Msk	inc/lpc18xx.h	13182;"	d
LCD_PAL252_G04_0_Pos	inc/lpc18xx.h	13181;"	d
LCD_PAL252_G14_0_Msk	inc/lpc18xx.h	13190;"	d
LCD_PAL252_G14_0_Pos	inc/lpc18xx.h	13189;"	d
LCD_PAL252_I0_Msk	inc/lpc18xx.h	13186;"	d
LCD_PAL252_I0_Pos	inc/lpc18xx.h	13185;"	d
LCD_PAL252_I1_Msk	inc/lpc18xx.h	13194;"	d
LCD_PAL252_I1_Pos	inc/lpc18xx.h	13193;"	d
LCD_PAL252_R04_0_Msk	inc/lpc18xx.h	13180;"	d
LCD_PAL252_R04_0_Pos	inc/lpc18xx.h	13179;"	d
LCD_PAL252_R14_0_Msk	inc/lpc18xx.h	13188;"	d
LCD_PAL252_R14_0_Pos	inc/lpc18xx.h	13187;"	d
LCD_PAL253_B04_0_Msk	inc/lpc18xx.h	13202;"	d
LCD_PAL253_B04_0_Pos	inc/lpc18xx.h	13201;"	d
LCD_PAL253_B14_0_Msk	inc/lpc18xx.h	13210;"	d
LCD_PAL253_B14_0_Pos	inc/lpc18xx.h	13209;"	d
LCD_PAL253_G04_0_Msk	inc/lpc18xx.h	13200;"	d
LCD_PAL253_G04_0_Pos	inc/lpc18xx.h	13199;"	d
LCD_PAL253_G14_0_Msk	inc/lpc18xx.h	13208;"	d
LCD_PAL253_G14_0_Pos	inc/lpc18xx.h	13207;"	d
LCD_PAL253_I0_Msk	inc/lpc18xx.h	13204;"	d
LCD_PAL253_I0_Pos	inc/lpc18xx.h	13203;"	d
LCD_PAL253_I1_Msk	inc/lpc18xx.h	13212;"	d
LCD_PAL253_I1_Pos	inc/lpc18xx.h	13211;"	d
LCD_PAL253_R04_0_Msk	inc/lpc18xx.h	13198;"	d
LCD_PAL253_R04_0_Pos	inc/lpc18xx.h	13197;"	d
LCD_PAL253_R14_0_Msk	inc/lpc18xx.h	13206;"	d
LCD_PAL253_R14_0_Pos	inc/lpc18xx.h	13205;"	d
LCD_PAL254_B04_0_Msk	inc/lpc18xx.h	13220;"	d
LCD_PAL254_B04_0_Pos	inc/lpc18xx.h	13219;"	d
LCD_PAL254_B14_0_Msk	inc/lpc18xx.h	13228;"	d
LCD_PAL254_B14_0_Pos	inc/lpc18xx.h	13227;"	d
LCD_PAL254_G04_0_Msk	inc/lpc18xx.h	13218;"	d
LCD_PAL254_G04_0_Pos	inc/lpc18xx.h	13217;"	d
LCD_PAL254_G14_0_Msk	inc/lpc18xx.h	13226;"	d
LCD_PAL254_G14_0_Pos	inc/lpc18xx.h	13225;"	d
LCD_PAL254_I0_Msk	inc/lpc18xx.h	13222;"	d
LCD_PAL254_I0_Pos	inc/lpc18xx.h	13221;"	d
LCD_PAL254_I1_Msk	inc/lpc18xx.h	13230;"	d
LCD_PAL254_I1_Pos	inc/lpc18xx.h	13229;"	d
LCD_PAL254_R04_0_Msk	inc/lpc18xx.h	13216;"	d
LCD_PAL254_R04_0_Pos	inc/lpc18xx.h	13215;"	d
LCD_PAL254_R14_0_Msk	inc/lpc18xx.h	13224;"	d
LCD_PAL254_R14_0_Pos	inc/lpc18xx.h	13223;"	d
LCD_PAL255_B04_0_Msk	inc/lpc18xx.h	13238;"	d
LCD_PAL255_B04_0_Pos	inc/lpc18xx.h	13237;"	d
LCD_PAL255_B14_0_Msk	inc/lpc18xx.h	13246;"	d
LCD_PAL255_B14_0_Pos	inc/lpc18xx.h	13245;"	d
LCD_PAL255_G04_0_Msk	inc/lpc18xx.h	13236;"	d
LCD_PAL255_G04_0_Pos	inc/lpc18xx.h	13235;"	d
LCD_PAL255_G14_0_Msk	inc/lpc18xx.h	13244;"	d
LCD_PAL255_G14_0_Pos	inc/lpc18xx.h	13243;"	d
LCD_PAL255_I0_Msk	inc/lpc18xx.h	13240;"	d
LCD_PAL255_I0_Pos	inc/lpc18xx.h	13239;"	d
LCD_PAL255_I1_Msk	inc/lpc18xx.h	13248;"	d
LCD_PAL255_I1_Pos	inc/lpc18xx.h	13247;"	d
LCD_PAL255_R04_0_Msk	inc/lpc18xx.h	13234;"	d
LCD_PAL255_R04_0_Pos	inc/lpc18xx.h	13233;"	d
LCD_PAL255_R14_0_Msk	inc/lpc18xx.h	13242;"	d
LCD_PAL255_R14_0_Pos	inc/lpc18xx.h	13241;"	d
LCD_PAL25_B04_0_Msk	inc/lpc18xx.h	9098;"	d
LCD_PAL25_B04_0_Pos	inc/lpc18xx.h	9097;"	d
LCD_PAL25_B14_0_Msk	inc/lpc18xx.h	9106;"	d
LCD_PAL25_B14_0_Pos	inc/lpc18xx.h	9105;"	d
LCD_PAL25_G04_0_Msk	inc/lpc18xx.h	9096;"	d
LCD_PAL25_G04_0_Pos	inc/lpc18xx.h	9095;"	d
LCD_PAL25_G14_0_Msk	inc/lpc18xx.h	9104;"	d
LCD_PAL25_G14_0_Pos	inc/lpc18xx.h	9103;"	d
LCD_PAL25_I0_Msk	inc/lpc18xx.h	9100;"	d
LCD_PAL25_I0_Pos	inc/lpc18xx.h	9099;"	d
LCD_PAL25_I1_Msk	inc/lpc18xx.h	9108;"	d
LCD_PAL25_I1_Pos	inc/lpc18xx.h	9107;"	d
LCD_PAL25_R04_0_Msk	inc/lpc18xx.h	9094;"	d
LCD_PAL25_R04_0_Pos	inc/lpc18xx.h	9093;"	d
LCD_PAL25_R14_0_Msk	inc/lpc18xx.h	9102;"	d
LCD_PAL25_R14_0_Pos	inc/lpc18xx.h	9101;"	d
LCD_PAL26_B04_0_Msk	inc/lpc18xx.h	9116;"	d
LCD_PAL26_B04_0_Pos	inc/lpc18xx.h	9115;"	d
LCD_PAL26_B14_0_Msk	inc/lpc18xx.h	9124;"	d
LCD_PAL26_B14_0_Pos	inc/lpc18xx.h	9123;"	d
LCD_PAL26_G04_0_Msk	inc/lpc18xx.h	9114;"	d
LCD_PAL26_G04_0_Pos	inc/lpc18xx.h	9113;"	d
LCD_PAL26_G14_0_Msk	inc/lpc18xx.h	9122;"	d
LCD_PAL26_G14_0_Pos	inc/lpc18xx.h	9121;"	d
LCD_PAL26_I0_Msk	inc/lpc18xx.h	9118;"	d
LCD_PAL26_I0_Pos	inc/lpc18xx.h	9117;"	d
LCD_PAL26_I1_Msk	inc/lpc18xx.h	9126;"	d
LCD_PAL26_I1_Pos	inc/lpc18xx.h	9125;"	d
LCD_PAL26_R04_0_Msk	inc/lpc18xx.h	9112;"	d
LCD_PAL26_R04_0_Pos	inc/lpc18xx.h	9111;"	d
LCD_PAL26_R14_0_Msk	inc/lpc18xx.h	9120;"	d
LCD_PAL26_R14_0_Pos	inc/lpc18xx.h	9119;"	d
LCD_PAL27_B04_0_Msk	inc/lpc18xx.h	9134;"	d
LCD_PAL27_B04_0_Pos	inc/lpc18xx.h	9133;"	d
LCD_PAL27_B14_0_Msk	inc/lpc18xx.h	9142;"	d
LCD_PAL27_B14_0_Pos	inc/lpc18xx.h	9141;"	d
LCD_PAL27_G04_0_Msk	inc/lpc18xx.h	9132;"	d
LCD_PAL27_G04_0_Pos	inc/lpc18xx.h	9131;"	d
LCD_PAL27_G14_0_Msk	inc/lpc18xx.h	9140;"	d
LCD_PAL27_G14_0_Pos	inc/lpc18xx.h	9139;"	d
LCD_PAL27_I0_Msk	inc/lpc18xx.h	9136;"	d
LCD_PAL27_I0_Pos	inc/lpc18xx.h	9135;"	d
LCD_PAL27_I1_Msk	inc/lpc18xx.h	9144;"	d
LCD_PAL27_I1_Pos	inc/lpc18xx.h	9143;"	d
LCD_PAL27_R04_0_Msk	inc/lpc18xx.h	9130;"	d
LCD_PAL27_R04_0_Pos	inc/lpc18xx.h	9129;"	d
LCD_PAL27_R14_0_Msk	inc/lpc18xx.h	9138;"	d
LCD_PAL27_R14_0_Pos	inc/lpc18xx.h	9137;"	d
LCD_PAL28_B04_0_Msk	inc/lpc18xx.h	9152;"	d
LCD_PAL28_B04_0_Pos	inc/lpc18xx.h	9151;"	d
LCD_PAL28_B14_0_Msk	inc/lpc18xx.h	9160;"	d
LCD_PAL28_B14_0_Pos	inc/lpc18xx.h	9159;"	d
LCD_PAL28_G04_0_Msk	inc/lpc18xx.h	9150;"	d
LCD_PAL28_G04_0_Pos	inc/lpc18xx.h	9149;"	d
LCD_PAL28_G14_0_Msk	inc/lpc18xx.h	9158;"	d
LCD_PAL28_G14_0_Pos	inc/lpc18xx.h	9157;"	d
LCD_PAL28_I0_Msk	inc/lpc18xx.h	9154;"	d
LCD_PAL28_I0_Pos	inc/lpc18xx.h	9153;"	d
LCD_PAL28_I1_Msk	inc/lpc18xx.h	9162;"	d
LCD_PAL28_I1_Pos	inc/lpc18xx.h	9161;"	d
LCD_PAL28_R04_0_Msk	inc/lpc18xx.h	9148;"	d
LCD_PAL28_R04_0_Pos	inc/lpc18xx.h	9147;"	d
LCD_PAL28_R14_0_Msk	inc/lpc18xx.h	9156;"	d
LCD_PAL28_R14_0_Pos	inc/lpc18xx.h	9155;"	d
LCD_PAL29_B04_0_Msk	inc/lpc18xx.h	9170;"	d
LCD_PAL29_B04_0_Pos	inc/lpc18xx.h	9169;"	d
LCD_PAL29_B14_0_Msk	inc/lpc18xx.h	9178;"	d
LCD_PAL29_B14_0_Pos	inc/lpc18xx.h	9177;"	d
LCD_PAL29_G04_0_Msk	inc/lpc18xx.h	9168;"	d
LCD_PAL29_G04_0_Pos	inc/lpc18xx.h	9167;"	d
LCD_PAL29_G14_0_Msk	inc/lpc18xx.h	9176;"	d
LCD_PAL29_G14_0_Pos	inc/lpc18xx.h	9175;"	d
LCD_PAL29_I0_Msk	inc/lpc18xx.h	9172;"	d
LCD_PAL29_I0_Pos	inc/lpc18xx.h	9171;"	d
LCD_PAL29_I1_Msk	inc/lpc18xx.h	9180;"	d
LCD_PAL29_I1_Pos	inc/lpc18xx.h	9179;"	d
LCD_PAL29_R04_0_Msk	inc/lpc18xx.h	9166;"	d
LCD_PAL29_R04_0_Pos	inc/lpc18xx.h	9165;"	d
LCD_PAL29_R14_0_Msk	inc/lpc18xx.h	9174;"	d
LCD_PAL29_R14_0_Pos	inc/lpc18xx.h	9173;"	d
LCD_PAL2_B04_0_Msk	inc/lpc18xx.h	8684;"	d
LCD_PAL2_B04_0_Pos	inc/lpc18xx.h	8683;"	d
LCD_PAL2_B14_0_Msk	inc/lpc18xx.h	8692;"	d
LCD_PAL2_B14_0_Pos	inc/lpc18xx.h	8691;"	d
LCD_PAL2_G04_0_Msk	inc/lpc18xx.h	8682;"	d
LCD_PAL2_G04_0_Pos	inc/lpc18xx.h	8681;"	d
LCD_PAL2_G14_0_Msk	inc/lpc18xx.h	8690;"	d
LCD_PAL2_G14_0_Pos	inc/lpc18xx.h	8689;"	d
LCD_PAL2_I0_Msk	inc/lpc18xx.h	8686;"	d
LCD_PAL2_I0_Pos	inc/lpc18xx.h	8685;"	d
LCD_PAL2_I1_Msk	inc/lpc18xx.h	8694;"	d
LCD_PAL2_I1_Pos	inc/lpc18xx.h	8693;"	d
LCD_PAL2_R04_0_Msk	inc/lpc18xx.h	8680;"	d
LCD_PAL2_R04_0_Pos	inc/lpc18xx.h	8679;"	d
LCD_PAL2_R14_0_Msk	inc/lpc18xx.h	8688;"	d
LCD_PAL2_R14_0_Pos	inc/lpc18xx.h	8687;"	d
LCD_PAL30_B04_0_Msk	inc/lpc18xx.h	9188;"	d
LCD_PAL30_B04_0_Pos	inc/lpc18xx.h	9187;"	d
LCD_PAL30_B14_0_Msk	inc/lpc18xx.h	9196;"	d
LCD_PAL30_B14_0_Pos	inc/lpc18xx.h	9195;"	d
LCD_PAL30_G04_0_Msk	inc/lpc18xx.h	9186;"	d
LCD_PAL30_G04_0_Pos	inc/lpc18xx.h	9185;"	d
LCD_PAL30_G14_0_Msk	inc/lpc18xx.h	9194;"	d
LCD_PAL30_G14_0_Pos	inc/lpc18xx.h	9193;"	d
LCD_PAL30_I0_Msk	inc/lpc18xx.h	9190;"	d
LCD_PAL30_I0_Pos	inc/lpc18xx.h	9189;"	d
LCD_PAL30_I1_Msk	inc/lpc18xx.h	9198;"	d
LCD_PAL30_I1_Pos	inc/lpc18xx.h	9197;"	d
LCD_PAL30_R04_0_Msk	inc/lpc18xx.h	9184;"	d
LCD_PAL30_R04_0_Pos	inc/lpc18xx.h	9183;"	d
LCD_PAL30_R14_0_Msk	inc/lpc18xx.h	9192;"	d
LCD_PAL30_R14_0_Pos	inc/lpc18xx.h	9191;"	d
LCD_PAL31_B04_0_Msk	inc/lpc18xx.h	9206;"	d
LCD_PAL31_B04_0_Pos	inc/lpc18xx.h	9205;"	d
LCD_PAL31_B14_0_Msk	inc/lpc18xx.h	9214;"	d
LCD_PAL31_B14_0_Pos	inc/lpc18xx.h	9213;"	d
LCD_PAL31_G04_0_Msk	inc/lpc18xx.h	9204;"	d
LCD_PAL31_G04_0_Pos	inc/lpc18xx.h	9203;"	d
LCD_PAL31_G14_0_Msk	inc/lpc18xx.h	9212;"	d
LCD_PAL31_G14_0_Pos	inc/lpc18xx.h	9211;"	d
LCD_PAL31_I0_Msk	inc/lpc18xx.h	9208;"	d
LCD_PAL31_I0_Pos	inc/lpc18xx.h	9207;"	d
LCD_PAL31_I1_Msk	inc/lpc18xx.h	9216;"	d
LCD_PAL31_I1_Pos	inc/lpc18xx.h	9215;"	d
LCD_PAL31_R04_0_Msk	inc/lpc18xx.h	9202;"	d
LCD_PAL31_R04_0_Pos	inc/lpc18xx.h	9201;"	d
LCD_PAL31_R14_0_Msk	inc/lpc18xx.h	9210;"	d
LCD_PAL31_R14_0_Pos	inc/lpc18xx.h	9209;"	d
LCD_PAL32_B04_0_Msk	inc/lpc18xx.h	9224;"	d
LCD_PAL32_B04_0_Pos	inc/lpc18xx.h	9223;"	d
LCD_PAL32_B14_0_Msk	inc/lpc18xx.h	9232;"	d
LCD_PAL32_B14_0_Pos	inc/lpc18xx.h	9231;"	d
LCD_PAL32_G04_0_Msk	inc/lpc18xx.h	9222;"	d
LCD_PAL32_G04_0_Pos	inc/lpc18xx.h	9221;"	d
LCD_PAL32_G14_0_Msk	inc/lpc18xx.h	9230;"	d
LCD_PAL32_G14_0_Pos	inc/lpc18xx.h	9229;"	d
LCD_PAL32_I0_Msk	inc/lpc18xx.h	9226;"	d
LCD_PAL32_I0_Pos	inc/lpc18xx.h	9225;"	d
LCD_PAL32_I1_Msk	inc/lpc18xx.h	9234;"	d
LCD_PAL32_I1_Pos	inc/lpc18xx.h	9233;"	d
LCD_PAL32_R04_0_Msk	inc/lpc18xx.h	9220;"	d
LCD_PAL32_R04_0_Pos	inc/lpc18xx.h	9219;"	d
LCD_PAL32_R14_0_Msk	inc/lpc18xx.h	9228;"	d
LCD_PAL32_R14_0_Pos	inc/lpc18xx.h	9227;"	d
LCD_PAL33_B04_0_Msk	inc/lpc18xx.h	9242;"	d
LCD_PAL33_B04_0_Pos	inc/lpc18xx.h	9241;"	d
LCD_PAL33_B14_0_Msk	inc/lpc18xx.h	9250;"	d
LCD_PAL33_B14_0_Pos	inc/lpc18xx.h	9249;"	d
LCD_PAL33_G04_0_Msk	inc/lpc18xx.h	9240;"	d
LCD_PAL33_G04_0_Pos	inc/lpc18xx.h	9239;"	d
LCD_PAL33_G14_0_Msk	inc/lpc18xx.h	9248;"	d
LCD_PAL33_G14_0_Pos	inc/lpc18xx.h	9247;"	d
LCD_PAL33_I0_Msk	inc/lpc18xx.h	9244;"	d
LCD_PAL33_I0_Pos	inc/lpc18xx.h	9243;"	d
LCD_PAL33_I1_Msk	inc/lpc18xx.h	9252;"	d
LCD_PAL33_I1_Pos	inc/lpc18xx.h	9251;"	d
LCD_PAL33_R04_0_Msk	inc/lpc18xx.h	9238;"	d
LCD_PAL33_R04_0_Pos	inc/lpc18xx.h	9237;"	d
LCD_PAL33_R14_0_Msk	inc/lpc18xx.h	9246;"	d
LCD_PAL33_R14_0_Pos	inc/lpc18xx.h	9245;"	d
LCD_PAL34_B04_0_Msk	inc/lpc18xx.h	9260;"	d
LCD_PAL34_B04_0_Pos	inc/lpc18xx.h	9259;"	d
LCD_PAL34_B14_0_Msk	inc/lpc18xx.h	9268;"	d
LCD_PAL34_B14_0_Pos	inc/lpc18xx.h	9267;"	d
LCD_PAL34_G04_0_Msk	inc/lpc18xx.h	9258;"	d
LCD_PAL34_G04_0_Pos	inc/lpc18xx.h	9257;"	d
LCD_PAL34_G14_0_Msk	inc/lpc18xx.h	9266;"	d
LCD_PAL34_G14_0_Pos	inc/lpc18xx.h	9265;"	d
LCD_PAL34_I0_Msk	inc/lpc18xx.h	9262;"	d
LCD_PAL34_I0_Pos	inc/lpc18xx.h	9261;"	d
LCD_PAL34_I1_Msk	inc/lpc18xx.h	9270;"	d
LCD_PAL34_I1_Pos	inc/lpc18xx.h	9269;"	d
LCD_PAL34_R04_0_Msk	inc/lpc18xx.h	9256;"	d
LCD_PAL34_R04_0_Pos	inc/lpc18xx.h	9255;"	d
LCD_PAL34_R14_0_Msk	inc/lpc18xx.h	9264;"	d
LCD_PAL34_R14_0_Pos	inc/lpc18xx.h	9263;"	d
LCD_PAL35_B04_0_Msk	inc/lpc18xx.h	9278;"	d
LCD_PAL35_B04_0_Pos	inc/lpc18xx.h	9277;"	d
LCD_PAL35_B14_0_Msk	inc/lpc18xx.h	9286;"	d
LCD_PAL35_B14_0_Pos	inc/lpc18xx.h	9285;"	d
LCD_PAL35_G04_0_Msk	inc/lpc18xx.h	9276;"	d
LCD_PAL35_G04_0_Pos	inc/lpc18xx.h	9275;"	d
LCD_PAL35_G14_0_Msk	inc/lpc18xx.h	9284;"	d
LCD_PAL35_G14_0_Pos	inc/lpc18xx.h	9283;"	d
LCD_PAL35_I0_Msk	inc/lpc18xx.h	9280;"	d
LCD_PAL35_I0_Pos	inc/lpc18xx.h	9279;"	d
LCD_PAL35_I1_Msk	inc/lpc18xx.h	9288;"	d
LCD_PAL35_I1_Pos	inc/lpc18xx.h	9287;"	d
LCD_PAL35_R04_0_Msk	inc/lpc18xx.h	9274;"	d
LCD_PAL35_R04_0_Pos	inc/lpc18xx.h	9273;"	d
LCD_PAL35_R14_0_Msk	inc/lpc18xx.h	9282;"	d
LCD_PAL35_R14_0_Pos	inc/lpc18xx.h	9281;"	d
LCD_PAL36_B04_0_Msk	inc/lpc18xx.h	9296;"	d
LCD_PAL36_B04_0_Pos	inc/lpc18xx.h	9295;"	d
LCD_PAL36_B14_0_Msk	inc/lpc18xx.h	9304;"	d
LCD_PAL36_B14_0_Pos	inc/lpc18xx.h	9303;"	d
LCD_PAL36_G04_0_Msk	inc/lpc18xx.h	9294;"	d
LCD_PAL36_G04_0_Pos	inc/lpc18xx.h	9293;"	d
LCD_PAL36_G14_0_Msk	inc/lpc18xx.h	9302;"	d
LCD_PAL36_G14_0_Pos	inc/lpc18xx.h	9301;"	d
LCD_PAL36_I0_Msk	inc/lpc18xx.h	9298;"	d
LCD_PAL36_I0_Pos	inc/lpc18xx.h	9297;"	d
LCD_PAL36_I1_Msk	inc/lpc18xx.h	9306;"	d
LCD_PAL36_I1_Pos	inc/lpc18xx.h	9305;"	d
LCD_PAL36_R04_0_Msk	inc/lpc18xx.h	9292;"	d
LCD_PAL36_R04_0_Pos	inc/lpc18xx.h	9291;"	d
LCD_PAL36_R14_0_Msk	inc/lpc18xx.h	9300;"	d
LCD_PAL36_R14_0_Pos	inc/lpc18xx.h	9299;"	d
LCD_PAL37_B04_0_Msk	inc/lpc18xx.h	9314;"	d
LCD_PAL37_B04_0_Pos	inc/lpc18xx.h	9313;"	d
LCD_PAL37_B14_0_Msk	inc/lpc18xx.h	9322;"	d
LCD_PAL37_B14_0_Pos	inc/lpc18xx.h	9321;"	d
LCD_PAL37_G04_0_Msk	inc/lpc18xx.h	9312;"	d
LCD_PAL37_G04_0_Pos	inc/lpc18xx.h	9311;"	d
LCD_PAL37_G14_0_Msk	inc/lpc18xx.h	9320;"	d
LCD_PAL37_G14_0_Pos	inc/lpc18xx.h	9319;"	d
LCD_PAL37_I0_Msk	inc/lpc18xx.h	9316;"	d
LCD_PAL37_I0_Pos	inc/lpc18xx.h	9315;"	d
LCD_PAL37_I1_Msk	inc/lpc18xx.h	9324;"	d
LCD_PAL37_I1_Pos	inc/lpc18xx.h	9323;"	d
LCD_PAL37_R04_0_Msk	inc/lpc18xx.h	9310;"	d
LCD_PAL37_R04_0_Pos	inc/lpc18xx.h	9309;"	d
LCD_PAL37_R14_0_Msk	inc/lpc18xx.h	9318;"	d
LCD_PAL37_R14_0_Pos	inc/lpc18xx.h	9317;"	d
LCD_PAL38_B04_0_Msk	inc/lpc18xx.h	9332;"	d
LCD_PAL38_B04_0_Pos	inc/lpc18xx.h	9331;"	d
LCD_PAL38_B14_0_Msk	inc/lpc18xx.h	9340;"	d
LCD_PAL38_B14_0_Pos	inc/lpc18xx.h	9339;"	d
LCD_PAL38_G04_0_Msk	inc/lpc18xx.h	9330;"	d
LCD_PAL38_G04_0_Pos	inc/lpc18xx.h	9329;"	d
LCD_PAL38_G14_0_Msk	inc/lpc18xx.h	9338;"	d
LCD_PAL38_G14_0_Pos	inc/lpc18xx.h	9337;"	d
LCD_PAL38_I0_Msk	inc/lpc18xx.h	9334;"	d
LCD_PAL38_I0_Pos	inc/lpc18xx.h	9333;"	d
LCD_PAL38_I1_Msk	inc/lpc18xx.h	9342;"	d
LCD_PAL38_I1_Pos	inc/lpc18xx.h	9341;"	d
LCD_PAL38_R04_0_Msk	inc/lpc18xx.h	9328;"	d
LCD_PAL38_R04_0_Pos	inc/lpc18xx.h	9327;"	d
LCD_PAL38_R14_0_Msk	inc/lpc18xx.h	9336;"	d
LCD_PAL38_R14_0_Pos	inc/lpc18xx.h	9335;"	d
LCD_PAL39_B04_0_Msk	inc/lpc18xx.h	9350;"	d
LCD_PAL39_B04_0_Pos	inc/lpc18xx.h	9349;"	d
LCD_PAL39_B14_0_Msk	inc/lpc18xx.h	9358;"	d
LCD_PAL39_B14_0_Pos	inc/lpc18xx.h	9357;"	d
LCD_PAL39_G04_0_Msk	inc/lpc18xx.h	9348;"	d
LCD_PAL39_G04_0_Pos	inc/lpc18xx.h	9347;"	d
LCD_PAL39_G14_0_Msk	inc/lpc18xx.h	9356;"	d
LCD_PAL39_G14_0_Pos	inc/lpc18xx.h	9355;"	d
LCD_PAL39_I0_Msk	inc/lpc18xx.h	9352;"	d
LCD_PAL39_I0_Pos	inc/lpc18xx.h	9351;"	d
LCD_PAL39_I1_Msk	inc/lpc18xx.h	9360;"	d
LCD_PAL39_I1_Pos	inc/lpc18xx.h	9359;"	d
LCD_PAL39_R04_0_Msk	inc/lpc18xx.h	9346;"	d
LCD_PAL39_R04_0_Pos	inc/lpc18xx.h	9345;"	d
LCD_PAL39_R14_0_Msk	inc/lpc18xx.h	9354;"	d
LCD_PAL39_R14_0_Pos	inc/lpc18xx.h	9353;"	d
LCD_PAL3_B04_0_Msk	inc/lpc18xx.h	8702;"	d
LCD_PAL3_B04_0_Pos	inc/lpc18xx.h	8701;"	d
LCD_PAL3_B14_0_Msk	inc/lpc18xx.h	8710;"	d
LCD_PAL3_B14_0_Pos	inc/lpc18xx.h	8709;"	d
LCD_PAL3_G04_0_Msk	inc/lpc18xx.h	8700;"	d
LCD_PAL3_G04_0_Pos	inc/lpc18xx.h	8699;"	d
LCD_PAL3_G14_0_Msk	inc/lpc18xx.h	8708;"	d
LCD_PAL3_G14_0_Pos	inc/lpc18xx.h	8707;"	d
LCD_PAL3_I0_Msk	inc/lpc18xx.h	8704;"	d
LCD_PAL3_I0_Pos	inc/lpc18xx.h	8703;"	d
LCD_PAL3_I1_Msk	inc/lpc18xx.h	8712;"	d
LCD_PAL3_I1_Pos	inc/lpc18xx.h	8711;"	d
LCD_PAL3_R04_0_Msk	inc/lpc18xx.h	8698;"	d
LCD_PAL3_R04_0_Pos	inc/lpc18xx.h	8697;"	d
LCD_PAL3_R14_0_Msk	inc/lpc18xx.h	8706;"	d
LCD_PAL3_R14_0_Pos	inc/lpc18xx.h	8705;"	d
LCD_PAL40_B04_0_Msk	inc/lpc18xx.h	9368;"	d
LCD_PAL40_B04_0_Pos	inc/lpc18xx.h	9367;"	d
LCD_PAL40_B14_0_Msk	inc/lpc18xx.h	9376;"	d
LCD_PAL40_B14_0_Pos	inc/lpc18xx.h	9375;"	d
LCD_PAL40_G04_0_Msk	inc/lpc18xx.h	9366;"	d
LCD_PAL40_G04_0_Pos	inc/lpc18xx.h	9365;"	d
LCD_PAL40_G14_0_Msk	inc/lpc18xx.h	9374;"	d
LCD_PAL40_G14_0_Pos	inc/lpc18xx.h	9373;"	d
LCD_PAL40_I0_Msk	inc/lpc18xx.h	9370;"	d
LCD_PAL40_I0_Pos	inc/lpc18xx.h	9369;"	d
LCD_PAL40_I1_Msk	inc/lpc18xx.h	9378;"	d
LCD_PAL40_I1_Pos	inc/lpc18xx.h	9377;"	d
LCD_PAL40_R04_0_Msk	inc/lpc18xx.h	9364;"	d
LCD_PAL40_R04_0_Pos	inc/lpc18xx.h	9363;"	d
LCD_PAL40_R14_0_Msk	inc/lpc18xx.h	9372;"	d
LCD_PAL40_R14_0_Pos	inc/lpc18xx.h	9371;"	d
LCD_PAL41_B04_0_Msk	inc/lpc18xx.h	9386;"	d
LCD_PAL41_B04_0_Pos	inc/lpc18xx.h	9385;"	d
LCD_PAL41_B14_0_Msk	inc/lpc18xx.h	9394;"	d
LCD_PAL41_B14_0_Pos	inc/lpc18xx.h	9393;"	d
LCD_PAL41_G04_0_Msk	inc/lpc18xx.h	9384;"	d
LCD_PAL41_G04_0_Pos	inc/lpc18xx.h	9383;"	d
LCD_PAL41_G14_0_Msk	inc/lpc18xx.h	9392;"	d
LCD_PAL41_G14_0_Pos	inc/lpc18xx.h	9391;"	d
LCD_PAL41_I0_Msk	inc/lpc18xx.h	9388;"	d
LCD_PAL41_I0_Pos	inc/lpc18xx.h	9387;"	d
LCD_PAL41_I1_Msk	inc/lpc18xx.h	9396;"	d
LCD_PAL41_I1_Pos	inc/lpc18xx.h	9395;"	d
LCD_PAL41_R04_0_Msk	inc/lpc18xx.h	9382;"	d
LCD_PAL41_R04_0_Pos	inc/lpc18xx.h	9381;"	d
LCD_PAL41_R14_0_Msk	inc/lpc18xx.h	9390;"	d
LCD_PAL41_R14_0_Pos	inc/lpc18xx.h	9389;"	d
LCD_PAL42_B04_0_Msk	inc/lpc18xx.h	9404;"	d
LCD_PAL42_B04_0_Pos	inc/lpc18xx.h	9403;"	d
LCD_PAL42_B14_0_Msk	inc/lpc18xx.h	9412;"	d
LCD_PAL42_B14_0_Pos	inc/lpc18xx.h	9411;"	d
LCD_PAL42_G04_0_Msk	inc/lpc18xx.h	9402;"	d
LCD_PAL42_G04_0_Pos	inc/lpc18xx.h	9401;"	d
LCD_PAL42_G14_0_Msk	inc/lpc18xx.h	9410;"	d
LCD_PAL42_G14_0_Pos	inc/lpc18xx.h	9409;"	d
LCD_PAL42_I0_Msk	inc/lpc18xx.h	9406;"	d
LCD_PAL42_I0_Pos	inc/lpc18xx.h	9405;"	d
LCD_PAL42_I1_Msk	inc/lpc18xx.h	9414;"	d
LCD_PAL42_I1_Pos	inc/lpc18xx.h	9413;"	d
LCD_PAL42_R04_0_Msk	inc/lpc18xx.h	9400;"	d
LCD_PAL42_R04_0_Pos	inc/lpc18xx.h	9399;"	d
LCD_PAL42_R14_0_Msk	inc/lpc18xx.h	9408;"	d
LCD_PAL42_R14_0_Pos	inc/lpc18xx.h	9407;"	d
LCD_PAL43_B04_0_Msk	inc/lpc18xx.h	9422;"	d
LCD_PAL43_B04_0_Pos	inc/lpc18xx.h	9421;"	d
LCD_PAL43_B14_0_Msk	inc/lpc18xx.h	9430;"	d
LCD_PAL43_B14_0_Pos	inc/lpc18xx.h	9429;"	d
LCD_PAL43_G04_0_Msk	inc/lpc18xx.h	9420;"	d
LCD_PAL43_G04_0_Pos	inc/lpc18xx.h	9419;"	d
LCD_PAL43_G14_0_Msk	inc/lpc18xx.h	9428;"	d
LCD_PAL43_G14_0_Pos	inc/lpc18xx.h	9427;"	d
LCD_PAL43_I0_Msk	inc/lpc18xx.h	9424;"	d
LCD_PAL43_I0_Pos	inc/lpc18xx.h	9423;"	d
LCD_PAL43_I1_Msk	inc/lpc18xx.h	9432;"	d
LCD_PAL43_I1_Pos	inc/lpc18xx.h	9431;"	d
LCD_PAL43_R04_0_Msk	inc/lpc18xx.h	9418;"	d
LCD_PAL43_R04_0_Pos	inc/lpc18xx.h	9417;"	d
LCD_PAL43_R14_0_Msk	inc/lpc18xx.h	9426;"	d
LCD_PAL43_R14_0_Pos	inc/lpc18xx.h	9425;"	d
LCD_PAL44_B04_0_Msk	inc/lpc18xx.h	9440;"	d
LCD_PAL44_B04_0_Pos	inc/lpc18xx.h	9439;"	d
LCD_PAL44_B14_0_Msk	inc/lpc18xx.h	9448;"	d
LCD_PAL44_B14_0_Pos	inc/lpc18xx.h	9447;"	d
LCD_PAL44_G04_0_Msk	inc/lpc18xx.h	9438;"	d
LCD_PAL44_G04_0_Pos	inc/lpc18xx.h	9437;"	d
LCD_PAL44_G14_0_Msk	inc/lpc18xx.h	9446;"	d
LCD_PAL44_G14_0_Pos	inc/lpc18xx.h	9445;"	d
LCD_PAL44_I0_Msk	inc/lpc18xx.h	9442;"	d
LCD_PAL44_I0_Pos	inc/lpc18xx.h	9441;"	d
LCD_PAL44_I1_Msk	inc/lpc18xx.h	9450;"	d
LCD_PAL44_I1_Pos	inc/lpc18xx.h	9449;"	d
LCD_PAL44_R04_0_Msk	inc/lpc18xx.h	9436;"	d
LCD_PAL44_R04_0_Pos	inc/lpc18xx.h	9435;"	d
LCD_PAL44_R14_0_Msk	inc/lpc18xx.h	9444;"	d
LCD_PAL44_R14_0_Pos	inc/lpc18xx.h	9443;"	d
LCD_PAL45_B04_0_Msk	inc/lpc18xx.h	9458;"	d
LCD_PAL45_B04_0_Pos	inc/lpc18xx.h	9457;"	d
LCD_PAL45_B14_0_Msk	inc/lpc18xx.h	9466;"	d
LCD_PAL45_B14_0_Pos	inc/lpc18xx.h	9465;"	d
LCD_PAL45_G04_0_Msk	inc/lpc18xx.h	9456;"	d
LCD_PAL45_G04_0_Pos	inc/lpc18xx.h	9455;"	d
LCD_PAL45_G14_0_Msk	inc/lpc18xx.h	9464;"	d
LCD_PAL45_G14_0_Pos	inc/lpc18xx.h	9463;"	d
LCD_PAL45_I0_Msk	inc/lpc18xx.h	9460;"	d
LCD_PAL45_I0_Pos	inc/lpc18xx.h	9459;"	d
LCD_PAL45_I1_Msk	inc/lpc18xx.h	9468;"	d
LCD_PAL45_I1_Pos	inc/lpc18xx.h	9467;"	d
LCD_PAL45_R04_0_Msk	inc/lpc18xx.h	9454;"	d
LCD_PAL45_R04_0_Pos	inc/lpc18xx.h	9453;"	d
LCD_PAL45_R14_0_Msk	inc/lpc18xx.h	9462;"	d
LCD_PAL45_R14_0_Pos	inc/lpc18xx.h	9461;"	d
LCD_PAL46_B04_0_Msk	inc/lpc18xx.h	9476;"	d
LCD_PAL46_B04_0_Pos	inc/lpc18xx.h	9475;"	d
LCD_PAL46_B14_0_Msk	inc/lpc18xx.h	9484;"	d
LCD_PAL46_B14_0_Pos	inc/lpc18xx.h	9483;"	d
LCD_PAL46_G04_0_Msk	inc/lpc18xx.h	9474;"	d
LCD_PAL46_G04_0_Pos	inc/lpc18xx.h	9473;"	d
LCD_PAL46_G14_0_Msk	inc/lpc18xx.h	9482;"	d
LCD_PAL46_G14_0_Pos	inc/lpc18xx.h	9481;"	d
LCD_PAL46_I0_Msk	inc/lpc18xx.h	9478;"	d
LCD_PAL46_I0_Pos	inc/lpc18xx.h	9477;"	d
LCD_PAL46_I1_Msk	inc/lpc18xx.h	9486;"	d
LCD_PAL46_I1_Pos	inc/lpc18xx.h	9485;"	d
LCD_PAL46_R04_0_Msk	inc/lpc18xx.h	9472;"	d
LCD_PAL46_R04_0_Pos	inc/lpc18xx.h	9471;"	d
LCD_PAL46_R14_0_Msk	inc/lpc18xx.h	9480;"	d
LCD_PAL46_R14_0_Pos	inc/lpc18xx.h	9479;"	d
LCD_PAL47_B04_0_Msk	inc/lpc18xx.h	9494;"	d
LCD_PAL47_B04_0_Pos	inc/lpc18xx.h	9493;"	d
LCD_PAL47_B14_0_Msk	inc/lpc18xx.h	9502;"	d
LCD_PAL47_B14_0_Pos	inc/lpc18xx.h	9501;"	d
LCD_PAL47_G04_0_Msk	inc/lpc18xx.h	9492;"	d
LCD_PAL47_G04_0_Pos	inc/lpc18xx.h	9491;"	d
LCD_PAL47_G14_0_Msk	inc/lpc18xx.h	9500;"	d
LCD_PAL47_G14_0_Pos	inc/lpc18xx.h	9499;"	d
LCD_PAL47_I0_Msk	inc/lpc18xx.h	9496;"	d
LCD_PAL47_I0_Pos	inc/lpc18xx.h	9495;"	d
LCD_PAL47_I1_Msk	inc/lpc18xx.h	9504;"	d
LCD_PAL47_I1_Pos	inc/lpc18xx.h	9503;"	d
LCD_PAL47_R04_0_Msk	inc/lpc18xx.h	9490;"	d
LCD_PAL47_R04_0_Pos	inc/lpc18xx.h	9489;"	d
LCD_PAL47_R14_0_Msk	inc/lpc18xx.h	9498;"	d
LCD_PAL47_R14_0_Pos	inc/lpc18xx.h	9497;"	d
LCD_PAL48_B04_0_Msk	inc/lpc18xx.h	9512;"	d
LCD_PAL48_B04_0_Pos	inc/lpc18xx.h	9511;"	d
LCD_PAL48_B14_0_Msk	inc/lpc18xx.h	9520;"	d
LCD_PAL48_B14_0_Pos	inc/lpc18xx.h	9519;"	d
LCD_PAL48_G04_0_Msk	inc/lpc18xx.h	9510;"	d
LCD_PAL48_G04_0_Pos	inc/lpc18xx.h	9509;"	d
LCD_PAL48_G14_0_Msk	inc/lpc18xx.h	9518;"	d
LCD_PAL48_G14_0_Pos	inc/lpc18xx.h	9517;"	d
LCD_PAL48_I0_Msk	inc/lpc18xx.h	9514;"	d
LCD_PAL48_I0_Pos	inc/lpc18xx.h	9513;"	d
LCD_PAL48_I1_Msk	inc/lpc18xx.h	9522;"	d
LCD_PAL48_I1_Pos	inc/lpc18xx.h	9521;"	d
LCD_PAL48_R04_0_Msk	inc/lpc18xx.h	9508;"	d
LCD_PAL48_R04_0_Pos	inc/lpc18xx.h	9507;"	d
LCD_PAL48_R14_0_Msk	inc/lpc18xx.h	9516;"	d
LCD_PAL48_R14_0_Pos	inc/lpc18xx.h	9515;"	d
LCD_PAL49_B04_0_Msk	inc/lpc18xx.h	9530;"	d
LCD_PAL49_B04_0_Pos	inc/lpc18xx.h	9529;"	d
LCD_PAL49_B14_0_Msk	inc/lpc18xx.h	9538;"	d
LCD_PAL49_B14_0_Pos	inc/lpc18xx.h	9537;"	d
LCD_PAL49_G04_0_Msk	inc/lpc18xx.h	9528;"	d
LCD_PAL49_G04_0_Pos	inc/lpc18xx.h	9527;"	d
LCD_PAL49_G14_0_Msk	inc/lpc18xx.h	9536;"	d
LCD_PAL49_G14_0_Pos	inc/lpc18xx.h	9535;"	d
LCD_PAL49_I0_Msk	inc/lpc18xx.h	9532;"	d
LCD_PAL49_I0_Pos	inc/lpc18xx.h	9531;"	d
LCD_PAL49_I1_Msk	inc/lpc18xx.h	9540;"	d
LCD_PAL49_I1_Pos	inc/lpc18xx.h	9539;"	d
LCD_PAL49_R04_0_Msk	inc/lpc18xx.h	9526;"	d
LCD_PAL49_R04_0_Pos	inc/lpc18xx.h	9525;"	d
LCD_PAL49_R14_0_Msk	inc/lpc18xx.h	9534;"	d
LCD_PAL49_R14_0_Pos	inc/lpc18xx.h	9533;"	d
LCD_PAL4_B04_0_Msk	inc/lpc18xx.h	8720;"	d
LCD_PAL4_B04_0_Pos	inc/lpc18xx.h	8719;"	d
LCD_PAL4_B14_0_Msk	inc/lpc18xx.h	8728;"	d
LCD_PAL4_B14_0_Pos	inc/lpc18xx.h	8727;"	d
LCD_PAL4_G04_0_Msk	inc/lpc18xx.h	8718;"	d
LCD_PAL4_G04_0_Pos	inc/lpc18xx.h	8717;"	d
LCD_PAL4_G14_0_Msk	inc/lpc18xx.h	8726;"	d
LCD_PAL4_G14_0_Pos	inc/lpc18xx.h	8725;"	d
LCD_PAL4_I0_Msk	inc/lpc18xx.h	8722;"	d
LCD_PAL4_I0_Pos	inc/lpc18xx.h	8721;"	d
LCD_PAL4_I1_Msk	inc/lpc18xx.h	8730;"	d
LCD_PAL4_I1_Pos	inc/lpc18xx.h	8729;"	d
LCD_PAL4_R04_0_Msk	inc/lpc18xx.h	8716;"	d
LCD_PAL4_R04_0_Pos	inc/lpc18xx.h	8715;"	d
LCD_PAL4_R14_0_Msk	inc/lpc18xx.h	8724;"	d
LCD_PAL4_R14_0_Pos	inc/lpc18xx.h	8723;"	d
LCD_PAL50_B04_0_Msk	inc/lpc18xx.h	9548;"	d
LCD_PAL50_B04_0_Pos	inc/lpc18xx.h	9547;"	d
LCD_PAL50_B14_0_Msk	inc/lpc18xx.h	9556;"	d
LCD_PAL50_B14_0_Pos	inc/lpc18xx.h	9555;"	d
LCD_PAL50_G04_0_Msk	inc/lpc18xx.h	9546;"	d
LCD_PAL50_G04_0_Pos	inc/lpc18xx.h	9545;"	d
LCD_PAL50_G14_0_Msk	inc/lpc18xx.h	9554;"	d
LCD_PAL50_G14_0_Pos	inc/lpc18xx.h	9553;"	d
LCD_PAL50_I0_Msk	inc/lpc18xx.h	9550;"	d
LCD_PAL50_I0_Pos	inc/lpc18xx.h	9549;"	d
LCD_PAL50_I1_Msk	inc/lpc18xx.h	9558;"	d
LCD_PAL50_I1_Pos	inc/lpc18xx.h	9557;"	d
LCD_PAL50_R04_0_Msk	inc/lpc18xx.h	9544;"	d
LCD_PAL50_R04_0_Pos	inc/lpc18xx.h	9543;"	d
LCD_PAL50_R14_0_Msk	inc/lpc18xx.h	9552;"	d
LCD_PAL50_R14_0_Pos	inc/lpc18xx.h	9551;"	d
LCD_PAL51_B04_0_Msk	inc/lpc18xx.h	9566;"	d
LCD_PAL51_B04_0_Pos	inc/lpc18xx.h	9565;"	d
LCD_PAL51_B14_0_Msk	inc/lpc18xx.h	9574;"	d
LCD_PAL51_B14_0_Pos	inc/lpc18xx.h	9573;"	d
LCD_PAL51_G04_0_Msk	inc/lpc18xx.h	9564;"	d
LCD_PAL51_G04_0_Pos	inc/lpc18xx.h	9563;"	d
LCD_PAL51_G14_0_Msk	inc/lpc18xx.h	9572;"	d
LCD_PAL51_G14_0_Pos	inc/lpc18xx.h	9571;"	d
LCD_PAL51_I0_Msk	inc/lpc18xx.h	9568;"	d
LCD_PAL51_I0_Pos	inc/lpc18xx.h	9567;"	d
LCD_PAL51_I1_Msk	inc/lpc18xx.h	9576;"	d
LCD_PAL51_I1_Pos	inc/lpc18xx.h	9575;"	d
LCD_PAL51_R04_0_Msk	inc/lpc18xx.h	9562;"	d
LCD_PAL51_R04_0_Pos	inc/lpc18xx.h	9561;"	d
LCD_PAL51_R14_0_Msk	inc/lpc18xx.h	9570;"	d
LCD_PAL51_R14_0_Pos	inc/lpc18xx.h	9569;"	d
LCD_PAL52_B04_0_Msk	inc/lpc18xx.h	9584;"	d
LCD_PAL52_B04_0_Pos	inc/lpc18xx.h	9583;"	d
LCD_PAL52_B14_0_Msk	inc/lpc18xx.h	9592;"	d
LCD_PAL52_B14_0_Pos	inc/lpc18xx.h	9591;"	d
LCD_PAL52_G04_0_Msk	inc/lpc18xx.h	9582;"	d
LCD_PAL52_G04_0_Pos	inc/lpc18xx.h	9581;"	d
LCD_PAL52_G14_0_Msk	inc/lpc18xx.h	9590;"	d
LCD_PAL52_G14_0_Pos	inc/lpc18xx.h	9589;"	d
LCD_PAL52_I0_Msk	inc/lpc18xx.h	9586;"	d
LCD_PAL52_I0_Pos	inc/lpc18xx.h	9585;"	d
LCD_PAL52_I1_Msk	inc/lpc18xx.h	9594;"	d
LCD_PAL52_I1_Pos	inc/lpc18xx.h	9593;"	d
LCD_PAL52_R04_0_Msk	inc/lpc18xx.h	9580;"	d
LCD_PAL52_R04_0_Pos	inc/lpc18xx.h	9579;"	d
LCD_PAL52_R14_0_Msk	inc/lpc18xx.h	9588;"	d
LCD_PAL52_R14_0_Pos	inc/lpc18xx.h	9587;"	d
LCD_PAL53_B04_0_Msk	inc/lpc18xx.h	9602;"	d
LCD_PAL53_B04_0_Pos	inc/lpc18xx.h	9601;"	d
LCD_PAL53_B14_0_Msk	inc/lpc18xx.h	9610;"	d
LCD_PAL53_B14_0_Pos	inc/lpc18xx.h	9609;"	d
LCD_PAL53_G04_0_Msk	inc/lpc18xx.h	9600;"	d
LCD_PAL53_G04_0_Pos	inc/lpc18xx.h	9599;"	d
LCD_PAL53_G14_0_Msk	inc/lpc18xx.h	9608;"	d
LCD_PAL53_G14_0_Pos	inc/lpc18xx.h	9607;"	d
LCD_PAL53_I0_Msk	inc/lpc18xx.h	9604;"	d
LCD_PAL53_I0_Pos	inc/lpc18xx.h	9603;"	d
LCD_PAL53_I1_Msk	inc/lpc18xx.h	9612;"	d
LCD_PAL53_I1_Pos	inc/lpc18xx.h	9611;"	d
LCD_PAL53_R04_0_Msk	inc/lpc18xx.h	9598;"	d
LCD_PAL53_R04_0_Pos	inc/lpc18xx.h	9597;"	d
LCD_PAL53_R14_0_Msk	inc/lpc18xx.h	9606;"	d
LCD_PAL53_R14_0_Pos	inc/lpc18xx.h	9605;"	d
LCD_PAL54_B04_0_Msk	inc/lpc18xx.h	9620;"	d
LCD_PAL54_B04_0_Pos	inc/lpc18xx.h	9619;"	d
LCD_PAL54_B14_0_Msk	inc/lpc18xx.h	9628;"	d
LCD_PAL54_B14_0_Pos	inc/lpc18xx.h	9627;"	d
LCD_PAL54_G04_0_Msk	inc/lpc18xx.h	9618;"	d
LCD_PAL54_G04_0_Pos	inc/lpc18xx.h	9617;"	d
LCD_PAL54_G14_0_Msk	inc/lpc18xx.h	9626;"	d
LCD_PAL54_G14_0_Pos	inc/lpc18xx.h	9625;"	d
LCD_PAL54_I0_Msk	inc/lpc18xx.h	9622;"	d
LCD_PAL54_I0_Pos	inc/lpc18xx.h	9621;"	d
LCD_PAL54_I1_Msk	inc/lpc18xx.h	9630;"	d
LCD_PAL54_I1_Pos	inc/lpc18xx.h	9629;"	d
LCD_PAL54_R04_0_Msk	inc/lpc18xx.h	9616;"	d
LCD_PAL54_R04_0_Pos	inc/lpc18xx.h	9615;"	d
LCD_PAL54_R14_0_Msk	inc/lpc18xx.h	9624;"	d
LCD_PAL54_R14_0_Pos	inc/lpc18xx.h	9623;"	d
LCD_PAL55_B04_0_Msk	inc/lpc18xx.h	9638;"	d
LCD_PAL55_B04_0_Pos	inc/lpc18xx.h	9637;"	d
LCD_PAL55_B14_0_Msk	inc/lpc18xx.h	9646;"	d
LCD_PAL55_B14_0_Pos	inc/lpc18xx.h	9645;"	d
LCD_PAL55_G04_0_Msk	inc/lpc18xx.h	9636;"	d
LCD_PAL55_G04_0_Pos	inc/lpc18xx.h	9635;"	d
LCD_PAL55_G14_0_Msk	inc/lpc18xx.h	9644;"	d
LCD_PAL55_G14_0_Pos	inc/lpc18xx.h	9643;"	d
LCD_PAL55_I0_Msk	inc/lpc18xx.h	9640;"	d
LCD_PAL55_I0_Pos	inc/lpc18xx.h	9639;"	d
LCD_PAL55_I1_Msk	inc/lpc18xx.h	9648;"	d
LCD_PAL55_I1_Pos	inc/lpc18xx.h	9647;"	d
LCD_PAL55_R04_0_Msk	inc/lpc18xx.h	9634;"	d
LCD_PAL55_R04_0_Pos	inc/lpc18xx.h	9633;"	d
LCD_PAL55_R14_0_Msk	inc/lpc18xx.h	9642;"	d
LCD_PAL55_R14_0_Pos	inc/lpc18xx.h	9641;"	d
LCD_PAL56_B04_0_Msk	inc/lpc18xx.h	9656;"	d
LCD_PAL56_B04_0_Pos	inc/lpc18xx.h	9655;"	d
LCD_PAL56_B14_0_Msk	inc/lpc18xx.h	9664;"	d
LCD_PAL56_B14_0_Pos	inc/lpc18xx.h	9663;"	d
LCD_PAL56_G04_0_Msk	inc/lpc18xx.h	9654;"	d
LCD_PAL56_G04_0_Pos	inc/lpc18xx.h	9653;"	d
LCD_PAL56_G14_0_Msk	inc/lpc18xx.h	9662;"	d
LCD_PAL56_G14_0_Pos	inc/lpc18xx.h	9661;"	d
LCD_PAL56_I0_Msk	inc/lpc18xx.h	9658;"	d
LCD_PAL56_I0_Pos	inc/lpc18xx.h	9657;"	d
LCD_PAL56_I1_Msk	inc/lpc18xx.h	9666;"	d
LCD_PAL56_I1_Pos	inc/lpc18xx.h	9665;"	d
LCD_PAL56_R04_0_Msk	inc/lpc18xx.h	9652;"	d
LCD_PAL56_R04_0_Pos	inc/lpc18xx.h	9651;"	d
LCD_PAL56_R14_0_Msk	inc/lpc18xx.h	9660;"	d
LCD_PAL56_R14_0_Pos	inc/lpc18xx.h	9659;"	d
LCD_PAL57_B04_0_Msk	inc/lpc18xx.h	9674;"	d
LCD_PAL57_B04_0_Pos	inc/lpc18xx.h	9673;"	d
LCD_PAL57_B14_0_Msk	inc/lpc18xx.h	9682;"	d
LCD_PAL57_B14_0_Pos	inc/lpc18xx.h	9681;"	d
LCD_PAL57_G04_0_Msk	inc/lpc18xx.h	9672;"	d
LCD_PAL57_G04_0_Pos	inc/lpc18xx.h	9671;"	d
LCD_PAL57_G14_0_Msk	inc/lpc18xx.h	9680;"	d
LCD_PAL57_G14_0_Pos	inc/lpc18xx.h	9679;"	d
LCD_PAL57_I0_Msk	inc/lpc18xx.h	9676;"	d
LCD_PAL57_I0_Pos	inc/lpc18xx.h	9675;"	d
LCD_PAL57_I1_Msk	inc/lpc18xx.h	9684;"	d
LCD_PAL57_I1_Pos	inc/lpc18xx.h	9683;"	d
LCD_PAL57_R04_0_Msk	inc/lpc18xx.h	9670;"	d
LCD_PAL57_R04_0_Pos	inc/lpc18xx.h	9669;"	d
LCD_PAL57_R14_0_Msk	inc/lpc18xx.h	9678;"	d
LCD_PAL57_R14_0_Pos	inc/lpc18xx.h	9677;"	d
LCD_PAL58_B04_0_Msk	inc/lpc18xx.h	9692;"	d
LCD_PAL58_B04_0_Pos	inc/lpc18xx.h	9691;"	d
LCD_PAL58_B14_0_Msk	inc/lpc18xx.h	9700;"	d
LCD_PAL58_B14_0_Pos	inc/lpc18xx.h	9699;"	d
LCD_PAL58_G04_0_Msk	inc/lpc18xx.h	9690;"	d
LCD_PAL58_G04_0_Pos	inc/lpc18xx.h	9689;"	d
LCD_PAL58_G14_0_Msk	inc/lpc18xx.h	9698;"	d
LCD_PAL58_G14_0_Pos	inc/lpc18xx.h	9697;"	d
LCD_PAL58_I0_Msk	inc/lpc18xx.h	9694;"	d
LCD_PAL58_I0_Pos	inc/lpc18xx.h	9693;"	d
LCD_PAL58_I1_Msk	inc/lpc18xx.h	9702;"	d
LCD_PAL58_I1_Pos	inc/lpc18xx.h	9701;"	d
LCD_PAL58_R04_0_Msk	inc/lpc18xx.h	9688;"	d
LCD_PAL58_R04_0_Pos	inc/lpc18xx.h	9687;"	d
LCD_PAL58_R14_0_Msk	inc/lpc18xx.h	9696;"	d
LCD_PAL58_R14_0_Pos	inc/lpc18xx.h	9695;"	d
LCD_PAL59_B04_0_Msk	inc/lpc18xx.h	9710;"	d
LCD_PAL59_B04_0_Pos	inc/lpc18xx.h	9709;"	d
LCD_PAL59_B14_0_Msk	inc/lpc18xx.h	9718;"	d
LCD_PAL59_B14_0_Pos	inc/lpc18xx.h	9717;"	d
LCD_PAL59_G04_0_Msk	inc/lpc18xx.h	9708;"	d
LCD_PAL59_G04_0_Pos	inc/lpc18xx.h	9707;"	d
LCD_PAL59_G14_0_Msk	inc/lpc18xx.h	9716;"	d
LCD_PAL59_G14_0_Pos	inc/lpc18xx.h	9715;"	d
LCD_PAL59_I0_Msk	inc/lpc18xx.h	9712;"	d
LCD_PAL59_I0_Pos	inc/lpc18xx.h	9711;"	d
LCD_PAL59_I1_Msk	inc/lpc18xx.h	9720;"	d
LCD_PAL59_I1_Pos	inc/lpc18xx.h	9719;"	d
LCD_PAL59_R04_0_Msk	inc/lpc18xx.h	9706;"	d
LCD_PAL59_R04_0_Pos	inc/lpc18xx.h	9705;"	d
LCD_PAL59_R14_0_Msk	inc/lpc18xx.h	9714;"	d
LCD_PAL59_R14_0_Pos	inc/lpc18xx.h	9713;"	d
LCD_PAL5_B04_0_Msk	inc/lpc18xx.h	8738;"	d
LCD_PAL5_B04_0_Pos	inc/lpc18xx.h	8737;"	d
LCD_PAL5_B14_0_Msk	inc/lpc18xx.h	8746;"	d
LCD_PAL5_B14_0_Pos	inc/lpc18xx.h	8745;"	d
LCD_PAL5_G04_0_Msk	inc/lpc18xx.h	8736;"	d
LCD_PAL5_G04_0_Pos	inc/lpc18xx.h	8735;"	d
LCD_PAL5_G14_0_Msk	inc/lpc18xx.h	8744;"	d
LCD_PAL5_G14_0_Pos	inc/lpc18xx.h	8743;"	d
LCD_PAL5_I0_Msk	inc/lpc18xx.h	8740;"	d
LCD_PAL5_I0_Pos	inc/lpc18xx.h	8739;"	d
LCD_PAL5_I1_Msk	inc/lpc18xx.h	8748;"	d
LCD_PAL5_I1_Pos	inc/lpc18xx.h	8747;"	d
LCD_PAL5_R04_0_Msk	inc/lpc18xx.h	8734;"	d
LCD_PAL5_R04_0_Pos	inc/lpc18xx.h	8733;"	d
LCD_PAL5_R14_0_Msk	inc/lpc18xx.h	8742;"	d
LCD_PAL5_R14_0_Pos	inc/lpc18xx.h	8741;"	d
LCD_PAL60_B04_0_Msk	inc/lpc18xx.h	9728;"	d
LCD_PAL60_B04_0_Pos	inc/lpc18xx.h	9727;"	d
LCD_PAL60_B14_0_Msk	inc/lpc18xx.h	9736;"	d
LCD_PAL60_B14_0_Pos	inc/lpc18xx.h	9735;"	d
LCD_PAL60_G04_0_Msk	inc/lpc18xx.h	9726;"	d
LCD_PAL60_G04_0_Pos	inc/lpc18xx.h	9725;"	d
LCD_PAL60_G14_0_Msk	inc/lpc18xx.h	9734;"	d
LCD_PAL60_G14_0_Pos	inc/lpc18xx.h	9733;"	d
LCD_PAL60_I0_Msk	inc/lpc18xx.h	9730;"	d
LCD_PAL60_I0_Pos	inc/lpc18xx.h	9729;"	d
LCD_PAL60_I1_Msk	inc/lpc18xx.h	9738;"	d
LCD_PAL60_I1_Pos	inc/lpc18xx.h	9737;"	d
LCD_PAL60_R04_0_Msk	inc/lpc18xx.h	9724;"	d
LCD_PAL60_R04_0_Pos	inc/lpc18xx.h	9723;"	d
LCD_PAL60_R14_0_Msk	inc/lpc18xx.h	9732;"	d
LCD_PAL60_R14_0_Pos	inc/lpc18xx.h	9731;"	d
LCD_PAL61_B04_0_Msk	inc/lpc18xx.h	9746;"	d
LCD_PAL61_B04_0_Pos	inc/lpc18xx.h	9745;"	d
LCD_PAL61_B14_0_Msk	inc/lpc18xx.h	9754;"	d
LCD_PAL61_B14_0_Pos	inc/lpc18xx.h	9753;"	d
LCD_PAL61_G04_0_Msk	inc/lpc18xx.h	9744;"	d
LCD_PAL61_G04_0_Pos	inc/lpc18xx.h	9743;"	d
LCD_PAL61_G14_0_Msk	inc/lpc18xx.h	9752;"	d
LCD_PAL61_G14_0_Pos	inc/lpc18xx.h	9751;"	d
LCD_PAL61_I0_Msk	inc/lpc18xx.h	9748;"	d
LCD_PAL61_I0_Pos	inc/lpc18xx.h	9747;"	d
LCD_PAL61_I1_Msk	inc/lpc18xx.h	9756;"	d
LCD_PAL61_I1_Pos	inc/lpc18xx.h	9755;"	d
LCD_PAL61_R04_0_Msk	inc/lpc18xx.h	9742;"	d
LCD_PAL61_R04_0_Pos	inc/lpc18xx.h	9741;"	d
LCD_PAL61_R14_0_Msk	inc/lpc18xx.h	9750;"	d
LCD_PAL61_R14_0_Pos	inc/lpc18xx.h	9749;"	d
LCD_PAL62_B04_0_Msk	inc/lpc18xx.h	9764;"	d
LCD_PAL62_B04_0_Pos	inc/lpc18xx.h	9763;"	d
LCD_PAL62_B14_0_Msk	inc/lpc18xx.h	9772;"	d
LCD_PAL62_B14_0_Pos	inc/lpc18xx.h	9771;"	d
LCD_PAL62_G04_0_Msk	inc/lpc18xx.h	9762;"	d
LCD_PAL62_G04_0_Pos	inc/lpc18xx.h	9761;"	d
LCD_PAL62_G14_0_Msk	inc/lpc18xx.h	9770;"	d
LCD_PAL62_G14_0_Pos	inc/lpc18xx.h	9769;"	d
LCD_PAL62_I0_Msk	inc/lpc18xx.h	9766;"	d
LCD_PAL62_I0_Pos	inc/lpc18xx.h	9765;"	d
LCD_PAL62_I1_Msk	inc/lpc18xx.h	9774;"	d
LCD_PAL62_I1_Pos	inc/lpc18xx.h	9773;"	d
LCD_PAL62_R04_0_Msk	inc/lpc18xx.h	9760;"	d
LCD_PAL62_R04_0_Pos	inc/lpc18xx.h	9759;"	d
LCD_PAL62_R14_0_Msk	inc/lpc18xx.h	9768;"	d
LCD_PAL62_R14_0_Pos	inc/lpc18xx.h	9767;"	d
LCD_PAL63_B04_0_Msk	inc/lpc18xx.h	9782;"	d
LCD_PAL63_B04_0_Pos	inc/lpc18xx.h	9781;"	d
LCD_PAL63_B14_0_Msk	inc/lpc18xx.h	9790;"	d
LCD_PAL63_B14_0_Pos	inc/lpc18xx.h	9789;"	d
LCD_PAL63_G04_0_Msk	inc/lpc18xx.h	9780;"	d
LCD_PAL63_G04_0_Pos	inc/lpc18xx.h	9779;"	d
LCD_PAL63_G14_0_Msk	inc/lpc18xx.h	9788;"	d
LCD_PAL63_G14_0_Pos	inc/lpc18xx.h	9787;"	d
LCD_PAL63_I0_Msk	inc/lpc18xx.h	9784;"	d
LCD_PAL63_I0_Pos	inc/lpc18xx.h	9783;"	d
LCD_PAL63_I1_Msk	inc/lpc18xx.h	9792;"	d
LCD_PAL63_I1_Pos	inc/lpc18xx.h	9791;"	d
LCD_PAL63_R04_0_Msk	inc/lpc18xx.h	9778;"	d
LCD_PAL63_R04_0_Pos	inc/lpc18xx.h	9777;"	d
LCD_PAL63_R14_0_Msk	inc/lpc18xx.h	9786;"	d
LCD_PAL63_R14_0_Pos	inc/lpc18xx.h	9785;"	d
LCD_PAL64_B04_0_Msk	inc/lpc18xx.h	9800;"	d
LCD_PAL64_B04_0_Pos	inc/lpc18xx.h	9799;"	d
LCD_PAL64_B14_0_Msk	inc/lpc18xx.h	9808;"	d
LCD_PAL64_B14_0_Pos	inc/lpc18xx.h	9807;"	d
LCD_PAL64_G04_0_Msk	inc/lpc18xx.h	9798;"	d
LCD_PAL64_G04_0_Pos	inc/lpc18xx.h	9797;"	d
LCD_PAL64_G14_0_Msk	inc/lpc18xx.h	9806;"	d
LCD_PAL64_G14_0_Pos	inc/lpc18xx.h	9805;"	d
LCD_PAL64_I0_Msk	inc/lpc18xx.h	9802;"	d
LCD_PAL64_I0_Pos	inc/lpc18xx.h	9801;"	d
LCD_PAL64_I1_Msk	inc/lpc18xx.h	9810;"	d
LCD_PAL64_I1_Pos	inc/lpc18xx.h	9809;"	d
LCD_PAL64_R04_0_Msk	inc/lpc18xx.h	9796;"	d
LCD_PAL64_R04_0_Pos	inc/lpc18xx.h	9795;"	d
LCD_PAL64_R14_0_Msk	inc/lpc18xx.h	9804;"	d
LCD_PAL64_R14_0_Pos	inc/lpc18xx.h	9803;"	d
LCD_PAL65_B04_0_Msk	inc/lpc18xx.h	9818;"	d
LCD_PAL65_B04_0_Pos	inc/lpc18xx.h	9817;"	d
LCD_PAL65_B14_0_Msk	inc/lpc18xx.h	9826;"	d
LCD_PAL65_B14_0_Pos	inc/lpc18xx.h	9825;"	d
LCD_PAL65_G04_0_Msk	inc/lpc18xx.h	9816;"	d
LCD_PAL65_G04_0_Pos	inc/lpc18xx.h	9815;"	d
LCD_PAL65_G14_0_Msk	inc/lpc18xx.h	9824;"	d
LCD_PAL65_G14_0_Pos	inc/lpc18xx.h	9823;"	d
LCD_PAL65_I0_Msk	inc/lpc18xx.h	9820;"	d
LCD_PAL65_I0_Pos	inc/lpc18xx.h	9819;"	d
LCD_PAL65_I1_Msk	inc/lpc18xx.h	9828;"	d
LCD_PAL65_I1_Pos	inc/lpc18xx.h	9827;"	d
LCD_PAL65_R04_0_Msk	inc/lpc18xx.h	9814;"	d
LCD_PAL65_R04_0_Pos	inc/lpc18xx.h	9813;"	d
LCD_PAL65_R14_0_Msk	inc/lpc18xx.h	9822;"	d
LCD_PAL65_R14_0_Pos	inc/lpc18xx.h	9821;"	d
LCD_PAL66_B04_0_Msk	inc/lpc18xx.h	9836;"	d
LCD_PAL66_B04_0_Pos	inc/lpc18xx.h	9835;"	d
LCD_PAL66_B14_0_Msk	inc/lpc18xx.h	9844;"	d
LCD_PAL66_B14_0_Pos	inc/lpc18xx.h	9843;"	d
LCD_PAL66_G04_0_Msk	inc/lpc18xx.h	9834;"	d
LCD_PAL66_G04_0_Pos	inc/lpc18xx.h	9833;"	d
LCD_PAL66_G14_0_Msk	inc/lpc18xx.h	9842;"	d
LCD_PAL66_G14_0_Pos	inc/lpc18xx.h	9841;"	d
LCD_PAL66_I0_Msk	inc/lpc18xx.h	9838;"	d
LCD_PAL66_I0_Pos	inc/lpc18xx.h	9837;"	d
LCD_PAL66_I1_Msk	inc/lpc18xx.h	9846;"	d
LCD_PAL66_I1_Pos	inc/lpc18xx.h	9845;"	d
LCD_PAL66_R04_0_Msk	inc/lpc18xx.h	9832;"	d
LCD_PAL66_R04_0_Pos	inc/lpc18xx.h	9831;"	d
LCD_PAL66_R14_0_Msk	inc/lpc18xx.h	9840;"	d
LCD_PAL66_R14_0_Pos	inc/lpc18xx.h	9839;"	d
LCD_PAL67_B04_0_Msk	inc/lpc18xx.h	9854;"	d
LCD_PAL67_B04_0_Pos	inc/lpc18xx.h	9853;"	d
LCD_PAL67_B14_0_Msk	inc/lpc18xx.h	9862;"	d
LCD_PAL67_B14_0_Pos	inc/lpc18xx.h	9861;"	d
LCD_PAL67_G04_0_Msk	inc/lpc18xx.h	9852;"	d
LCD_PAL67_G04_0_Pos	inc/lpc18xx.h	9851;"	d
LCD_PAL67_G14_0_Msk	inc/lpc18xx.h	9860;"	d
LCD_PAL67_G14_0_Pos	inc/lpc18xx.h	9859;"	d
LCD_PAL67_I0_Msk	inc/lpc18xx.h	9856;"	d
LCD_PAL67_I0_Pos	inc/lpc18xx.h	9855;"	d
LCD_PAL67_I1_Msk	inc/lpc18xx.h	9864;"	d
LCD_PAL67_I1_Pos	inc/lpc18xx.h	9863;"	d
LCD_PAL67_R04_0_Msk	inc/lpc18xx.h	9850;"	d
LCD_PAL67_R04_0_Pos	inc/lpc18xx.h	9849;"	d
LCD_PAL67_R14_0_Msk	inc/lpc18xx.h	9858;"	d
LCD_PAL67_R14_0_Pos	inc/lpc18xx.h	9857;"	d
LCD_PAL68_B04_0_Msk	inc/lpc18xx.h	9872;"	d
LCD_PAL68_B04_0_Pos	inc/lpc18xx.h	9871;"	d
LCD_PAL68_B14_0_Msk	inc/lpc18xx.h	9880;"	d
LCD_PAL68_B14_0_Pos	inc/lpc18xx.h	9879;"	d
LCD_PAL68_G04_0_Msk	inc/lpc18xx.h	9870;"	d
LCD_PAL68_G04_0_Pos	inc/lpc18xx.h	9869;"	d
LCD_PAL68_G14_0_Msk	inc/lpc18xx.h	9878;"	d
LCD_PAL68_G14_0_Pos	inc/lpc18xx.h	9877;"	d
LCD_PAL68_I0_Msk	inc/lpc18xx.h	9874;"	d
LCD_PAL68_I0_Pos	inc/lpc18xx.h	9873;"	d
LCD_PAL68_I1_Msk	inc/lpc18xx.h	9882;"	d
LCD_PAL68_I1_Pos	inc/lpc18xx.h	9881;"	d
LCD_PAL68_R04_0_Msk	inc/lpc18xx.h	9868;"	d
LCD_PAL68_R04_0_Pos	inc/lpc18xx.h	9867;"	d
LCD_PAL68_R14_0_Msk	inc/lpc18xx.h	9876;"	d
LCD_PAL68_R14_0_Pos	inc/lpc18xx.h	9875;"	d
LCD_PAL69_B04_0_Msk	inc/lpc18xx.h	9890;"	d
LCD_PAL69_B04_0_Pos	inc/lpc18xx.h	9889;"	d
LCD_PAL69_B14_0_Msk	inc/lpc18xx.h	9898;"	d
LCD_PAL69_B14_0_Pos	inc/lpc18xx.h	9897;"	d
LCD_PAL69_G04_0_Msk	inc/lpc18xx.h	9888;"	d
LCD_PAL69_G04_0_Pos	inc/lpc18xx.h	9887;"	d
LCD_PAL69_G14_0_Msk	inc/lpc18xx.h	9896;"	d
LCD_PAL69_G14_0_Pos	inc/lpc18xx.h	9895;"	d
LCD_PAL69_I0_Msk	inc/lpc18xx.h	9892;"	d
LCD_PAL69_I0_Pos	inc/lpc18xx.h	9891;"	d
LCD_PAL69_I1_Msk	inc/lpc18xx.h	9900;"	d
LCD_PAL69_I1_Pos	inc/lpc18xx.h	9899;"	d
LCD_PAL69_R04_0_Msk	inc/lpc18xx.h	9886;"	d
LCD_PAL69_R04_0_Pos	inc/lpc18xx.h	9885;"	d
LCD_PAL69_R14_0_Msk	inc/lpc18xx.h	9894;"	d
LCD_PAL69_R14_0_Pos	inc/lpc18xx.h	9893;"	d
LCD_PAL6_B04_0_Msk	inc/lpc18xx.h	8756;"	d
LCD_PAL6_B04_0_Pos	inc/lpc18xx.h	8755;"	d
LCD_PAL6_B14_0_Msk	inc/lpc18xx.h	8764;"	d
LCD_PAL6_B14_0_Pos	inc/lpc18xx.h	8763;"	d
LCD_PAL6_G04_0_Msk	inc/lpc18xx.h	8754;"	d
LCD_PAL6_G04_0_Pos	inc/lpc18xx.h	8753;"	d
LCD_PAL6_G14_0_Msk	inc/lpc18xx.h	8762;"	d
LCD_PAL6_G14_0_Pos	inc/lpc18xx.h	8761;"	d
LCD_PAL6_I0_Msk	inc/lpc18xx.h	8758;"	d
LCD_PAL6_I0_Pos	inc/lpc18xx.h	8757;"	d
LCD_PAL6_I1_Msk	inc/lpc18xx.h	8766;"	d
LCD_PAL6_I1_Pos	inc/lpc18xx.h	8765;"	d
LCD_PAL6_R04_0_Msk	inc/lpc18xx.h	8752;"	d
LCD_PAL6_R04_0_Pos	inc/lpc18xx.h	8751;"	d
LCD_PAL6_R14_0_Msk	inc/lpc18xx.h	8760;"	d
LCD_PAL6_R14_0_Pos	inc/lpc18xx.h	8759;"	d
LCD_PAL70_B04_0_Msk	inc/lpc18xx.h	9908;"	d
LCD_PAL70_B04_0_Pos	inc/lpc18xx.h	9907;"	d
LCD_PAL70_B14_0_Msk	inc/lpc18xx.h	9916;"	d
LCD_PAL70_B14_0_Pos	inc/lpc18xx.h	9915;"	d
LCD_PAL70_G04_0_Msk	inc/lpc18xx.h	9906;"	d
LCD_PAL70_G04_0_Pos	inc/lpc18xx.h	9905;"	d
LCD_PAL70_G14_0_Msk	inc/lpc18xx.h	9914;"	d
LCD_PAL70_G14_0_Pos	inc/lpc18xx.h	9913;"	d
LCD_PAL70_I0_Msk	inc/lpc18xx.h	9910;"	d
LCD_PAL70_I0_Pos	inc/lpc18xx.h	9909;"	d
LCD_PAL70_I1_Msk	inc/lpc18xx.h	9918;"	d
LCD_PAL70_I1_Pos	inc/lpc18xx.h	9917;"	d
LCD_PAL70_R04_0_Msk	inc/lpc18xx.h	9904;"	d
LCD_PAL70_R04_0_Pos	inc/lpc18xx.h	9903;"	d
LCD_PAL70_R14_0_Msk	inc/lpc18xx.h	9912;"	d
LCD_PAL70_R14_0_Pos	inc/lpc18xx.h	9911;"	d
LCD_PAL71_B04_0_Msk	inc/lpc18xx.h	9926;"	d
LCD_PAL71_B04_0_Pos	inc/lpc18xx.h	9925;"	d
LCD_PAL71_B14_0_Msk	inc/lpc18xx.h	9934;"	d
LCD_PAL71_B14_0_Pos	inc/lpc18xx.h	9933;"	d
LCD_PAL71_G04_0_Msk	inc/lpc18xx.h	9924;"	d
LCD_PAL71_G04_0_Pos	inc/lpc18xx.h	9923;"	d
LCD_PAL71_G14_0_Msk	inc/lpc18xx.h	9932;"	d
LCD_PAL71_G14_0_Pos	inc/lpc18xx.h	9931;"	d
LCD_PAL71_I0_Msk	inc/lpc18xx.h	9928;"	d
LCD_PAL71_I0_Pos	inc/lpc18xx.h	9927;"	d
LCD_PAL71_I1_Msk	inc/lpc18xx.h	9936;"	d
LCD_PAL71_I1_Pos	inc/lpc18xx.h	9935;"	d
LCD_PAL71_R04_0_Msk	inc/lpc18xx.h	9922;"	d
LCD_PAL71_R04_0_Pos	inc/lpc18xx.h	9921;"	d
LCD_PAL71_R14_0_Msk	inc/lpc18xx.h	9930;"	d
LCD_PAL71_R14_0_Pos	inc/lpc18xx.h	9929;"	d
LCD_PAL72_B04_0_Msk	inc/lpc18xx.h	9944;"	d
LCD_PAL72_B04_0_Pos	inc/lpc18xx.h	9943;"	d
LCD_PAL72_B14_0_Msk	inc/lpc18xx.h	9952;"	d
LCD_PAL72_B14_0_Pos	inc/lpc18xx.h	9951;"	d
LCD_PAL72_G04_0_Msk	inc/lpc18xx.h	9942;"	d
LCD_PAL72_G04_0_Pos	inc/lpc18xx.h	9941;"	d
LCD_PAL72_G14_0_Msk	inc/lpc18xx.h	9950;"	d
LCD_PAL72_G14_0_Pos	inc/lpc18xx.h	9949;"	d
LCD_PAL72_I0_Msk	inc/lpc18xx.h	9946;"	d
LCD_PAL72_I0_Pos	inc/lpc18xx.h	9945;"	d
LCD_PAL72_I1_Msk	inc/lpc18xx.h	9954;"	d
LCD_PAL72_I1_Pos	inc/lpc18xx.h	9953;"	d
LCD_PAL72_R04_0_Msk	inc/lpc18xx.h	9940;"	d
LCD_PAL72_R04_0_Pos	inc/lpc18xx.h	9939;"	d
LCD_PAL72_R14_0_Msk	inc/lpc18xx.h	9948;"	d
LCD_PAL72_R14_0_Pos	inc/lpc18xx.h	9947;"	d
LCD_PAL73_B04_0_Msk	inc/lpc18xx.h	9962;"	d
LCD_PAL73_B04_0_Pos	inc/lpc18xx.h	9961;"	d
LCD_PAL73_B14_0_Msk	inc/lpc18xx.h	9970;"	d
LCD_PAL73_B14_0_Pos	inc/lpc18xx.h	9969;"	d
LCD_PAL73_G04_0_Msk	inc/lpc18xx.h	9960;"	d
LCD_PAL73_G04_0_Pos	inc/lpc18xx.h	9959;"	d
LCD_PAL73_G14_0_Msk	inc/lpc18xx.h	9968;"	d
LCD_PAL73_G14_0_Pos	inc/lpc18xx.h	9967;"	d
LCD_PAL73_I0_Msk	inc/lpc18xx.h	9964;"	d
LCD_PAL73_I0_Pos	inc/lpc18xx.h	9963;"	d
LCD_PAL73_I1_Msk	inc/lpc18xx.h	9972;"	d
LCD_PAL73_I1_Pos	inc/lpc18xx.h	9971;"	d
LCD_PAL73_R04_0_Msk	inc/lpc18xx.h	9958;"	d
LCD_PAL73_R04_0_Pos	inc/lpc18xx.h	9957;"	d
LCD_PAL73_R14_0_Msk	inc/lpc18xx.h	9966;"	d
LCD_PAL73_R14_0_Pos	inc/lpc18xx.h	9965;"	d
LCD_PAL74_B04_0_Msk	inc/lpc18xx.h	9980;"	d
LCD_PAL74_B04_0_Pos	inc/lpc18xx.h	9979;"	d
LCD_PAL74_B14_0_Msk	inc/lpc18xx.h	9988;"	d
LCD_PAL74_B14_0_Pos	inc/lpc18xx.h	9987;"	d
LCD_PAL74_G04_0_Msk	inc/lpc18xx.h	9978;"	d
LCD_PAL74_G04_0_Pos	inc/lpc18xx.h	9977;"	d
LCD_PAL74_G14_0_Msk	inc/lpc18xx.h	9986;"	d
LCD_PAL74_G14_0_Pos	inc/lpc18xx.h	9985;"	d
LCD_PAL74_I0_Msk	inc/lpc18xx.h	9982;"	d
LCD_PAL74_I0_Pos	inc/lpc18xx.h	9981;"	d
LCD_PAL74_I1_Msk	inc/lpc18xx.h	9990;"	d
LCD_PAL74_I1_Pos	inc/lpc18xx.h	9989;"	d
LCD_PAL74_R04_0_Msk	inc/lpc18xx.h	9976;"	d
LCD_PAL74_R04_0_Pos	inc/lpc18xx.h	9975;"	d
LCD_PAL74_R14_0_Msk	inc/lpc18xx.h	9984;"	d
LCD_PAL74_R14_0_Pos	inc/lpc18xx.h	9983;"	d
LCD_PAL75_B04_0_Msk	inc/lpc18xx.h	9998;"	d
LCD_PAL75_B04_0_Pos	inc/lpc18xx.h	9997;"	d
LCD_PAL75_B14_0_Msk	inc/lpc18xx.h	10006;"	d
LCD_PAL75_B14_0_Pos	inc/lpc18xx.h	10005;"	d
LCD_PAL75_G04_0_Msk	inc/lpc18xx.h	9996;"	d
LCD_PAL75_G04_0_Pos	inc/lpc18xx.h	9995;"	d
LCD_PAL75_G14_0_Msk	inc/lpc18xx.h	10004;"	d
LCD_PAL75_G14_0_Pos	inc/lpc18xx.h	10003;"	d
LCD_PAL75_I0_Msk	inc/lpc18xx.h	10000;"	d
LCD_PAL75_I0_Pos	inc/lpc18xx.h	9999;"	d
LCD_PAL75_I1_Msk	inc/lpc18xx.h	10008;"	d
LCD_PAL75_I1_Pos	inc/lpc18xx.h	10007;"	d
LCD_PAL75_R04_0_Msk	inc/lpc18xx.h	9994;"	d
LCD_PAL75_R04_0_Pos	inc/lpc18xx.h	9993;"	d
LCD_PAL75_R14_0_Msk	inc/lpc18xx.h	10002;"	d
LCD_PAL75_R14_0_Pos	inc/lpc18xx.h	10001;"	d
LCD_PAL76_B04_0_Msk	inc/lpc18xx.h	10016;"	d
LCD_PAL76_B04_0_Pos	inc/lpc18xx.h	10015;"	d
LCD_PAL76_B14_0_Msk	inc/lpc18xx.h	10024;"	d
LCD_PAL76_B14_0_Pos	inc/lpc18xx.h	10023;"	d
LCD_PAL76_G04_0_Msk	inc/lpc18xx.h	10014;"	d
LCD_PAL76_G04_0_Pos	inc/lpc18xx.h	10013;"	d
LCD_PAL76_G14_0_Msk	inc/lpc18xx.h	10022;"	d
LCD_PAL76_G14_0_Pos	inc/lpc18xx.h	10021;"	d
LCD_PAL76_I0_Msk	inc/lpc18xx.h	10018;"	d
LCD_PAL76_I0_Pos	inc/lpc18xx.h	10017;"	d
LCD_PAL76_I1_Msk	inc/lpc18xx.h	10026;"	d
LCD_PAL76_I1_Pos	inc/lpc18xx.h	10025;"	d
LCD_PAL76_R04_0_Msk	inc/lpc18xx.h	10012;"	d
LCD_PAL76_R04_0_Pos	inc/lpc18xx.h	10011;"	d
LCD_PAL76_R14_0_Msk	inc/lpc18xx.h	10020;"	d
LCD_PAL76_R14_0_Pos	inc/lpc18xx.h	10019;"	d
LCD_PAL77_B04_0_Msk	inc/lpc18xx.h	10034;"	d
LCD_PAL77_B04_0_Pos	inc/lpc18xx.h	10033;"	d
LCD_PAL77_B14_0_Msk	inc/lpc18xx.h	10042;"	d
LCD_PAL77_B14_0_Pos	inc/lpc18xx.h	10041;"	d
LCD_PAL77_G04_0_Msk	inc/lpc18xx.h	10032;"	d
LCD_PAL77_G04_0_Pos	inc/lpc18xx.h	10031;"	d
LCD_PAL77_G14_0_Msk	inc/lpc18xx.h	10040;"	d
LCD_PAL77_G14_0_Pos	inc/lpc18xx.h	10039;"	d
LCD_PAL77_I0_Msk	inc/lpc18xx.h	10036;"	d
LCD_PAL77_I0_Pos	inc/lpc18xx.h	10035;"	d
LCD_PAL77_I1_Msk	inc/lpc18xx.h	10044;"	d
LCD_PAL77_I1_Pos	inc/lpc18xx.h	10043;"	d
LCD_PAL77_R04_0_Msk	inc/lpc18xx.h	10030;"	d
LCD_PAL77_R04_0_Pos	inc/lpc18xx.h	10029;"	d
LCD_PAL77_R14_0_Msk	inc/lpc18xx.h	10038;"	d
LCD_PAL77_R14_0_Pos	inc/lpc18xx.h	10037;"	d
LCD_PAL78_B04_0_Msk	inc/lpc18xx.h	10052;"	d
LCD_PAL78_B04_0_Pos	inc/lpc18xx.h	10051;"	d
LCD_PAL78_B14_0_Msk	inc/lpc18xx.h	10060;"	d
LCD_PAL78_B14_0_Pos	inc/lpc18xx.h	10059;"	d
LCD_PAL78_G04_0_Msk	inc/lpc18xx.h	10050;"	d
LCD_PAL78_G04_0_Pos	inc/lpc18xx.h	10049;"	d
LCD_PAL78_G14_0_Msk	inc/lpc18xx.h	10058;"	d
LCD_PAL78_G14_0_Pos	inc/lpc18xx.h	10057;"	d
LCD_PAL78_I0_Msk	inc/lpc18xx.h	10054;"	d
LCD_PAL78_I0_Pos	inc/lpc18xx.h	10053;"	d
LCD_PAL78_I1_Msk	inc/lpc18xx.h	10062;"	d
LCD_PAL78_I1_Pos	inc/lpc18xx.h	10061;"	d
LCD_PAL78_R04_0_Msk	inc/lpc18xx.h	10048;"	d
LCD_PAL78_R04_0_Pos	inc/lpc18xx.h	10047;"	d
LCD_PAL78_R14_0_Msk	inc/lpc18xx.h	10056;"	d
LCD_PAL78_R14_0_Pos	inc/lpc18xx.h	10055;"	d
LCD_PAL79_B04_0_Msk	inc/lpc18xx.h	10070;"	d
LCD_PAL79_B04_0_Pos	inc/lpc18xx.h	10069;"	d
LCD_PAL79_B14_0_Msk	inc/lpc18xx.h	10078;"	d
LCD_PAL79_B14_0_Pos	inc/lpc18xx.h	10077;"	d
LCD_PAL79_G04_0_Msk	inc/lpc18xx.h	10068;"	d
LCD_PAL79_G04_0_Pos	inc/lpc18xx.h	10067;"	d
LCD_PAL79_G14_0_Msk	inc/lpc18xx.h	10076;"	d
LCD_PAL79_G14_0_Pos	inc/lpc18xx.h	10075;"	d
LCD_PAL79_I0_Msk	inc/lpc18xx.h	10072;"	d
LCD_PAL79_I0_Pos	inc/lpc18xx.h	10071;"	d
LCD_PAL79_I1_Msk	inc/lpc18xx.h	10080;"	d
LCD_PAL79_I1_Pos	inc/lpc18xx.h	10079;"	d
LCD_PAL79_R04_0_Msk	inc/lpc18xx.h	10066;"	d
LCD_PAL79_R04_0_Pos	inc/lpc18xx.h	10065;"	d
LCD_PAL79_R14_0_Msk	inc/lpc18xx.h	10074;"	d
LCD_PAL79_R14_0_Pos	inc/lpc18xx.h	10073;"	d
LCD_PAL7_B04_0_Msk	inc/lpc18xx.h	8774;"	d
LCD_PAL7_B04_0_Pos	inc/lpc18xx.h	8773;"	d
LCD_PAL7_B14_0_Msk	inc/lpc18xx.h	8782;"	d
LCD_PAL7_B14_0_Pos	inc/lpc18xx.h	8781;"	d
LCD_PAL7_G04_0_Msk	inc/lpc18xx.h	8772;"	d
LCD_PAL7_G04_0_Pos	inc/lpc18xx.h	8771;"	d
LCD_PAL7_G14_0_Msk	inc/lpc18xx.h	8780;"	d
LCD_PAL7_G14_0_Pos	inc/lpc18xx.h	8779;"	d
LCD_PAL7_I0_Msk	inc/lpc18xx.h	8776;"	d
LCD_PAL7_I0_Pos	inc/lpc18xx.h	8775;"	d
LCD_PAL7_I1_Msk	inc/lpc18xx.h	8784;"	d
LCD_PAL7_I1_Pos	inc/lpc18xx.h	8783;"	d
LCD_PAL7_R04_0_Msk	inc/lpc18xx.h	8770;"	d
LCD_PAL7_R04_0_Pos	inc/lpc18xx.h	8769;"	d
LCD_PAL7_R14_0_Msk	inc/lpc18xx.h	8778;"	d
LCD_PAL7_R14_0_Pos	inc/lpc18xx.h	8777;"	d
LCD_PAL80_B04_0_Msk	inc/lpc18xx.h	10088;"	d
LCD_PAL80_B04_0_Pos	inc/lpc18xx.h	10087;"	d
LCD_PAL80_B14_0_Msk	inc/lpc18xx.h	10096;"	d
LCD_PAL80_B14_0_Pos	inc/lpc18xx.h	10095;"	d
LCD_PAL80_G04_0_Msk	inc/lpc18xx.h	10086;"	d
LCD_PAL80_G04_0_Pos	inc/lpc18xx.h	10085;"	d
LCD_PAL80_G14_0_Msk	inc/lpc18xx.h	10094;"	d
LCD_PAL80_G14_0_Pos	inc/lpc18xx.h	10093;"	d
LCD_PAL80_I0_Msk	inc/lpc18xx.h	10090;"	d
LCD_PAL80_I0_Pos	inc/lpc18xx.h	10089;"	d
LCD_PAL80_I1_Msk	inc/lpc18xx.h	10098;"	d
LCD_PAL80_I1_Pos	inc/lpc18xx.h	10097;"	d
LCD_PAL80_R04_0_Msk	inc/lpc18xx.h	10084;"	d
LCD_PAL80_R04_0_Pos	inc/lpc18xx.h	10083;"	d
LCD_PAL80_R14_0_Msk	inc/lpc18xx.h	10092;"	d
LCD_PAL80_R14_0_Pos	inc/lpc18xx.h	10091;"	d
LCD_PAL81_B04_0_Msk	inc/lpc18xx.h	10106;"	d
LCD_PAL81_B04_0_Pos	inc/lpc18xx.h	10105;"	d
LCD_PAL81_B14_0_Msk	inc/lpc18xx.h	10114;"	d
LCD_PAL81_B14_0_Pos	inc/lpc18xx.h	10113;"	d
LCD_PAL81_G04_0_Msk	inc/lpc18xx.h	10104;"	d
LCD_PAL81_G04_0_Pos	inc/lpc18xx.h	10103;"	d
LCD_PAL81_G14_0_Msk	inc/lpc18xx.h	10112;"	d
LCD_PAL81_G14_0_Pos	inc/lpc18xx.h	10111;"	d
LCD_PAL81_I0_Msk	inc/lpc18xx.h	10108;"	d
LCD_PAL81_I0_Pos	inc/lpc18xx.h	10107;"	d
LCD_PAL81_I1_Msk	inc/lpc18xx.h	10116;"	d
LCD_PAL81_I1_Pos	inc/lpc18xx.h	10115;"	d
LCD_PAL81_R04_0_Msk	inc/lpc18xx.h	10102;"	d
LCD_PAL81_R04_0_Pos	inc/lpc18xx.h	10101;"	d
LCD_PAL81_R14_0_Msk	inc/lpc18xx.h	10110;"	d
LCD_PAL81_R14_0_Pos	inc/lpc18xx.h	10109;"	d
LCD_PAL82_B04_0_Msk	inc/lpc18xx.h	10124;"	d
LCD_PAL82_B04_0_Pos	inc/lpc18xx.h	10123;"	d
LCD_PAL82_B14_0_Msk	inc/lpc18xx.h	10132;"	d
LCD_PAL82_B14_0_Pos	inc/lpc18xx.h	10131;"	d
LCD_PAL82_G04_0_Msk	inc/lpc18xx.h	10122;"	d
LCD_PAL82_G04_0_Pos	inc/lpc18xx.h	10121;"	d
LCD_PAL82_G14_0_Msk	inc/lpc18xx.h	10130;"	d
LCD_PAL82_G14_0_Pos	inc/lpc18xx.h	10129;"	d
LCD_PAL82_I0_Msk	inc/lpc18xx.h	10126;"	d
LCD_PAL82_I0_Pos	inc/lpc18xx.h	10125;"	d
LCD_PAL82_I1_Msk	inc/lpc18xx.h	10134;"	d
LCD_PAL82_I1_Pos	inc/lpc18xx.h	10133;"	d
LCD_PAL82_R04_0_Msk	inc/lpc18xx.h	10120;"	d
LCD_PAL82_R04_0_Pos	inc/lpc18xx.h	10119;"	d
LCD_PAL82_R14_0_Msk	inc/lpc18xx.h	10128;"	d
LCD_PAL82_R14_0_Pos	inc/lpc18xx.h	10127;"	d
LCD_PAL83_B04_0_Msk	inc/lpc18xx.h	10142;"	d
LCD_PAL83_B04_0_Pos	inc/lpc18xx.h	10141;"	d
LCD_PAL83_B14_0_Msk	inc/lpc18xx.h	10150;"	d
LCD_PAL83_B14_0_Pos	inc/lpc18xx.h	10149;"	d
LCD_PAL83_G04_0_Msk	inc/lpc18xx.h	10140;"	d
LCD_PAL83_G04_0_Pos	inc/lpc18xx.h	10139;"	d
LCD_PAL83_G14_0_Msk	inc/lpc18xx.h	10148;"	d
LCD_PAL83_G14_0_Pos	inc/lpc18xx.h	10147;"	d
LCD_PAL83_I0_Msk	inc/lpc18xx.h	10144;"	d
LCD_PAL83_I0_Pos	inc/lpc18xx.h	10143;"	d
LCD_PAL83_I1_Msk	inc/lpc18xx.h	10152;"	d
LCD_PAL83_I1_Pos	inc/lpc18xx.h	10151;"	d
LCD_PAL83_R04_0_Msk	inc/lpc18xx.h	10138;"	d
LCD_PAL83_R04_0_Pos	inc/lpc18xx.h	10137;"	d
LCD_PAL83_R14_0_Msk	inc/lpc18xx.h	10146;"	d
LCD_PAL83_R14_0_Pos	inc/lpc18xx.h	10145;"	d
LCD_PAL84_B04_0_Msk	inc/lpc18xx.h	10160;"	d
LCD_PAL84_B04_0_Pos	inc/lpc18xx.h	10159;"	d
LCD_PAL84_B14_0_Msk	inc/lpc18xx.h	10168;"	d
LCD_PAL84_B14_0_Pos	inc/lpc18xx.h	10167;"	d
LCD_PAL84_G04_0_Msk	inc/lpc18xx.h	10158;"	d
LCD_PAL84_G04_0_Pos	inc/lpc18xx.h	10157;"	d
LCD_PAL84_G14_0_Msk	inc/lpc18xx.h	10166;"	d
LCD_PAL84_G14_0_Pos	inc/lpc18xx.h	10165;"	d
LCD_PAL84_I0_Msk	inc/lpc18xx.h	10162;"	d
LCD_PAL84_I0_Pos	inc/lpc18xx.h	10161;"	d
LCD_PAL84_I1_Msk	inc/lpc18xx.h	10170;"	d
LCD_PAL84_I1_Pos	inc/lpc18xx.h	10169;"	d
LCD_PAL84_R04_0_Msk	inc/lpc18xx.h	10156;"	d
LCD_PAL84_R04_0_Pos	inc/lpc18xx.h	10155;"	d
LCD_PAL84_R14_0_Msk	inc/lpc18xx.h	10164;"	d
LCD_PAL84_R14_0_Pos	inc/lpc18xx.h	10163;"	d
LCD_PAL85_B04_0_Msk	inc/lpc18xx.h	10178;"	d
LCD_PAL85_B04_0_Pos	inc/lpc18xx.h	10177;"	d
LCD_PAL85_B14_0_Msk	inc/lpc18xx.h	10186;"	d
LCD_PAL85_B14_0_Pos	inc/lpc18xx.h	10185;"	d
LCD_PAL85_G04_0_Msk	inc/lpc18xx.h	10176;"	d
LCD_PAL85_G04_0_Pos	inc/lpc18xx.h	10175;"	d
LCD_PAL85_G14_0_Msk	inc/lpc18xx.h	10184;"	d
LCD_PAL85_G14_0_Pos	inc/lpc18xx.h	10183;"	d
LCD_PAL85_I0_Msk	inc/lpc18xx.h	10180;"	d
LCD_PAL85_I0_Pos	inc/lpc18xx.h	10179;"	d
LCD_PAL85_I1_Msk	inc/lpc18xx.h	10188;"	d
LCD_PAL85_I1_Pos	inc/lpc18xx.h	10187;"	d
LCD_PAL85_R04_0_Msk	inc/lpc18xx.h	10174;"	d
LCD_PAL85_R04_0_Pos	inc/lpc18xx.h	10173;"	d
LCD_PAL85_R14_0_Msk	inc/lpc18xx.h	10182;"	d
LCD_PAL85_R14_0_Pos	inc/lpc18xx.h	10181;"	d
LCD_PAL86_B04_0_Msk	inc/lpc18xx.h	10196;"	d
LCD_PAL86_B04_0_Pos	inc/lpc18xx.h	10195;"	d
LCD_PAL86_B14_0_Msk	inc/lpc18xx.h	10204;"	d
LCD_PAL86_B14_0_Pos	inc/lpc18xx.h	10203;"	d
LCD_PAL86_G04_0_Msk	inc/lpc18xx.h	10194;"	d
LCD_PAL86_G04_0_Pos	inc/lpc18xx.h	10193;"	d
LCD_PAL86_G14_0_Msk	inc/lpc18xx.h	10202;"	d
LCD_PAL86_G14_0_Pos	inc/lpc18xx.h	10201;"	d
LCD_PAL86_I0_Msk	inc/lpc18xx.h	10198;"	d
LCD_PAL86_I0_Pos	inc/lpc18xx.h	10197;"	d
LCD_PAL86_I1_Msk	inc/lpc18xx.h	10206;"	d
LCD_PAL86_I1_Pos	inc/lpc18xx.h	10205;"	d
LCD_PAL86_R04_0_Msk	inc/lpc18xx.h	10192;"	d
LCD_PAL86_R04_0_Pos	inc/lpc18xx.h	10191;"	d
LCD_PAL86_R14_0_Msk	inc/lpc18xx.h	10200;"	d
LCD_PAL86_R14_0_Pos	inc/lpc18xx.h	10199;"	d
LCD_PAL87_B04_0_Msk	inc/lpc18xx.h	10214;"	d
LCD_PAL87_B04_0_Pos	inc/lpc18xx.h	10213;"	d
LCD_PAL87_B14_0_Msk	inc/lpc18xx.h	10222;"	d
LCD_PAL87_B14_0_Pos	inc/lpc18xx.h	10221;"	d
LCD_PAL87_G04_0_Msk	inc/lpc18xx.h	10212;"	d
LCD_PAL87_G04_0_Pos	inc/lpc18xx.h	10211;"	d
LCD_PAL87_G14_0_Msk	inc/lpc18xx.h	10220;"	d
LCD_PAL87_G14_0_Pos	inc/lpc18xx.h	10219;"	d
LCD_PAL87_I0_Msk	inc/lpc18xx.h	10216;"	d
LCD_PAL87_I0_Pos	inc/lpc18xx.h	10215;"	d
LCD_PAL87_I1_Msk	inc/lpc18xx.h	10224;"	d
LCD_PAL87_I1_Pos	inc/lpc18xx.h	10223;"	d
LCD_PAL87_R04_0_Msk	inc/lpc18xx.h	10210;"	d
LCD_PAL87_R04_0_Pos	inc/lpc18xx.h	10209;"	d
LCD_PAL87_R14_0_Msk	inc/lpc18xx.h	10218;"	d
LCD_PAL87_R14_0_Pos	inc/lpc18xx.h	10217;"	d
LCD_PAL88_B04_0_Msk	inc/lpc18xx.h	10232;"	d
LCD_PAL88_B04_0_Pos	inc/lpc18xx.h	10231;"	d
LCD_PAL88_B14_0_Msk	inc/lpc18xx.h	10240;"	d
LCD_PAL88_B14_0_Pos	inc/lpc18xx.h	10239;"	d
LCD_PAL88_G04_0_Msk	inc/lpc18xx.h	10230;"	d
LCD_PAL88_G04_0_Pos	inc/lpc18xx.h	10229;"	d
LCD_PAL88_G14_0_Msk	inc/lpc18xx.h	10238;"	d
LCD_PAL88_G14_0_Pos	inc/lpc18xx.h	10237;"	d
LCD_PAL88_I0_Msk	inc/lpc18xx.h	10234;"	d
LCD_PAL88_I0_Pos	inc/lpc18xx.h	10233;"	d
LCD_PAL88_I1_Msk	inc/lpc18xx.h	10242;"	d
LCD_PAL88_I1_Pos	inc/lpc18xx.h	10241;"	d
LCD_PAL88_R04_0_Msk	inc/lpc18xx.h	10228;"	d
LCD_PAL88_R04_0_Pos	inc/lpc18xx.h	10227;"	d
LCD_PAL88_R14_0_Msk	inc/lpc18xx.h	10236;"	d
LCD_PAL88_R14_0_Pos	inc/lpc18xx.h	10235;"	d
LCD_PAL89_B04_0_Msk	inc/lpc18xx.h	10250;"	d
LCD_PAL89_B04_0_Pos	inc/lpc18xx.h	10249;"	d
LCD_PAL89_B14_0_Msk	inc/lpc18xx.h	10258;"	d
LCD_PAL89_B14_0_Pos	inc/lpc18xx.h	10257;"	d
LCD_PAL89_G04_0_Msk	inc/lpc18xx.h	10248;"	d
LCD_PAL89_G04_0_Pos	inc/lpc18xx.h	10247;"	d
LCD_PAL89_G14_0_Msk	inc/lpc18xx.h	10256;"	d
LCD_PAL89_G14_0_Pos	inc/lpc18xx.h	10255;"	d
LCD_PAL89_I0_Msk	inc/lpc18xx.h	10252;"	d
LCD_PAL89_I0_Pos	inc/lpc18xx.h	10251;"	d
LCD_PAL89_I1_Msk	inc/lpc18xx.h	10260;"	d
LCD_PAL89_I1_Pos	inc/lpc18xx.h	10259;"	d
LCD_PAL89_R04_0_Msk	inc/lpc18xx.h	10246;"	d
LCD_PAL89_R04_0_Pos	inc/lpc18xx.h	10245;"	d
LCD_PAL89_R14_0_Msk	inc/lpc18xx.h	10254;"	d
LCD_PAL89_R14_0_Pos	inc/lpc18xx.h	10253;"	d
LCD_PAL8_B04_0_Msk	inc/lpc18xx.h	8792;"	d
LCD_PAL8_B04_0_Pos	inc/lpc18xx.h	8791;"	d
LCD_PAL8_B14_0_Msk	inc/lpc18xx.h	8800;"	d
LCD_PAL8_B14_0_Pos	inc/lpc18xx.h	8799;"	d
LCD_PAL8_G04_0_Msk	inc/lpc18xx.h	8790;"	d
LCD_PAL8_G04_0_Pos	inc/lpc18xx.h	8789;"	d
LCD_PAL8_G14_0_Msk	inc/lpc18xx.h	8798;"	d
LCD_PAL8_G14_0_Pos	inc/lpc18xx.h	8797;"	d
LCD_PAL8_I0_Msk	inc/lpc18xx.h	8794;"	d
LCD_PAL8_I0_Pos	inc/lpc18xx.h	8793;"	d
LCD_PAL8_I1_Msk	inc/lpc18xx.h	8802;"	d
LCD_PAL8_I1_Pos	inc/lpc18xx.h	8801;"	d
LCD_PAL8_R04_0_Msk	inc/lpc18xx.h	8788;"	d
LCD_PAL8_R04_0_Pos	inc/lpc18xx.h	8787;"	d
LCD_PAL8_R14_0_Msk	inc/lpc18xx.h	8796;"	d
LCD_PAL8_R14_0_Pos	inc/lpc18xx.h	8795;"	d
LCD_PAL90_B04_0_Msk	inc/lpc18xx.h	10268;"	d
LCD_PAL90_B04_0_Pos	inc/lpc18xx.h	10267;"	d
LCD_PAL90_B14_0_Msk	inc/lpc18xx.h	10276;"	d
LCD_PAL90_B14_0_Pos	inc/lpc18xx.h	10275;"	d
LCD_PAL90_G04_0_Msk	inc/lpc18xx.h	10266;"	d
LCD_PAL90_G04_0_Pos	inc/lpc18xx.h	10265;"	d
LCD_PAL90_G14_0_Msk	inc/lpc18xx.h	10274;"	d
LCD_PAL90_G14_0_Pos	inc/lpc18xx.h	10273;"	d
LCD_PAL90_I0_Msk	inc/lpc18xx.h	10270;"	d
LCD_PAL90_I0_Pos	inc/lpc18xx.h	10269;"	d
LCD_PAL90_I1_Msk	inc/lpc18xx.h	10278;"	d
LCD_PAL90_I1_Pos	inc/lpc18xx.h	10277;"	d
LCD_PAL90_R04_0_Msk	inc/lpc18xx.h	10264;"	d
LCD_PAL90_R04_0_Pos	inc/lpc18xx.h	10263;"	d
LCD_PAL90_R14_0_Msk	inc/lpc18xx.h	10272;"	d
LCD_PAL90_R14_0_Pos	inc/lpc18xx.h	10271;"	d
LCD_PAL91_B04_0_Msk	inc/lpc18xx.h	10286;"	d
LCD_PAL91_B04_0_Pos	inc/lpc18xx.h	10285;"	d
LCD_PAL91_B14_0_Msk	inc/lpc18xx.h	10294;"	d
LCD_PAL91_B14_0_Pos	inc/lpc18xx.h	10293;"	d
LCD_PAL91_G04_0_Msk	inc/lpc18xx.h	10284;"	d
LCD_PAL91_G04_0_Pos	inc/lpc18xx.h	10283;"	d
LCD_PAL91_G14_0_Msk	inc/lpc18xx.h	10292;"	d
LCD_PAL91_G14_0_Pos	inc/lpc18xx.h	10291;"	d
LCD_PAL91_I0_Msk	inc/lpc18xx.h	10288;"	d
LCD_PAL91_I0_Pos	inc/lpc18xx.h	10287;"	d
LCD_PAL91_I1_Msk	inc/lpc18xx.h	10296;"	d
LCD_PAL91_I1_Pos	inc/lpc18xx.h	10295;"	d
LCD_PAL91_R04_0_Msk	inc/lpc18xx.h	10282;"	d
LCD_PAL91_R04_0_Pos	inc/lpc18xx.h	10281;"	d
LCD_PAL91_R14_0_Msk	inc/lpc18xx.h	10290;"	d
LCD_PAL91_R14_0_Pos	inc/lpc18xx.h	10289;"	d
LCD_PAL92_B04_0_Msk	inc/lpc18xx.h	10304;"	d
LCD_PAL92_B04_0_Pos	inc/lpc18xx.h	10303;"	d
LCD_PAL92_B14_0_Msk	inc/lpc18xx.h	10312;"	d
LCD_PAL92_B14_0_Pos	inc/lpc18xx.h	10311;"	d
LCD_PAL92_G04_0_Msk	inc/lpc18xx.h	10302;"	d
LCD_PAL92_G04_0_Pos	inc/lpc18xx.h	10301;"	d
LCD_PAL92_G14_0_Msk	inc/lpc18xx.h	10310;"	d
LCD_PAL92_G14_0_Pos	inc/lpc18xx.h	10309;"	d
LCD_PAL92_I0_Msk	inc/lpc18xx.h	10306;"	d
LCD_PAL92_I0_Pos	inc/lpc18xx.h	10305;"	d
LCD_PAL92_I1_Msk	inc/lpc18xx.h	10314;"	d
LCD_PAL92_I1_Pos	inc/lpc18xx.h	10313;"	d
LCD_PAL92_R04_0_Msk	inc/lpc18xx.h	10300;"	d
LCD_PAL92_R04_0_Pos	inc/lpc18xx.h	10299;"	d
LCD_PAL92_R14_0_Msk	inc/lpc18xx.h	10308;"	d
LCD_PAL92_R14_0_Pos	inc/lpc18xx.h	10307;"	d
LCD_PAL93_B04_0_Msk	inc/lpc18xx.h	10322;"	d
LCD_PAL93_B04_0_Pos	inc/lpc18xx.h	10321;"	d
LCD_PAL93_B14_0_Msk	inc/lpc18xx.h	10330;"	d
LCD_PAL93_B14_0_Pos	inc/lpc18xx.h	10329;"	d
LCD_PAL93_G04_0_Msk	inc/lpc18xx.h	10320;"	d
LCD_PAL93_G04_0_Pos	inc/lpc18xx.h	10319;"	d
LCD_PAL93_G14_0_Msk	inc/lpc18xx.h	10328;"	d
LCD_PAL93_G14_0_Pos	inc/lpc18xx.h	10327;"	d
LCD_PAL93_I0_Msk	inc/lpc18xx.h	10324;"	d
LCD_PAL93_I0_Pos	inc/lpc18xx.h	10323;"	d
LCD_PAL93_I1_Msk	inc/lpc18xx.h	10332;"	d
LCD_PAL93_I1_Pos	inc/lpc18xx.h	10331;"	d
LCD_PAL93_R04_0_Msk	inc/lpc18xx.h	10318;"	d
LCD_PAL93_R04_0_Pos	inc/lpc18xx.h	10317;"	d
LCD_PAL93_R14_0_Msk	inc/lpc18xx.h	10326;"	d
LCD_PAL93_R14_0_Pos	inc/lpc18xx.h	10325;"	d
LCD_PAL94_B04_0_Msk	inc/lpc18xx.h	10340;"	d
LCD_PAL94_B04_0_Pos	inc/lpc18xx.h	10339;"	d
LCD_PAL94_B14_0_Msk	inc/lpc18xx.h	10348;"	d
LCD_PAL94_B14_0_Pos	inc/lpc18xx.h	10347;"	d
LCD_PAL94_G04_0_Msk	inc/lpc18xx.h	10338;"	d
LCD_PAL94_G04_0_Pos	inc/lpc18xx.h	10337;"	d
LCD_PAL94_G14_0_Msk	inc/lpc18xx.h	10346;"	d
LCD_PAL94_G14_0_Pos	inc/lpc18xx.h	10345;"	d
LCD_PAL94_I0_Msk	inc/lpc18xx.h	10342;"	d
LCD_PAL94_I0_Pos	inc/lpc18xx.h	10341;"	d
LCD_PAL94_I1_Msk	inc/lpc18xx.h	10350;"	d
LCD_PAL94_I1_Pos	inc/lpc18xx.h	10349;"	d
LCD_PAL94_R04_0_Msk	inc/lpc18xx.h	10336;"	d
LCD_PAL94_R04_0_Pos	inc/lpc18xx.h	10335;"	d
LCD_PAL94_R14_0_Msk	inc/lpc18xx.h	10344;"	d
LCD_PAL94_R14_0_Pos	inc/lpc18xx.h	10343;"	d
LCD_PAL95_B04_0_Msk	inc/lpc18xx.h	10358;"	d
LCD_PAL95_B04_0_Pos	inc/lpc18xx.h	10357;"	d
LCD_PAL95_B14_0_Msk	inc/lpc18xx.h	10366;"	d
LCD_PAL95_B14_0_Pos	inc/lpc18xx.h	10365;"	d
LCD_PAL95_G04_0_Msk	inc/lpc18xx.h	10356;"	d
LCD_PAL95_G04_0_Pos	inc/lpc18xx.h	10355;"	d
LCD_PAL95_G14_0_Msk	inc/lpc18xx.h	10364;"	d
LCD_PAL95_G14_0_Pos	inc/lpc18xx.h	10363;"	d
LCD_PAL95_I0_Msk	inc/lpc18xx.h	10360;"	d
LCD_PAL95_I0_Pos	inc/lpc18xx.h	10359;"	d
LCD_PAL95_I1_Msk	inc/lpc18xx.h	10368;"	d
LCD_PAL95_I1_Pos	inc/lpc18xx.h	10367;"	d
LCD_PAL95_R04_0_Msk	inc/lpc18xx.h	10354;"	d
LCD_PAL95_R04_0_Pos	inc/lpc18xx.h	10353;"	d
LCD_PAL95_R14_0_Msk	inc/lpc18xx.h	10362;"	d
LCD_PAL95_R14_0_Pos	inc/lpc18xx.h	10361;"	d
LCD_PAL96_B04_0_Msk	inc/lpc18xx.h	10376;"	d
LCD_PAL96_B04_0_Pos	inc/lpc18xx.h	10375;"	d
LCD_PAL96_B14_0_Msk	inc/lpc18xx.h	10384;"	d
LCD_PAL96_B14_0_Pos	inc/lpc18xx.h	10383;"	d
LCD_PAL96_G04_0_Msk	inc/lpc18xx.h	10374;"	d
LCD_PAL96_G04_0_Pos	inc/lpc18xx.h	10373;"	d
LCD_PAL96_G14_0_Msk	inc/lpc18xx.h	10382;"	d
LCD_PAL96_G14_0_Pos	inc/lpc18xx.h	10381;"	d
LCD_PAL96_I0_Msk	inc/lpc18xx.h	10378;"	d
LCD_PAL96_I0_Pos	inc/lpc18xx.h	10377;"	d
LCD_PAL96_I1_Msk	inc/lpc18xx.h	10386;"	d
LCD_PAL96_I1_Pos	inc/lpc18xx.h	10385;"	d
LCD_PAL96_R04_0_Msk	inc/lpc18xx.h	10372;"	d
LCD_PAL96_R04_0_Pos	inc/lpc18xx.h	10371;"	d
LCD_PAL96_R14_0_Msk	inc/lpc18xx.h	10380;"	d
LCD_PAL96_R14_0_Pos	inc/lpc18xx.h	10379;"	d
LCD_PAL97_B04_0_Msk	inc/lpc18xx.h	10394;"	d
LCD_PAL97_B04_0_Pos	inc/lpc18xx.h	10393;"	d
LCD_PAL97_B14_0_Msk	inc/lpc18xx.h	10402;"	d
LCD_PAL97_B14_0_Pos	inc/lpc18xx.h	10401;"	d
LCD_PAL97_G04_0_Msk	inc/lpc18xx.h	10392;"	d
LCD_PAL97_G04_0_Pos	inc/lpc18xx.h	10391;"	d
LCD_PAL97_G14_0_Msk	inc/lpc18xx.h	10400;"	d
LCD_PAL97_G14_0_Pos	inc/lpc18xx.h	10399;"	d
LCD_PAL97_I0_Msk	inc/lpc18xx.h	10396;"	d
LCD_PAL97_I0_Pos	inc/lpc18xx.h	10395;"	d
LCD_PAL97_I1_Msk	inc/lpc18xx.h	10404;"	d
LCD_PAL97_I1_Pos	inc/lpc18xx.h	10403;"	d
LCD_PAL97_R04_0_Msk	inc/lpc18xx.h	10390;"	d
LCD_PAL97_R04_0_Pos	inc/lpc18xx.h	10389;"	d
LCD_PAL97_R14_0_Msk	inc/lpc18xx.h	10398;"	d
LCD_PAL97_R14_0_Pos	inc/lpc18xx.h	10397;"	d
LCD_PAL98_B04_0_Msk	inc/lpc18xx.h	10412;"	d
LCD_PAL98_B04_0_Pos	inc/lpc18xx.h	10411;"	d
LCD_PAL98_B14_0_Msk	inc/lpc18xx.h	10420;"	d
LCD_PAL98_B14_0_Pos	inc/lpc18xx.h	10419;"	d
LCD_PAL98_G04_0_Msk	inc/lpc18xx.h	10410;"	d
LCD_PAL98_G04_0_Pos	inc/lpc18xx.h	10409;"	d
LCD_PAL98_G14_0_Msk	inc/lpc18xx.h	10418;"	d
LCD_PAL98_G14_0_Pos	inc/lpc18xx.h	10417;"	d
LCD_PAL98_I0_Msk	inc/lpc18xx.h	10414;"	d
LCD_PAL98_I0_Pos	inc/lpc18xx.h	10413;"	d
LCD_PAL98_I1_Msk	inc/lpc18xx.h	10422;"	d
LCD_PAL98_I1_Pos	inc/lpc18xx.h	10421;"	d
LCD_PAL98_R04_0_Msk	inc/lpc18xx.h	10408;"	d
LCD_PAL98_R04_0_Pos	inc/lpc18xx.h	10407;"	d
LCD_PAL98_R14_0_Msk	inc/lpc18xx.h	10416;"	d
LCD_PAL98_R14_0_Pos	inc/lpc18xx.h	10415;"	d
LCD_PAL99_B04_0_Msk	inc/lpc18xx.h	10430;"	d
LCD_PAL99_B04_0_Pos	inc/lpc18xx.h	10429;"	d
LCD_PAL99_B14_0_Msk	inc/lpc18xx.h	10438;"	d
LCD_PAL99_B14_0_Pos	inc/lpc18xx.h	10437;"	d
LCD_PAL99_G04_0_Msk	inc/lpc18xx.h	10428;"	d
LCD_PAL99_G04_0_Pos	inc/lpc18xx.h	10427;"	d
LCD_PAL99_G14_0_Msk	inc/lpc18xx.h	10436;"	d
LCD_PAL99_G14_0_Pos	inc/lpc18xx.h	10435;"	d
LCD_PAL99_I0_Msk	inc/lpc18xx.h	10432;"	d
LCD_PAL99_I0_Pos	inc/lpc18xx.h	10431;"	d
LCD_PAL99_I1_Msk	inc/lpc18xx.h	10440;"	d
LCD_PAL99_I1_Pos	inc/lpc18xx.h	10439;"	d
LCD_PAL99_R04_0_Msk	inc/lpc18xx.h	10426;"	d
LCD_PAL99_R04_0_Pos	inc/lpc18xx.h	10425;"	d
LCD_PAL99_R14_0_Msk	inc/lpc18xx.h	10434;"	d
LCD_PAL99_R14_0_Pos	inc/lpc18xx.h	10433;"	d
LCD_PAL9_B04_0_Msk	inc/lpc18xx.h	8810;"	d
LCD_PAL9_B04_0_Pos	inc/lpc18xx.h	8809;"	d
LCD_PAL9_B14_0_Msk	inc/lpc18xx.h	8818;"	d
LCD_PAL9_B14_0_Pos	inc/lpc18xx.h	8817;"	d
LCD_PAL9_G04_0_Msk	inc/lpc18xx.h	8808;"	d
LCD_PAL9_G04_0_Pos	inc/lpc18xx.h	8807;"	d
LCD_PAL9_G14_0_Msk	inc/lpc18xx.h	8816;"	d
LCD_PAL9_G14_0_Pos	inc/lpc18xx.h	8815;"	d
LCD_PAL9_I0_Msk	inc/lpc18xx.h	8812;"	d
LCD_PAL9_I0_Pos	inc/lpc18xx.h	8811;"	d
LCD_PAL9_I1_Msk	inc/lpc18xx.h	8820;"	d
LCD_PAL9_I1_Pos	inc/lpc18xx.h	8819;"	d
LCD_PAL9_R04_0_Msk	inc/lpc18xx.h	8806;"	d
LCD_PAL9_R04_0_Pos	inc/lpc18xx.h	8805;"	d
LCD_PAL9_R14_0_Msk	inc/lpc18xx.h	8814;"	d
LCD_PAL9_R14_0_Pos	inc/lpc18xx.h	8813;"	d
LCD_POL_ACB_Msk	inc/lpc18xx.h	8538;"	d
LCD_POL_ACB_Pos	inc/lpc18xx.h	8537;"	d
LCD_POL_BCD_Msk	inc/lpc18xx.h	8550;"	d
LCD_POL_BCD_Pos	inc/lpc18xx.h	8549;"	d
LCD_POL_CLKSEL_Msk	inc/lpc18xx.h	8536;"	d
LCD_POL_CLKSEL_Pos	inc/lpc18xx.h	8535;"	d
LCD_POL_CPL_Msk	inc/lpc18xx.h	8548;"	d
LCD_POL_CPL_Pos	inc/lpc18xx.h	8547;"	d
LCD_POL_IHS_Msk	inc/lpc18xx.h	8542;"	d
LCD_POL_IHS_Pos	inc/lpc18xx.h	8541;"	d
LCD_POL_IOE_Msk	inc/lpc18xx.h	8546;"	d
LCD_POL_IOE_Pos	inc/lpc18xx.h	8545;"	d
LCD_POL_IPC_Msk	inc/lpc18xx.h	8544;"	d
LCD_POL_IPC_Pos	inc/lpc18xx.h	8543;"	d
LCD_POL_IVS_Msk	inc/lpc18xx.h	8540;"	d
LCD_POL_IVS_Pos	inc/lpc18xx.h	8539;"	d
LCD_POL_PCD_HI_Msk	inc/lpc18xx.h	8552;"	d
LCD_POL_PCD_HI_Pos	inc/lpc18xx.h	8551;"	d
LCD_POL_PCD_LO_Msk	inc/lpc18xx.h	8534;"	d
LCD_POL_PCD_LO_Pos	inc/lpc18xx.h	8533;"	d
LCD_TIMH_HBP_Msk	inc/lpc18xx.h	8520;"	d
LCD_TIMH_HBP_Pos	inc/lpc18xx.h	8519;"	d
LCD_TIMH_HFP_Msk	inc/lpc18xx.h	8518;"	d
LCD_TIMH_HFP_Pos	inc/lpc18xx.h	8517;"	d
LCD_TIMH_HSW_Msk	inc/lpc18xx.h	8516;"	d
LCD_TIMH_HSW_Pos	inc/lpc18xx.h	8515;"	d
LCD_TIMH_PPL_Msk	inc/lpc18xx.h	8514;"	d
LCD_TIMH_PPL_Pos	inc/lpc18xx.h	8513;"	d
LCD_TIMV_LPP_Msk	inc/lpc18xx.h	8524;"	d
LCD_TIMV_LPP_Pos	inc/lpc18xx.h	8523;"	d
LCD_TIMV_VBP_Msk	inc/lpc18xx.h	8530;"	d
LCD_TIMV_VBP_Pos	inc/lpc18xx.h	8529;"	d
LCD_TIMV_VFP_Msk	inc/lpc18xx.h	8528;"	d
LCD_TIMV_VFP_Pos	inc/lpc18xx.h	8527;"	d
LCD_TIMV_VSW_Msk	inc/lpc18xx.h	8526;"	d
LCD_TIMV_VSW_Pos	inc/lpc18xx.h	8525;"	d
LCD_UPBASE_LCDUPBASE_Msk	inc/lpc18xx.h	8562;"	d
LCD_UPBASE_LCDUPBASE_Pos	inc/lpc18xx.h	8561;"	d
LCD_UPCURR_LCDUPCURR_Msk	inc/lpc18xx.h	8636;"	d
LCD_UPCURR_LCDUPCURR_Pos	inc/lpc18xx.h	8635;"	d
LCR	inc/lpc18xx.h	/^  __IO uint32_t LCR;                        \/*!< (@ 0x4008200C) Line Control Register. Contains controls for frame formatting and break generation. *\/$/;"	m	struct:__anon62
LCR	inc/lpc18xx.h	/^  __IO uint32_t LCR;                        \/*!< (@ 0x400xx00C) Line Control Register. Contains controls for frame formatting and break generation. *\/$/;"	m	struct:__anon58
LD	Makefile	/^LD:=$(GNU_PATH)$(GNU_PREF)ld$/;"	m
LD_OPT	Makefile	/^LD_OPT:=-static \\$/;"	m
LE	inc/lpc18xx.h	/^  __IO uint32_t LE;                         \/*!< (@ 0x4000800C) Line End Control register *\/$/;"	m	struct:__anon45
LED_BITNUM_1	src/leds.c	5;"	d	file:
LED_BITNUM_2	src/leds.c	7;"	d	file:
LED_PORTNUM_1	src/leds.c	4;"	d	file:
LED_PORTNUM_2	src/leds.c	6;"	d	file:
LIM	inc/lpc18xx.h	/^  __IO uint32_t LIM[3];                     \/*!< (@ 0x400A0024) Limit register         *\/$/;"	m	struct:__anon71
LIMIT_H	inc/lpc18xx.h	/^    __IO uint16_t LIMIT_H;              \/* 0x00A limit register for counter H *\/$/;"	m	struct:__anon3
LIMIT_L	inc/lpc18xx.h	/^    __IO uint16_t LIMIT_L;              \/* 0x008 limit register for counter L *\/$/;"	m	struct:__anon3
LOAD	inc/core_cm3.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon94
LOAD	inc/lpc18xx.h	/^  __IO uint32_t LOAD;                       \/*!< (@ 0x400C6028) Velocity timer reload register *\/$/;"	m	struct:__anon78
LPBASE	inc/lpc18xx.h	/^  __IO uint32_t LPBASE;                     \/*!< (@ 0x40008014) Lower Panel Frame Base Address register *\/$/;"	m	struct:__anon45
LPC18XX_CGU_H_	inc/lpc18xx_cgu.h	35;"	d
LPC18XX_GPIO_H_	inc/lpc18xx_gpio.h	34;"	d
LPC18XX_LIBCFG_H_	inc/lpc18xx_libcfg.h	33;"	d
LPC18XX_SPI_H	inc/lpc18xx_spi.h	2;"	d
LPCURR	inc/lpc18xx.h	/^  __I  uint32_t LPCURR;                     \/*!< (@ 0x40008030) Lower Panel Current Address Value register *\/$/;"	m	struct:__anon45
LPC_ADC0	inc/lpc18xx.h	32320;"	d
LPC_ADC0_BASE	inc/lpc18xx.h	32267;"	d
LPC_ADC1	inc/lpc18xx.h	32321;"	d
LPC_ADC1_BASE	inc/lpc18xx.h	32268;"	d
LPC_ADCn_Type	inc/lpc18xx.h	/^} LPC_ADCn_Type;$/;"	t	typeref:struct:__anon81
LPC_ATIMER	inc/lpc18xx.h	32284;"	d
LPC_ATIMER_BASE	inc/lpc18xx.h	32231;"	d
LPC_ATIMER_Type	inc/lpc18xx.h	/^} LPC_ATIMER_Type;$/;"	t	typeref:struct:__anon47
LPC_CCU1	inc/lpc18xx.h	32291;"	d
LPC_CCU1_BASE	inc/lpc18xx.h	32238;"	d
LPC_CCU1_Type	inc/lpc18xx.h	/^} LPC_CCU1_Type;$/;"	t	typeref:struct:__anon54
LPC_CCU2	inc/lpc18xx.h	32292;"	d
LPC_CCU2_BASE	inc/lpc18xx.h	32239;"	d
LPC_CCU2_Type	inc/lpc18xx.h	/^} LPC_CCU2_Type;$/;"	t	typeref:struct:__anon55
LPC_CGU	inc/lpc18xx.h	32290;"	d
LPC_CGU_BASE	inc/lpc18xx.h	32237;"	d
LPC_CGU_Type	inc/lpc18xx.h	/^} LPC_CGU_Type;$/;"	t	typeref:struct:__anon53
LPC_CREG	inc/lpc18xx.h	32287;"	d
LPC_CREG_BASE	inc/lpc18xx.h	32234;"	d
LPC_CREG_Type	inc/lpc18xx.h	/^} LPC_CREG_Type;$/;"	t	typeref:struct:__anon50
LPC_C_CAN0	inc/lpc18xx.h	32319;"	d
LPC_C_CAN0_BASE	inc/lpc18xx.h	32266;"	d
LPC_C_CAN1	inc/lpc18xx.h	32314;"	d
LPC_C_CAN1_BASE	inc/lpc18xx.h	32261;"	d
LPC_C_CANn_Type	inc/lpc18xx.h	/^} LPC_C_CANn_Type;$/;"	t	typeref:struct:__anon74
LPC_DAC	inc/lpc18xx.h	32318;"	d
LPC_DAC_BASE	inc/lpc18xx.h	32265;"	d
LPC_DAC_Type	inc/lpc18xx.h	/^} LPC_DAC_Type;$/;"	t	typeref:struct:__anon80
LPC_EMC	inc/lpc18xx.h	32279;"	d
LPC_EMC_BASE	inc/lpc18xx.h	32226;"	d
LPC_EMC_Type	inc/lpc18xx.h	/^} LPC_EMC_Type;$/;"	t	typeref:struct:__anon26
LPC_ETHERNET	inc/lpc18xx.h	32283;"	d
LPC_ETHERNET_BASE	inc/lpc18xx.h	32230;"	d
LPC_ETHERNET_Type	inc/lpc18xx.h	/^} LPC_ETHERNET_Type;$/;"	t	typeref:struct:__anon46
LPC_EVENTROUTER	inc/lpc18xx.h	32288;"	d
LPC_EVENTROUTER_BASE	inc/lpc18xx.h	32235;"	d
LPC_EVENTROUTER_Type	inc/lpc18xx.h	/^} LPC_EVENTROUTER_Type;$/;"	t	typeref:struct:__anon51
LPC_GIMA	inc/lpc18xx.h	32317;"	d
LPC_GIMA_BASE	inc/lpc18xx.h	32264;"	d
LPC_GIMA_Type	inc/lpc18xx.h	/^} LPC_GIMA_Type;$/;"	t	typeref:struct:__anon79
LPC_GPDMA	inc/lpc18xx.h	32277;"	d
LPC_GPDMA_BASE	inc/lpc18xx.h	32224;"	d
LPC_GPDMA_Type	inc/lpc18xx.h	/^} LPC_GPDMA_Type;$/;"	t	typeref:struct:__anon24
LPC_GPIO_GROUP_INT0	inc/lpc18xx.h	32307;"	d
LPC_GPIO_GROUP_INT0_BASE	inc/lpc18xx.h	32254;"	d
LPC_GPIO_GROUP_INT1	inc/lpc18xx.h	32308;"	d
LPC_GPIO_GROUP_INT1_BASE	inc/lpc18xx.h	32255;"	d
LPC_GPIO_GROUP_INTn_Type	inc/lpc18xx.h	/^} LPC_GPIO_GROUP_INTn_Type;$/;"	t	typeref:struct:__anon70
LPC_GPIO_PIN_INT	inc/lpc18xx.h	32306;"	d
LPC_GPIO_PIN_INT_BASE	inc/lpc18xx.h	32253;"	d
LPC_GPIO_PIN_INT_Type	inc/lpc18xx.h	/^} LPC_GPIO_PIN_INT_Type;$/;"	t	typeref:struct:__anon69
LPC_GPIO_PORT	inc/lpc18xx.h	32322;"	d
LPC_GPIO_PORT_BASE	inc/lpc18xx.h	32269;"	d
LPC_GPIO_PORT_Type	inc/lpc18xx.h	/^} LPC_GPIO_PORT_Type;$/;"	t	typeref:struct:__anon82
LPC_I2C0	inc/lpc18xx.h	32310;"	d
LPC_I2C0_BASE	inc/lpc18xx.h	32257;"	d
LPC_I2C1	inc/lpc18xx.h	32311;"	d
LPC_I2C1_BASE	inc/lpc18xx.h	32258;"	d
LPC_I2Cn_Type	inc/lpc18xx.h	/^} LPC_I2Cn_Type;$/;"	t	typeref:struct:__anon72
LPC_I2S0	inc/lpc18xx.h	32312;"	d
LPC_I2S0_BASE	inc/lpc18xx.h	32259;"	d
LPC_I2S1	inc/lpc18xx.h	32313;"	d
LPC_I2S1_BASE	inc/lpc18xx.h	32260;"	d
LPC_I2Sn_Type	inc/lpc18xx.h	/^} LPC_I2Sn_Type;$/;"	t	typeref:struct:__anon73
LPC_LCD	inc/lpc18xx.h	32282;"	d
LPC_LCD_BASE	inc/lpc18xx.h	32229;"	d
LPC_LCD_Type	inc/lpc18xx.h	/^} LPC_LCD_Type;$/;"	t	typeref:struct:__anon45
LPC_MCPWM	inc/lpc18xx.h	32309;"	d
LPC_MCPWM_BASE	inc/lpc18xx.h	32256;"	d
LPC_MCPWM_Type	inc/lpc18xx.h	/^} LPC_MCPWM_Type;$/;"	t	typeref:struct:__anon71
LPC_PMC	inc/lpc18xx.h	32286;"	d
LPC_PMC_BASE	inc/lpc18xx.h	32233;"	d
LPC_PMC_Type	inc/lpc18xx.h	/^} LPC_PMC_Type;$/;"	t	typeref:struct:__anon49
LPC_QEI	inc/lpc18xx.h	32316;"	d
LPC_QEI_BASE	inc/lpc18xx.h	32263;"	d
LPC_QEI_Type	inc/lpc18xx.h	/^} LPC_QEI_Type;$/;"	t	typeref:struct:__anon78
LPC_REGFILE	inc/lpc18xx.h	32285;"	d
LPC_REGFILE_BASE	inc/lpc18xx.h	32232;"	d
LPC_REGFILE_Type	inc/lpc18xx.h	/^} LPC_REGFILE_Type;$/;"	t	typeref:struct:__anon48
LPC_RGU	inc/lpc18xx.h	32293;"	d
LPC_RGU_BASE	inc/lpc18xx.h	32240;"	d
LPC_RGU_Type	inc/lpc18xx.h	/^} LPC_RGU_Type;$/;"	t	typeref:struct:__anon56
LPC_RITIMER	inc/lpc18xx.h	32315;"	d
LPC_RITIMER_BASE	inc/lpc18xx.h	32262;"	d
LPC_RITIMER_Type	inc/lpc18xx.h	/^} LPC_RITIMER_Type;$/;"	t	typeref:struct:__anon77
LPC_RTC	inc/lpc18xx.h	32289;"	d
LPC_RTC_BASE	inc/lpc18xx.h	32236;"	d
LPC_RTC_Type	inc/lpc18xx.h	/^} LPC_RTC_Type;$/;"	t	typeref:struct:__anon52
LPC_SCT	inc/lpc18xx.h	32276;"	d
LPC_SCT_BASE	inc/lpc18xx.h	32223;"	d
LPC_SCT_Type	inc/lpc18xx.h	/^} LPC_SCT_Type;$/;"	t	typeref:struct:__anon3
LPC_SCU	inc/lpc18xx.h	32305;"	d
LPC_SCU_BASE	inc/lpc18xx.h	32252;"	d
LPC_SCU_CLK	inc/lpc18xx_scu.h	78;"	d
LPC_SCU_PIN	inc/lpc18xx_scu.h	77;"	d
LPC_SCU_Type	inc/lpc18xx.h	/^} LPC_SCU_Type;$/;"	t	typeref:struct:__anon68
LPC_SDMMC	inc/lpc18xx.h	32278;"	d
LPC_SDMMC_BASE	inc/lpc18xx.h	32225;"	d
LPC_SDMMC_Type	inc/lpc18xx.h	/^} LPC_SDMMC_Type;$/;"	t	typeref:struct:__anon25
LPC_SSP0	inc/lpc18xx.h	32299;"	d
LPC_SSP0_BASE	inc/lpc18xx.h	32246;"	d
LPC_SSP1	inc/lpc18xx.h	32300;"	d
LPC_SSP1_BASE	inc/lpc18xx.h	32247;"	d
LPC_SSPn_Type	inc/lpc18xx.h	/^} LPC_SSPn_Type;$/;"	t	typeref:struct:__anon66
LPC_TIMER0	inc/lpc18xx.h	32301;"	d
LPC_TIMER0_BASE	inc/lpc18xx.h	32248;"	d
LPC_TIMER1	inc/lpc18xx.h	32302;"	d
LPC_TIMER1_BASE	inc/lpc18xx.h	32249;"	d
LPC_TIMER2	inc/lpc18xx.h	32303;"	d
LPC_TIMER2_BASE	inc/lpc18xx.h	32250;"	d
LPC_TIMER3	inc/lpc18xx.h	32304;"	d
LPC_TIMER3_BASE	inc/lpc18xx.h	32251;"	d
LPC_TIMERn_Type	inc/lpc18xx.h	/^} LPC_TIMERn_Type;$/;"	t	typeref:struct:__anon67
LPC_TYPES_H	inc/lpc_types.h	36;"	d
LPC_UART1	inc/lpc18xx.h	32298;"	d
LPC_UART1_BASE	inc/lpc18xx.h	32245;"	d
LPC_UART1_Type	inc/lpc18xx.h	/^} LPC_UART1_Type;$/;"	t	typeref:struct:__anon62
LPC_USART0	inc/lpc18xx.h	32295;"	d
LPC_USART0_BASE	inc/lpc18xx.h	32242;"	d
LPC_USART2	inc/lpc18xx.h	32296;"	d
LPC_USART2_BASE	inc/lpc18xx.h	32243;"	d
LPC_USART3	inc/lpc18xx.h	32297;"	d
LPC_USART3_BASE	inc/lpc18xx.h	32244;"	d
LPC_USARTn_Type	inc/lpc18xx.h	/^} LPC_USARTn_Type;$/;"	t	typeref:struct:__anon58
LPC_USB	inc/usb.h	16;"	d
LPC_USB	inc/usb.h	18;"	d
LPC_USB0	inc/lpc18xx.h	32280;"	d
LPC_USB0_BASE	inc/lpc18xx.h	32227;"	d
LPC_USB0_Type	inc/lpc18xx.h	/^} LPC_USB0_Type;$/;"	t	typeref:struct:__anon27
LPC_USB1	inc/lpc18xx.h	32281;"	d
LPC_USB1_BASE	inc/lpc18xx.h	32228;"	d
LPC_USB1_Type	inc/lpc18xx.h	/^} LPC_USB1_Type;$/;"	t	typeref:struct:__anon36
LPC_USBDRV_INIT_T	inc/usb.h	/^} LPC_USBDRV_INIT_T;$/;"	t	typeref:struct:_USB_INIT_
LPC_WWDT	inc/lpc18xx.h	32294;"	d
LPC_WWDT_BASE	inc/lpc18xx.h	32241;"	d
LPC_WWDT_Type	inc/lpc18xx.h	/^} LPC_WWDT_Type;$/;"	t	typeref:struct:__anon57
LSR	inc/lpc18xx.h	/^  __I  uint32_t LSR;                        \/*!< (@ 0x40082014) Line Status Register. Contains flags for transmit and receive status, including line errors. *\/$/;"	m	struct:__anon62
LSR	inc/lpc18xx.h	/^  __I  uint32_t LSR;                        \/*!< (@ 0x400xx014) Line Status Register. Contains flags for transmit and receive status, including line errors. *\/$/;"	m	struct:__anon58
Length	src/mscuser.c	/^uint32_t Length;                  \/* R\/W Length *\/$/;"	v
LoopZI	src/startup_lpc18xx.s	/^LoopZI:$/;"	l
M3MEMMAP	inc/lpc18xx.h	/^  __IO uint32_t M3MEMMAP;                   \/*!< (@ 0x40043100) ARM Cortex-M3 memory mapping *\/$/;"	m	struct:__anon50
MAC_ADDR0_HIGH	inc/lpc18xx.h	/^  __IO uint32_t MAC_ADDR0_HIGH;             \/*!< (@ 0x40010040) MAC address 0 high register *\/$/;"	m	struct:__anon46
MAC_ADDR0_LOW	inc/lpc18xx.h	/^  __IO uint32_t MAC_ADDR0_LOW;              \/*!< (@ 0x40010044) MAC address 0 low register *\/$/;"	m	struct:__anon46
MAC_CONFIG	inc/lpc18xx.h	/^  __IO uint32_t MAC_CONFIG;                 \/*!< (@ 0x40010000) MAC configuration register *\/$/;"	m	struct:__anon46
MAC_DEBUG	inc/lpc18xx.h	/^  __I  uint32_t  MAC_DEBUG;                 \/*!< (@ 0x40010024) Debug register         *\/$/;"	m	struct:__anon46
MAC_FLOW_CTRL	inc/lpc18xx.h	/^  __IO uint32_t MAC_FLOW_CTRL;              \/*!< (@ 0x40010018) Flow control register  *\/$/;"	m	struct:__anon46
MAC_FRAME_FILTER	inc/lpc18xx.h	/^  __IO uint32_t MAC_FRAME_FILTER;           \/*!< (@ 0x40010004) MAC frame filter       *\/$/;"	m	struct:__anon46
MAC_HASHTABLE_HIGH	inc/lpc18xx.h	/^  __IO uint32_t MAC_HASHTABLE_HIGH;         \/*!< (@ 0x40010008) Hash table high register *\/$/;"	m	struct:__anon46
MAC_HASHTABLE_LOW	inc/lpc18xx.h	/^  __IO uint32_t MAC_HASHTABLE_LOW;          \/*!< (@ 0x4001000C) Hash table low register *\/$/;"	m	struct:__anon46
MAC_INTR	inc/lpc18xx.h	/^  __I  uint32_t  MAC_INTR;                  \/*!< (@ 0x40010038) Interrupt status register *\/$/;"	m	struct:__anon46
MAC_INTR_MASK	inc/lpc18xx.h	/^  __IO uint32_t MAC_INTR_MASK;              \/*!< (@ 0x4001003C) Interrupt mask register *\/$/;"	m	struct:__anon46
MAC_MII_ADDR	inc/lpc18xx.h	/^  __IO uint32_t MAC_MII_ADDR;               \/*!< (@ 0x40010010) MII address register   *\/$/;"	m	struct:__anon46
MAC_MII_DATA	inc/lpc18xx.h	/^  __IO uint32_t MAC_MII_DATA;               \/*!< (@ 0x40010014) MII data register      *\/$/;"	m	struct:__anon46
MAC_PMT_CTRL_STAT	inc/lpc18xx.h	/^  __IO uint32_t MAC_PMT_CTRL_STAT;          \/*!< (@ 0x4001002C) PMT control and status *\/$/;"	m	struct:__anon46
MAC_RWAKE_FRFLT	inc/lpc18xx.h	/^  __IO uint32_t MAC_RWAKE_FRFLT;            \/*!< (@ 0x40010028) Remote wake-up frame filter *\/$/;"	m	struct:__anon46
MAC_TIMESTP_CTRL	inc/lpc18xx.h	/^  __IO uint32_t MAC_TIMESTP_CTRL;           \/*!< (@ 0x40010700) Time stamp control register *\/$/;"	m	struct:__anon46
MAC_VLAN_TAG	inc/lpc18xx.h	/^  __IO uint32_t MAC_VLAN_TAG;               \/*!< (@ 0x4001001C) VLAN tag register      *\/$/;"	m	struct:__anon46
MASK	inc/lpc18xx.h	/^  __IO uint32_t MASK;                       \/*!< (@ 0x400C0004) Mask register. This register holds the 32-bit mask value. A 1 written to any bit will force a compare on the corresponding bit of the counter and compare register. *\/$/;"	m	struct:__anon77
MASK	inc/lpc18xx.h	/^  __IO uint32_t MASK[4];                    \/*!< (@ 0x400xx030) I2C Slave address mask register *\/$/;"	m	struct:__anon72
MASK	inc/lpc18xx.h	/^  __IO uint32_t MASK[8];                    \/*!< (@ 0x400F6080) Mask register port n   *\/$/;"	m	struct:__anon82
MAT	inc/lpc18xx.h	/^  __IO uint32_t MAT[3];                     \/*!< (@ 0x400A0030) Match register         *\/$/;"	m	struct:__anon71
MATCH	inc/lpc18xx.h	/^        } MATCH[CONFIG_SCT_nRG];$/;"	m	union:__anon3::__anon8	typeref:union:__anon3::__anon8::__anon9
MATCHREL	inc/lpc18xx.h	/^        } MATCHREL[CONFIG_SCT_nRG];$/;"	m	union:__anon3::__anon15	typeref:union:__anon3::__anon15::__anon16
MATCHREL_H	inc/lpc18xx.h	/^        __IO uint16_t MATCHREL_H[CONFIG_SCT_nRG];    \/* 0x2C0-... Match Reload value H counter *\/$/;"	m	union:__anon3::__anon21
MATCHREL_L	inc/lpc18xx.h	/^        __IO uint16_t MATCHREL_L[CONFIG_SCT_nRG];    \/* 0x280-... Match Reload value L counter *\/$/;"	m	union:__anon3::__anon20
MATCH_H	inc/lpc18xx.h	/^        __IO uint16_t MATCH_H[CONFIG_SCT_nRG];       \/* 0x1C0-... Match Value H counter *\/$/;"	m	union:__anon3::__anon14
MATCH_L	inc/lpc18xx.h	/^        __IO uint16_t MATCH_L[CONFIG_SCT_nRG];       \/* 0x180-... Match Value L counter *\/$/;"	m	union:__anon3::__anon13
MAX	inc/lpc_types.h	150;"	d
MAXPOS	inc/lpc18xx.h	/^  __IO uint32_t MAXPOS;                     \/*!< (@ 0x400C6010) Maximum position register *\/$/;"	m	struct:__anon78
MCPWM_CAP0_CAP_Msk	inc/lpc18xx.h	24125;"	d
MCPWM_CAP0_CAP_Pos	inc/lpc18xx.h	24124;"	d
MCPWM_CAP1_CAP_Msk	inc/lpc18xx.h	24129;"	d
MCPWM_CAP1_CAP_Pos	inc/lpc18xx.h	24128;"	d
MCPWM_CAP2_CAP_Msk	inc/lpc18xx.h	24133;"	d
MCPWM_CAP2_CAP_Pos	inc/lpc18xx.h	24132;"	d
MCPWM_CAPCON_CAP0MCI0_FE_Msk	inc/lpc18xx.h	23919;"	d
MCPWM_CAPCON_CAP0MCI0_FE_Pos	inc/lpc18xx.h	23918;"	d
MCPWM_CAPCON_CAP0MCI0_RE_Msk	inc/lpc18xx.h	23917;"	d
MCPWM_CAPCON_CAP0MCI0_RE_Pos	inc/lpc18xx.h	23916;"	d
MCPWM_CAPCON_CAP0MCI1_FE_Msk	inc/lpc18xx.h	23923;"	d
MCPWM_CAPCON_CAP0MCI1_FE_Pos	inc/lpc18xx.h	23922;"	d
MCPWM_CAPCON_CAP0MCI1_RE_Msk	inc/lpc18xx.h	23921;"	d
MCPWM_CAPCON_CAP0MCI1_RE_Pos	inc/lpc18xx.h	23920;"	d
MCPWM_CAPCON_CAP0MCI2_FE_Msk	inc/lpc18xx.h	23927;"	d
MCPWM_CAPCON_CAP0MCI2_FE_Pos	inc/lpc18xx.h	23926;"	d
MCPWM_CAPCON_CAP0MCI2_RE_Msk	inc/lpc18xx.h	23925;"	d
MCPWM_CAPCON_CAP0MCI2_RE_Pos	inc/lpc18xx.h	23924;"	d
MCPWM_CAPCON_CAP1MCI0_FE_Msk	inc/lpc18xx.h	23931;"	d
MCPWM_CAPCON_CAP1MCI0_FE_Pos	inc/lpc18xx.h	23930;"	d
MCPWM_CAPCON_CAP1MCI0_RE_Msk	inc/lpc18xx.h	23929;"	d
MCPWM_CAPCON_CAP1MCI0_RE_Pos	inc/lpc18xx.h	23928;"	d
MCPWM_CAPCON_CAP1MCI1_FE_Msk	inc/lpc18xx.h	23935;"	d
MCPWM_CAPCON_CAP1MCI1_FE_Pos	inc/lpc18xx.h	23934;"	d
MCPWM_CAPCON_CAP1MCI1_RE_Msk	inc/lpc18xx.h	23933;"	d
MCPWM_CAPCON_CAP1MCI1_RE_Pos	inc/lpc18xx.h	23932;"	d
MCPWM_CAPCON_CAP1MCI2_FE_Msk	inc/lpc18xx.h	23939;"	d
MCPWM_CAPCON_CAP1MCI2_FE_Pos	inc/lpc18xx.h	23938;"	d
MCPWM_CAPCON_CAP1MCI2_RE_Msk	inc/lpc18xx.h	23937;"	d
MCPWM_CAPCON_CAP1MCI2_RE_Pos	inc/lpc18xx.h	23936;"	d
MCPWM_CAPCON_CAP2MCI0_FE_Msk	inc/lpc18xx.h	23943;"	d
MCPWM_CAPCON_CAP2MCI0_FE_Pos	inc/lpc18xx.h	23942;"	d
MCPWM_CAPCON_CAP2MCI0_RE_Msk	inc/lpc18xx.h	23941;"	d
MCPWM_CAPCON_CAP2MCI0_RE_Pos	inc/lpc18xx.h	23940;"	d
MCPWM_CAPCON_CAP2MCI1_FE_Msk	inc/lpc18xx.h	23947;"	d
MCPWM_CAPCON_CAP2MCI1_FE_Pos	inc/lpc18xx.h	23946;"	d
MCPWM_CAPCON_CAP2MCI1_RE_Msk	inc/lpc18xx.h	23945;"	d
MCPWM_CAPCON_CAP2MCI1_RE_Pos	inc/lpc18xx.h	23944;"	d
MCPWM_CAPCON_CAP2MCI2_FE_Msk	inc/lpc18xx.h	23951;"	d
MCPWM_CAPCON_CAP2MCI2_FE_Pos	inc/lpc18xx.h	23950;"	d
MCPWM_CAPCON_CAP2MCI2_RE_Msk	inc/lpc18xx.h	23949;"	d
MCPWM_CAPCON_CAP2MCI2_RE_Pos	inc/lpc18xx.h	23948;"	d
MCPWM_CAPCON_CLR_CAP0MCI0_FE_CLR_Msk	inc/lpc18xx.h	24019;"	d
MCPWM_CAPCON_CLR_CAP0MCI0_FE_CLR_Pos	inc/lpc18xx.h	24018;"	d
MCPWM_CAPCON_CLR_CAP0MCI0_RE_CLR_Msk	inc/lpc18xx.h	24017;"	d
MCPWM_CAPCON_CLR_CAP0MCI0_RE_CLR_Pos	inc/lpc18xx.h	24016;"	d
MCPWM_CAPCON_CLR_CAP0MCI1_FE_CLR_Msk	inc/lpc18xx.h	24023;"	d
MCPWM_CAPCON_CLR_CAP0MCI1_FE_CLR_Pos	inc/lpc18xx.h	24022;"	d
MCPWM_CAPCON_CLR_CAP0MCI1_RE_CLR_Msk	inc/lpc18xx.h	24021;"	d
MCPWM_CAPCON_CLR_CAP0MCI1_RE_CLR_Pos	inc/lpc18xx.h	24020;"	d
MCPWM_CAPCON_CLR_CAP0MCI2_FE_CLR_Msk	inc/lpc18xx.h	24027;"	d
MCPWM_CAPCON_CLR_CAP0MCI2_FE_CLR_Pos	inc/lpc18xx.h	24026;"	d
MCPWM_CAPCON_CLR_CAP0MCI2_RE_CLR_Msk	inc/lpc18xx.h	24025;"	d
MCPWM_CAPCON_CLR_CAP0MCI2_RE_CLR_Pos	inc/lpc18xx.h	24024;"	d
MCPWM_CAPCON_CLR_CAP1MCI0_FE_CLR_Msk	inc/lpc18xx.h	24031;"	d
MCPWM_CAPCON_CLR_CAP1MCI0_FE_CLR_Pos	inc/lpc18xx.h	24030;"	d
MCPWM_CAPCON_CLR_CAP1MCI0_RE_CLR_Msk	inc/lpc18xx.h	24029;"	d
MCPWM_CAPCON_CLR_CAP1MCI0_RE_CLR_Pos	inc/lpc18xx.h	24028;"	d
MCPWM_CAPCON_CLR_CAP1MCI1_FE_CLR_Msk	inc/lpc18xx.h	24035;"	d
MCPWM_CAPCON_CLR_CAP1MCI1_FE_CLR_Pos	inc/lpc18xx.h	24034;"	d
MCPWM_CAPCON_CLR_CAP1MCI1_RE_CLR_Msk	inc/lpc18xx.h	24033;"	d
MCPWM_CAPCON_CLR_CAP1MCI1_RE_CLR_Pos	inc/lpc18xx.h	24032;"	d
MCPWM_CAPCON_CLR_CAP1MCI2_FE_CLR_Msk	inc/lpc18xx.h	24039;"	d
MCPWM_CAPCON_CLR_CAP1MCI2_FE_CLR_Pos	inc/lpc18xx.h	24038;"	d
MCPWM_CAPCON_CLR_CAP1MCI2_RE_CLR_Msk	inc/lpc18xx.h	24037;"	d
MCPWM_CAPCON_CLR_CAP1MCI2_RE_CLR_Pos	inc/lpc18xx.h	24036;"	d
MCPWM_CAPCON_CLR_CAP2MCI0_FE_CLR_Msk	inc/lpc18xx.h	24043;"	d
MCPWM_CAPCON_CLR_CAP2MCI0_FE_CLR_Pos	inc/lpc18xx.h	24042;"	d
MCPWM_CAPCON_CLR_CAP2MCI0_RE_CLR_Msk	inc/lpc18xx.h	24041;"	d
MCPWM_CAPCON_CLR_CAP2MCI0_RE_CLR_Pos	inc/lpc18xx.h	24040;"	d
MCPWM_CAPCON_CLR_CAP2MCI1_FE_CLR_Msk	inc/lpc18xx.h	24047;"	d
MCPWM_CAPCON_CLR_CAP2MCI1_FE_CLR_Pos	inc/lpc18xx.h	24046;"	d
MCPWM_CAPCON_CLR_CAP2MCI1_RE_CLR_Msk	inc/lpc18xx.h	24045;"	d
MCPWM_CAPCON_CLR_CAP2MCI1_RE_CLR_Pos	inc/lpc18xx.h	24044;"	d
MCPWM_CAPCON_CLR_CAP2MCI2_FE_CLR_Msk	inc/lpc18xx.h	24051;"	d
MCPWM_CAPCON_CLR_CAP2MCI2_FE_CLR_Pos	inc/lpc18xx.h	24050;"	d
MCPWM_CAPCON_CLR_CAP2MCI2_RE_CLR_Msk	inc/lpc18xx.h	24049;"	d
MCPWM_CAPCON_CLR_CAP2MCI2_RE_CLR_Pos	inc/lpc18xx.h	24048;"	d
MCPWM_CAPCON_CLR_HNFCAP0_CLR_Msk	inc/lpc18xx.h	24059;"	d
MCPWM_CAPCON_CLR_HNFCAP0_CLR_Pos	inc/lpc18xx.h	24058;"	d
MCPWM_CAPCON_CLR_HNFCAP1_CLR_Msk	inc/lpc18xx.h	24061;"	d
MCPWM_CAPCON_CLR_HNFCAP1_CLR_Pos	inc/lpc18xx.h	24060;"	d
MCPWM_CAPCON_CLR_HNFCAP2_CLR_Msk	inc/lpc18xx.h	24063;"	d
MCPWM_CAPCON_CLR_HNFCAP2_CLR_Pos	inc/lpc18xx.h	24062;"	d
MCPWM_CAPCON_CLR_RT0_CLR_Msk	inc/lpc18xx.h	24053;"	d
MCPWM_CAPCON_CLR_RT0_CLR_Pos	inc/lpc18xx.h	24052;"	d
MCPWM_CAPCON_CLR_RT1_CLR_Msk	inc/lpc18xx.h	24055;"	d
MCPWM_CAPCON_CLR_RT1_CLR_Pos	inc/lpc18xx.h	24054;"	d
MCPWM_CAPCON_CLR_RT2_CLR_Msk	inc/lpc18xx.h	24057;"	d
MCPWM_CAPCON_CLR_RT2_CLR_Pos	inc/lpc18xx.h	24056;"	d
MCPWM_CAPCON_HNFCAP0_Msk	inc/lpc18xx.h	23959;"	d
MCPWM_CAPCON_HNFCAP0_Pos	inc/lpc18xx.h	23958;"	d
MCPWM_CAPCON_HNFCAP1_Msk	inc/lpc18xx.h	23961;"	d
MCPWM_CAPCON_HNFCAP1_Pos	inc/lpc18xx.h	23960;"	d
MCPWM_CAPCON_HNFCAP2_Msk	inc/lpc18xx.h	23963;"	d
MCPWM_CAPCON_HNFCAP2_Pos	inc/lpc18xx.h	23962;"	d
MCPWM_CAPCON_RT0_Msk	inc/lpc18xx.h	23953;"	d
MCPWM_CAPCON_RT0_Pos	inc/lpc18xx.h	23952;"	d
MCPWM_CAPCON_RT1_Msk	inc/lpc18xx.h	23955;"	d
MCPWM_CAPCON_RT1_Pos	inc/lpc18xx.h	23954;"	d
MCPWM_CAPCON_RT2_Msk	inc/lpc18xx.h	23957;"	d
MCPWM_CAPCON_RT2_Pos	inc/lpc18xx.h	23956;"	d
MCPWM_CAPCON_SET_CAP0MCI0_FE_SET_Msk	inc/lpc18xx.h	23969;"	d
MCPWM_CAPCON_SET_CAP0MCI0_FE_SET_Pos	inc/lpc18xx.h	23968;"	d
MCPWM_CAPCON_SET_CAP0MCI0_RE_SET_Msk	inc/lpc18xx.h	23967;"	d
MCPWM_CAPCON_SET_CAP0MCI0_RE_SET_Pos	inc/lpc18xx.h	23966;"	d
MCPWM_CAPCON_SET_CAP0MCI1_FE_SET_Msk	inc/lpc18xx.h	23973;"	d
MCPWM_CAPCON_SET_CAP0MCI1_FE_SET_Pos	inc/lpc18xx.h	23972;"	d
MCPWM_CAPCON_SET_CAP0MCI1_RE_SET_Msk	inc/lpc18xx.h	23971;"	d
MCPWM_CAPCON_SET_CAP0MCI1_RE_SET_Pos	inc/lpc18xx.h	23970;"	d
MCPWM_CAPCON_SET_CAP0MCI2_FE_SET_Msk	inc/lpc18xx.h	23977;"	d
MCPWM_CAPCON_SET_CAP0MCI2_FE_SET_Pos	inc/lpc18xx.h	23976;"	d
MCPWM_CAPCON_SET_CAP0MCI2_RE_SET_Msk	inc/lpc18xx.h	23975;"	d
MCPWM_CAPCON_SET_CAP0MCI2_RE_SET_Pos	inc/lpc18xx.h	23974;"	d
MCPWM_CAPCON_SET_CAP1MCI0_FE_SET_Msk	inc/lpc18xx.h	23981;"	d
MCPWM_CAPCON_SET_CAP1MCI0_FE_SET_Pos	inc/lpc18xx.h	23980;"	d
MCPWM_CAPCON_SET_CAP1MCI0_RE_SET_Msk	inc/lpc18xx.h	23979;"	d
MCPWM_CAPCON_SET_CAP1MCI0_RE_SET_Pos	inc/lpc18xx.h	23978;"	d
MCPWM_CAPCON_SET_CAP1MCI1_FE_SET_Msk	inc/lpc18xx.h	23985;"	d
MCPWM_CAPCON_SET_CAP1MCI1_FE_SET_Pos	inc/lpc18xx.h	23984;"	d
MCPWM_CAPCON_SET_CAP1MCI1_RE_SET_Msk	inc/lpc18xx.h	23983;"	d
MCPWM_CAPCON_SET_CAP1MCI1_RE_SET_Pos	inc/lpc18xx.h	23982;"	d
MCPWM_CAPCON_SET_CAP1MCI2_FE_SET_Msk	inc/lpc18xx.h	23989;"	d
MCPWM_CAPCON_SET_CAP1MCI2_FE_SET_Pos	inc/lpc18xx.h	23988;"	d
MCPWM_CAPCON_SET_CAP1MCI2_RE_SET_Msk	inc/lpc18xx.h	23987;"	d
MCPWM_CAPCON_SET_CAP1MCI2_RE_SET_Pos	inc/lpc18xx.h	23986;"	d
MCPWM_CAPCON_SET_CAP2MCI0_FE_SET_Msk	inc/lpc18xx.h	23993;"	d
MCPWM_CAPCON_SET_CAP2MCI0_FE_SET_Pos	inc/lpc18xx.h	23992;"	d
MCPWM_CAPCON_SET_CAP2MCI0_RE_SET_Msk	inc/lpc18xx.h	23991;"	d
MCPWM_CAPCON_SET_CAP2MCI0_RE_SET_Pos	inc/lpc18xx.h	23990;"	d
MCPWM_CAPCON_SET_CAP2MCI1_FE_SET_Msk	inc/lpc18xx.h	23997;"	d
MCPWM_CAPCON_SET_CAP2MCI1_FE_SET_Pos	inc/lpc18xx.h	23996;"	d
MCPWM_CAPCON_SET_CAP2MCI1_RE_SET_Msk	inc/lpc18xx.h	23995;"	d
MCPWM_CAPCON_SET_CAP2MCI1_RE_SET_Pos	inc/lpc18xx.h	23994;"	d
MCPWM_CAPCON_SET_CAP2MCI2_FE_SET_Msk	inc/lpc18xx.h	24001;"	d
MCPWM_CAPCON_SET_CAP2MCI2_FE_SET_Pos	inc/lpc18xx.h	24000;"	d
MCPWM_CAPCON_SET_CAP2MCI2_RE_SET_Msk	inc/lpc18xx.h	23999;"	d
MCPWM_CAPCON_SET_CAP2MCI2_RE_SET_Pos	inc/lpc18xx.h	23998;"	d
MCPWM_CAPCON_SET_HNFCAP0_SET_Msk	inc/lpc18xx.h	24009;"	d
MCPWM_CAPCON_SET_HNFCAP0_SET_Pos	inc/lpc18xx.h	24008;"	d
MCPWM_CAPCON_SET_HNFCAP1_SET_Msk	inc/lpc18xx.h	24011;"	d
MCPWM_CAPCON_SET_HNFCAP1_SET_Pos	inc/lpc18xx.h	24010;"	d
MCPWM_CAPCON_SET_HNFCAP2_SET_Msk	inc/lpc18xx.h	24013;"	d
MCPWM_CAPCON_SET_HNFCAP2_SET_Pos	inc/lpc18xx.h	24012;"	d
MCPWM_CAPCON_SET_RT0_SET_Msk	inc/lpc18xx.h	24003;"	d
MCPWM_CAPCON_SET_RT0_SET_Pos	inc/lpc18xx.h	24002;"	d
MCPWM_CAPCON_SET_RT1_SET_Msk	inc/lpc18xx.h	24005;"	d
MCPWM_CAPCON_SET_RT1_SET_Pos	inc/lpc18xx.h	24004;"	d
MCPWM_CAPCON_SET_RT2_SET_Msk	inc/lpc18xx.h	24007;"	d
MCPWM_CAPCON_SET_RT2_SET_Pos	inc/lpc18xx.h	24006;"	d
MCPWM_CAP_CLR_CAP_CLR0_Msk	inc/lpc18xx.h	24401;"	d
MCPWM_CAP_CLR_CAP_CLR0_Pos	inc/lpc18xx.h	24400;"	d
MCPWM_CAP_CLR_CAP_CLR1_Msk	inc/lpc18xx.h	24403;"	d
MCPWM_CAP_CLR_CAP_CLR1_Pos	inc/lpc18xx.h	24402;"	d
MCPWM_CAP_CLR_CAP_CLR2_Msk	inc/lpc18xx.h	24405;"	d
MCPWM_CAP_CLR_CAP_CLR2_Pos	inc/lpc18xx.h	24404;"	d
MCPWM_CCP_CCPA0_Msk	inc/lpc18xx.h	24111;"	d
MCPWM_CCP_CCPA0_Pos	inc/lpc18xx.h	24110;"	d
MCPWM_CCP_CCPA1_Msk	inc/lpc18xx.h	24115;"	d
MCPWM_CCP_CCPA1_Pos	inc/lpc18xx.h	24114;"	d
MCPWM_CCP_CCPA2_Msk	inc/lpc18xx.h	24119;"	d
MCPWM_CCP_CCPA2_Pos	inc/lpc18xx.h	24118;"	d
MCPWM_CCP_CCPB0_Msk	inc/lpc18xx.h	24113;"	d
MCPWM_CCP_CCPB0_Pos	inc/lpc18xx.h	24112;"	d
MCPWM_CCP_CCPB1_Msk	inc/lpc18xx.h	24117;"	d
MCPWM_CCP_CCPB1_Pos	inc/lpc18xx.h	24116;"	d
MCPWM_CCP_CCPB2_Msk	inc/lpc18xx.h	24121;"	d
MCPWM_CCP_CCPB2_Pos	inc/lpc18xx.h	24120;"	d
MCPWM_CNTCON_CLR_CNTR0_CLR_Msk	inc/lpc18xx.h	24327;"	d
MCPWM_CNTCON_CLR_CNTR0_CLR_Pos	inc/lpc18xx.h	24326;"	d
MCPWM_CNTCON_CLR_CNTR1_CLR_Msk	inc/lpc18xx.h	24329;"	d
MCPWM_CNTCON_CLR_CNTR1_CLR_Pos	inc/lpc18xx.h	24328;"	d
MCPWM_CNTCON_CLR_CNTR2_CLR_Msk	inc/lpc18xx.h	24331;"	d
MCPWM_CNTCON_CLR_CNTR2_CLR_Pos	inc/lpc18xx.h	24330;"	d
MCPWM_CNTCON_CLR_TC0MCI0_FE_CLR_Msk	inc/lpc18xx.h	24293;"	d
MCPWM_CNTCON_CLR_TC0MCI0_FE_CLR_Pos	inc/lpc18xx.h	24292;"	d
MCPWM_CNTCON_CLR_TC0MCI0_RE_CLR_Msk	inc/lpc18xx.h	24291;"	d
MCPWM_CNTCON_CLR_TC0MCI0_RE_CLR_Pos	inc/lpc18xx.h	24290;"	d
MCPWM_CNTCON_CLR_TC0MCI1_FE_CLR_Msk	inc/lpc18xx.h	24297;"	d
MCPWM_CNTCON_CLR_TC0MCI1_FE_CLR_Pos	inc/lpc18xx.h	24296;"	d
MCPWM_CNTCON_CLR_TC0MCI1_RE_CLR_Msk	inc/lpc18xx.h	24295;"	d
MCPWM_CNTCON_CLR_TC0MCI1_RE_CLR_Pos	inc/lpc18xx.h	24294;"	d
MCPWM_CNTCON_CLR_TC0MCI2_FE_CLR_Msk	inc/lpc18xx.h	24301;"	d
MCPWM_CNTCON_CLR_TC0MCI2_FE_CLR_Pos	inc/lpc18xx.h	24300;"	d
MCPWM_CNTCON_CLR_TC0MCI2_RE_Msk	inc/lpc18xx.h	24299;"	d
MCPWM_CNTCON_CLR_TC0MCI2_RE_Pos	inc/lpc18xx.h	24298;"	d
MCPWM_CNTCON_CLR_TC1MCI0_FE_CLR_Msk	inc/lpc18xx.h	24305;"	d
MCPWM_CNTCON_CLR_TC1MCI0_FE_CLR_Pos	inc/lpc18xx.h	24304;"	d
MCPWM_CNTCON_CLR_TC1MCI0_RE_CLR_Msk	inc/lpc18xx.h	24303;"	d
MCPWM_CNTCON_CLR_TC1MCI0_RE_CLR_Pos	inc/lpc18xx.h	24302;"	d
MCPWM_CNTCON_CLR_TC1MCI1_FE_CLR_Msk	inc/lpc18xx.h	24309;"	d
MCPWM_CNTCON_CLR_TC1MCI1_FE_CLR_Pos	inc/lpc18xx.h	24308;"	d
MCPWM_CNTCON_CLR_TC1MCI1_RE_CLR_Msk	inc/lpc18xx.h	24307;"	d
MCPWM_CNTCON_CLR_TC1MCI1_RE_CLR_Pos	inc/lpc18xx.h	24306;"	d
MCPWM_CNTCON_CLR_TC1MCI2_FE_CLR_Msk	inc/lpc18xx.h	24313;"	d
MCPWM_CNTCON_CLR_TC1MCI2_FE_CLR_Pos	inc/lpc18xx.h	24312;"	d
MCPWM_CNTCON_CLR_TC1MCI2_RE_CLR_Msk	inc/lpc18xx.h	24311;"	d
MCPWM_CNTCON_CLR_TC1MCI2_RE_CLR_Pos	inc/lpc18xx.h	24310;"	d
MCPWM_CNTCON_CLR_TC2MCI0_FE_CLR_Msk	inc/lpc18xx.h	24317;"	d
MCPWM_CNTCON_CLR_TC2MCI0_FE_CLR_Pos	inc/lpc18xx.h	24316;"	d
MCPWM_CNTCON_CLR_TC2MCI0_RE_CLR_Msk	inc/lpc18xx.h	24315;"	d
MCPWM_CNTCON_CLR_TC2MCI0_RE_CLR_Pos	inc/lpc18xx.h	24314;"	d
MCPWM_CNTCON_CLR_TC2MCI1_FE_CLR_Msk	inc/lpc18xx.h	24321;"	d
MCPWM_CNTCON_CLR_TC2MCI1_FE_CLR_Pos	inc/lpc18xx.h	24320;"	d
MCPWM_CNTCON_CLR_TC2MCI1_RE_CLR_Msk	inc/lpc18xx.h	24319;"	d
MCPWM_CNTCON_CLR_TC2MCI1_RE_CLR_Pos	inc/lpc18xx.h	24318;"	d
MCPWM_CNTCON_CLR_TC2MCI2_FE_CLR_Msk	inc/lpc18xx.h	24325;"	d
MCPWM_CNTCON_CLR_TC2MCI2_FE_CLR_Pos	inc/lpc18xx.h	24324;"	d
MCPWM_CNTCON_CLR_TC2MCI2_RE_CLR_Msk	inc/lpc18xx.h	24323;"	d
MCPWM_CNTCON_CLR_TC2MCI2_RE_CLR_Pos	inc/lpc18xx.h	24322;"	d
MCPWM_CNTCON_CNTR0_Msk	inc/lpc18xx.h	24239;"	d
MCPWM_CNTCON_CNTR0_Pos	inc/lpc18xx.h	24238;"	d
MCPWM_CNTCON_CNTR1_Msk	inc/lpc18xx.h	24241;"	d
MCPWM_CNTCON_CNTR1_Pos	inc/lpc18xx.h	24240;"	d
MCPWM_CNTCON_CNTR2_Msk	inc/lpc18xx.h	24243;"	d
MCPWM_CNTCON_CNTR2_Pos	inc/lpc18xx.h	24242;"	d
MCPWM_CNTCON_SET_CNTR0_SET_Msk	inc/lpc18xx.h	24283;"	d
MCPWM_CNTCON_SET_CNTR0_SET_Pos	inc/lpc18xx.h	24282;"	d
MCPWM_CNTCON_SET_CNTR1_SET_Msk	inc/lpc18xx.h	24285;"	d
MCPWM_CNTCON_SET_CNTR1_SET_Pos	inc/lpc18xx.h	24284;"	d
MCPWM_CNTCON_SET_CNTR2_SET_Msk	inc/lpc18xx.h	24287;"	d
MCPWM_CNTCON_SET_CNTR2_SET_Pos	inc/lpc18xx.h	24286;"	d
MCPWM_CNTCON_SET_TC0MCI0_FE_SET_Msk	inc/lpc18xx.h	24249;"	d
MCPWM_CNTCON_SET_TC0MCI0_FE_SET_Pos	inc/lpc18xx.h	24248;"	d
MCPWM_CNTCON_SET_TC0MCI0_RE_SET_Msk	inc/lpc18xx.h	24247;"	d
MCPWM_CNTCON_SET_TC0MCI0_RE_SET_Pos	inc/lpc18xx.h	24246;"	d
MCPWM_CNTCON_SET_TC0MCI1_FE_SET_Msk	inc/lpc18xx.h	24253;"	d
MCPWM_CNTCON_SET_TC0MCI1_FE_SET_Pos	inc/lpc18xx.h	24252;"	d
MCPWM_CNTCON_SET_TC0MCI1_RE_SET_Msk	inc/lpc18xx.h	24251;"	d
MCPWM_CNTCON_SET_TC0MCI1_RE_SET_Pos	inc/lpc18xx.h	24250;"	d
MCPWM_CNTCON_SET_TC0MCI2_FE_SET_Msk	inc/lpc18xx.h	24257;"	d
MCPWM_CNTCON_SET_TC0MCI2_FE_SET_Pos	inc/lpc18xx.h	24256;"	d
MCPWM_CNTCON_SET_TC0MCI2_RE_SET_Msk	inc/lpc18xx.h	24255;"	d
MCPWM_CNTCON_SET_TC0MCI2_RE_SET_Pos	inc/lpc18xx.h	24254;"	d
MCPWM_CNTCON_SET_TC1MCI0_FE_SET_Msk	inc/lpc18xx.h	24261;"	d
MCPWM_CNTCON_SET_TC1MCI0_FE_SET_Pos	inc/lpc18xx.h	24260;"	d
MCPWM_CNTCON_SET_TC1MCI0_RE_SET_Msk	inc/lpc18xx.h	24259;"	d
MCPWM_CNTCON_SET_TC1MCI0_RE_SET_Pos	inc/lpc18xx.h	24258;"	d
MCPWM_CNTCON_SET_TC1MCI1_FE_SET_Msk	inc/lpc18xx.h	24265;"	d
MCPWM_CNTCON_SET_TC1MCI1_FE_SET_Pos	inc/lpc18xx.h	24264;"	d
MCPWM_CNTCON_SET_TC1MCI1_RE_SET_Msk	inc/lpc18xx.h	24263;"	d
MCPWM_CNTCON_SET_TC1MCI1_RE_SET_Pos	inc/lpc18xx.h	24262;"	d
MCPWM_CNTCON_SET_TC1MCI2_FE_SET_Msk	inc/lpc18xx.h	24269;"	d
MCPWM_CNTCON_SET_TC1MCI2_FE_SET_Pos	inc/lpc18xx.h	24268;"	d
MCPWM_CNTCON_SET_TC1MCI2_RE_SET_Msk	inc/lpc18xx.h	24267;"	d
MCPWM_CNTCON_SET_TC1MCI2_RE_SET_Pos	inc/lpc18xx.h	24266;"	d
MCPWM_CNTCON_SET_TC2MCI0_FE_SET_Msk	inc/lpc18xx.h	24273;"	d
MCPWM_CNTCON_SET_TC2MCI0_FE_SET_Pos	inc/lpc18xx.h	24272;"	d
MCPWM_CNTCON_SET_TC2MCI0_RE_SET_Msk	inc/lpc18xx.h	24271;"	d
MCPWM_CNTCON_SET_TC2MCI0_RE_SET_Pos	inc/lpc18xx.h	24270;"	d
MCPWM_CNTCON_SET_TC2MCI1_FE_SET_Msk	inc/lpc18xx.h	24277;"	d
MCPWM_CNTCON_SET_TC2MCI1_FE_SET_Pos	inc/lpc18xx.h	24276;"	d
MCPWM_CNTCON_SET_TC2MCI1_RE_SET_Msk	inc/lpc18xx.h	24275;"	d
MCPWM_CNTCON_SET_TC2MCI1_RE_SET_Pos	inc/lpc18xx.h	24274;"	d
MCPWM_CNTCON_SET_TC2MCI2_FE_SET_Msk	inc/lpc18xx.h	24281;"	d
MCPWM_CNTCON_SET_TC2MCI2_FE_SET_Pos	inc/lpc18xx.h	24280;"	d
MCPWM_CNTCON_SET_TC2MCI2_RE_SET_Msk	inc/lpc18xx.h	24279;"	d
MCPWM_CNTCON_SET_TC2MCI2_RE_SET_Pos	inc/lpc18xx.h	24278;"	d
MCPWM_CNTCON_TC0MCI0_FE_Msk	inc/lpc18xx.h	24205;"	d
MCPWM_CNTCON_TC0MCI0_FE_Pos	inc/lpc18xx.h	24204;"	d
MCPWM_CNTCON_TC0MCI0_RE_Msk	inc/lpc18xx.h	24203;"	d
MCPWM_CNTCON_TC0MCI0_RE_Pos	inc/lpc18xx.h	24202;"	d
MCPWM_CNTCON_TC0MCI1_FE_Msk	inc/lpc18xx.h	24209;"	d
MCPWM_CNTCON_TC0MCI1_FE_Pos	inc/lpc18xx.h	24208;"	d
MCPWM_CNTCON_TC0MCI1_RE_Msk	inc/lpc18xx.h	24207;"	d
MCPWM_CNTCON_TC0MCI1_RE_Pos	inc/lpc18xx.h	24206;"	d
MCPWM_CNTCON_TC0MCI2_FE_Msk	inc/lpc18xx.h	24213;"	d
MCPWM_CNTCON_TC0MCI2_FE_Pos	inc/lpc18xx.h	24212;"	d
MCPWM_CNTCON_TC0MCI2_RE_Msk	inc/lpc18xx.h	24211;"	d
MCPWM_CNTCON_TC0MCI2_RE_Pos	inc/lpc18xx.h	24210;"	d
MCPWM_CNTCON_TC1MCI0_FE_Msk	inc/lpc18xx.h	24217;"	d
MCPWM_CNTCON_TC1MCI0_FE_Pos	inc/lpc18xx.h	24216;"	d
MCPWM_CNTCON_TC1MCI0_RE_Msk	inc/lpc18xx.h	24215;"	d
MCPWM_CNTCON_TC1MCI0_RE_Pos	inc/lpc18xx.h	24214;"	d
MCPWM_CNTCON_TC1MCI1_FE_Msk	inc/lpc18xx.h	24221;"	d
MCPWM_CNTCON_TC1MCI1_FE_Pos	inc/lpc18xx.h	24220;"	d
MCPWM_CNTCON_TC1MCI1_RE_Msk	inc/lpc18xx.h	24219;"	d
MCPWM_CNTCON_TC1MCI1_RE_Pos	inc/lpc18xx.h	24218;"	d
MCPWM_CNTCON_TC1MCI2_FE_Msk	inc/lpc18xx.h	24225;"	d
MCPWM_CNTCON_TC1MCI2_FE_Pos	inc/lpc18xx.h	24224;"	d
MCPWM_CNTCON_TC1MCI2_RE_Msk	inc/lpc18xx.h	24223;"	d
MCPWM_CNTCON_TC1MCI2_RE_Pos	inc/lpc18xx.h	24222;"	d
MCPWM_CNTCON_TC2MCI0_FE_Msk	inc/lpc18xx.h	24229;"	d
MCPWM_CNTCON_TC2MCI0_FE_Pos	inc/lpc18xx.h	24228;"	d
MCPWM_CNTCON_TC2MCI0_RE_Msk	inc/lpc18xx.h	24227;"	d
MCPWM_CNTCON_TC2MCI0_RE_Pos	inc/lpc18xx.h	24226;"	d
MCPWM_CNTCON_TC2MCI1_FE_Msk	inc/lpc18xx.h	24233;"	d
MCPWM_CNTCON_TC2MCI1_FE_Pos	inc/lpc18xx.h	24232;"	d
MCPWM_CNTCON_TC2MCI1_RE_Msk	inc/lpc18xx.h	24231;"	d
MCPWM_CNTCON_TC2MCI1_RE_Pos	inc/lpc18xx.h	24230;"	d
MCPWM_CNTCON_TC2MCI2_FE_Msk	inc/lpc18xx.h	24237;"	d
MCPWM_CNTCON_TC2MCI2_FE_Pos	inc/lpc18xx.h	24236;"	d
MCPWM_CNTCON_TC2MCI2_RE_Msk	inc/lpc18xx.h	24235;"	d
MCPWM_CNTCON_TC2MCI2_RE_Pos	inc/lpc18xx.h	24234;"	d
MCPWM_CON_ACMODE_Msk	inc/lpc18xx.h	23835;"	d
MCPWM_CON_ACMODE_Pos	inc/lpc18xx.h	23834;"	d
MCPWM_CON_CENTER0_Msk	inc/lpc18xx.h	23805;"	d
MCPWM_CON_CENTER0_Pos	inc/lpc18xx.h	23804;"	d
MCPWM_CON_CENTER1_Msk	inc/lpc18xx.h	23815;"	d
MCPWM_CON_CENTER1_Pos	inc/lpc18xx.h	23814;"	d
MCPWM_CON_CENTER2_Msk	inc/lpc18xx.h	23825;"	d
MCPWM_CON_CENTER2_Pos	inc/lpc18xx.h	23824;"	d
MCPWM_CON_CLR_ACMOD_CLR_Msk	inc/lpc18xx.h	23911;"	d
MCPWM_CON_CLR_ACMOD_CLR_Pos	inc/lpc18xx.h	23910;"	d
MCPWM_CON_CLR_CENTER0_CLR_Msk	inc/lpc18xx.h	23881;"	d
MCPWM_CON_CLR_CENTER0_CLR_Pos	inc/lpc18xx.h	23880;"	d
MCPWM_CON_CLR_CENTER1_CLR_Msk	inc/lpc18xx.h	23891;"	d
MCPWM_CON_CLR_CENTER1_CLR_Pos	inc/lpc18xx.h	23890;"	d
MCPWM_CON_CLR_CENTER2_CLR_Msk	inc/lpc18xx.h	23901;"	d
MCPWM_CON_CLR_CENTER2_CLR_Pos	inc/lpc18xx.h	23900;"	d
MCPWM_CON_CLR_DCMODE_CLR_Msk	inc/lpc18xx.h	23913;"	d
MCPWM_CON_CLR_DCMODE_CLR_Pos	inc/lpc18xx.h	23912;"	d
MCPWM_CON_CLR_DISUP0_CLR_Msk	inc/lpc18xx.h	23887;"	d
MCPWM_CON_CLR_DISUP0_CLR_Pos	inc/lpc18xx.h	23886;"	d
MCPWM_CON_CLR_DISUP1_CLR_Msk	inc/lpc18xx.h	23897;"	d
MCPWM_CON_CLR_DISUP1_CLR_Pos	inc/lpc18xx.h	23896;"	d
MCPWM_CON_CLR_DISUP2_CLR_Msk	inc/lpc18xx.h	23907;"	d
MCPWM_CON_CLR_DISUP2_CLR_Pos	inc/lpc18xx.h	23906;"	d
MCPWM_CON_CLR_DTE0_CLR_Msk	inc/lpc18xx.h	23885;"	d
MCPWM_CON_CLR_DTE0_CLR_Pos	inc/lpc18xx.h	23884;"	d
MCPWM_CON_CLR_DTE1_CLR_Msk	inc/lpc18xx.h	23895;"	d
MCPWM_CON_CLR_DTE1_CLR_Pos	inc/lpc18xx.h	23894;"	d
MCPWM_CON_CLR_DTE2_CLR_Msk	inc/lpc18xx.h	23905;"	d
MCPWM_CON_CLR_DTE2_CLR_Pos	inc/lpc18xx.h	23904;"	d
MCPWM_CON_CLR_INVBDC_CLR_Msk	inc/lpc18xx.h	23909;"	d
MCPWM_CON_CLR_INVBDC_CLR_Pos	inc/lpc18xx.h	23908;"	d
MCPWM_CON_CLR_POLA0_CLR_Msk	inc/lpc18xx.h	23883;"	d
MCPWM_CON_CLR_POLA0_CLR_Pos	inc/lpc18xx.h	23882;"	d
MCPWM_CON_CLR_POLA1_CLR_Msk	inc/lpc18xx.h	23893;"	d
MCPWM_CON_CLR_POLA1_CLR_Pos	inc/lpc18xx.h	23892;"	d
MCPWM_CON_CLR_POLA2_CLR_Msk	inc/lpc18xx.h	23903;"	d
MCPWM_CON_CLR_POLA2_CLR_Pos	inc/lpc18xx.h	23902;"	d
MCPWM_CON_CLR_RUN0_CLR_Msk	inc/lpc18xx.h	23879;"	d
MCPWM_CON_CLR_RUN0_CLR_Pos	inc/lpc18xx.h	23878;"	d
MCPWM_CON_CLR_RUN1_CLR_Msk	inc/lpc18xx.h	23889;"	d
MCPWM_CON_CLR_RUN1_CLR_Pos	inc/lpc18xx.h	23888;"	d
MCPWM_CON_CLR_RUN2_CLR_Msk	inc/lpc18xx.h	23899;"	d
MCPWM_CON_CLR_RUN2_CLR_Pos	inc/lpc18xx.h	23898;"	d
MCPWM_CON_DCMODE_Msk	inc/lpc18xx.h	23837;"	d
MCPWM_CON_DCMODE_Pos	inc/lpc18xx.h	23836;"	d
MCPWM_CON_DISUP0_Msk	inc/lpc18xx.h	23811;"	d
MCPWM_CON_DISUP0_Pos	inc/lpc18xx.h	23810;"	d
MCPWM_CON_DISUP1_Msk	inc/lpc18xx.h	23821;"	d
MCPWM_CON_DISUP1_Pos	inc/lpc18xx.h	23820;"	d
MCPWM_CON_DISUP2_Msk	inc/lpc18xx.h	23831;"	d
MCPWM_CON_DISUP2_Pos	inc/lpc18xx.h	23830;"	d
MCPWM_CON_DTE0_Msk	inc/lpc18xx.h	23809;"	d
MCPWM_CON_DTE0_Pos	inc/lpc18xx.h	23808;"	d
MCPWM_CON_DTE1_Msk	inc/lpc18xx.h	23819;"	d
MCPWM_CON_DTE1_Pos	inc/lpc18xx.h	23818;"	d
MCPWM_CON_DTE2_Msk	inc/lpc18xx.h	23829;"	d
MCPWM_CON_DTE2_Pos	inc/lpc18xx.h	23828;"	d
MCPWM_CON_INVBDC_Msk	inc/lpc18xx.h	23833;"	d
MCPWM_CON_INVBDC_Pos	inc/lpc18xx.h	23832;"	d
MCPWM_CON_POLA0_Msk	inc/lpc18xx.h	23807;"	d
MCPWM_CON_POLA0_Pos	inc/lpc18xx.h	23806;"	d
MCPWM_CON_POLA1_Msk	inc/lpc18xx.h	23817;"	d
MCPWM_CON_POLA1_Pos	inc/lpc18xx.h	23816;"	d
MCPWM_CON_POLA2_Msk	inc/lpc18xx.h	23827;"	d
MCPWM_CON_POLA2_Pos	inc/lpc18xx.h	23826;"	d
MCPWM_CON_RUN0_Msk	inc/lpc18xx.h	23803;"	d
MCPWM_CON_RUN0_Pos	inc/lpc18xx.h	23802;"	d
MCPWM_CON_RUN1_Msk	inc/lpc18xx.h	23813;"	d
MCPWM_CON_RUN1_Pos	inc/lpc18xx.h	23812;"	d
MCPWM_CON_RUN2_Msk	inc/lpc18xx.h	23823;"	d
MCPWM_CON_RUN2_Pos	inc/lpc18xx.h	23822;"	d
MCPWM_CON_SET_ACMODE_SET_Msk	inc/lpc18xx.h	23873;"	d
MCPWM_CON_SET_ACMODE_SET_Pos	inc/lpc18xx.h	23872;"	d
MCPWM_CON_SET_CENTER0_SET_Msk	inc/lpc18xx.h	23843;"	d
MCPWM_CON_SET_CENTER0_SET_Pos	inc/lpc18xx.h	23842;"	d
MCPWM_CON_SET_CENTER1_SET_Msk	inc/lpc18xx.h	23853;"	d
MCPWM_CON_SET_CENTER1_SET_Pos	inc/lpc18xx.h	23852;"	d
MCPWM_CON_SET_CENTER2_SET_Msk	inc/lpc18xx.h	23863;"	d
MCPWM_CON_SET_CENTER2_SET_Pos	inc/lpc18xx.h	23862;"	d
MCPWM_CON_SET_DCMODE_SET_Msk	inc/lpc18xx.h	23875;"	d
MCPWM_CON_SET_DCMODE_SET_Pos	inc/lpc18xx.h	23874;"	d
MCPWM_CON_SET_DISUP0_SET_Msk	inc/lpc18xx.h	23849;"	d
MCPWM_CON_SET_DISUP0_SET_Pos	inc/lpc18xx.h	23848;"	d
MCPWM_CON_SET_DISUP1_SET_Msk	inc/lpc18xx.h	23859;"	d
MCPWM_CON_SET_DISUP1_SET_Pos	inc/lpc18xx.h	23858;"	d
MCPWM_CON_SET_DISUP2_SET_Msk	inc/lpc18xx.h	23869;"	d
MCPWM_CON_SET_DISUP2_SET_Pos	inc/lpc18xx.h	23868;"	d
MCPWM_CON_SET_DTE0_SET_Msk	inc/lpc18xx.h	23847;"	d
MCPWM_CON_SET_DTE0_SET_Pos	inc/lpc18xx.h	23846;"	d
MCPWM_CON_SET_DTE1_SET_Msk	inc/lpc18xx.h	23857;"	d
MCPWM_CON_SET_DTE1_SET_Pos	inc/lpc18xx.h	23856;"	d
MCPWM_CON_SET_DTE2_SET_Msk	inc/lpc18xx.h	23867;"	d
MCPWM_CON_SET_DTE2_SET_Pos	inc/lpc18xx.h	23866;"	d
MCPWM_CON_SET_INVBDC_SET_Msk	inc/lpc18xx.h	23871;"	d
MCPWM_CON_SET_INVBDC_SET_Pos	inc/lpc18xx.h	23870;"	d
MCPWM_CON_SET_POLA0_SET_Msk	inc/lpc18xx.h	23845;"	d
MCPWM_CON_SET_POLA0_SET_Pos	inc/lpc18xx.h	23844;"	d
MCPWM_CON_SET_POLA1_SET_Msk	inc/lpc18xx.h	23855;"	d
MCPWM_CON_SET_POLA1_SET_Pos	inc/lpc18xx.h	23854;"	d
MCPWM_CON_SET_POLA2_SET_Msk	inc/lpc18xx.h	23865;"	d
MCPWM_CON_SET_POLA2_SET_Pos	inc/lpc18xx.h	23864;"	d
MCPWM_CON_SET_RUN0_SET_Msk	inc/lpc18xx.h	23841;"	d
MCPWM_CON_SET_RUN0_SET_Pos	inc/lpc18xx.h	23840;"	d
MCPWM_CON_SET_RUN1_SET_Msk	inc/lpc18xx.h	23851;"	d
MCPWM_CON_SET_RUN1_SET_Pos	inc/lpc18xx.h	23850;"	d
MCPWM_CON_SET_RUN2_SET_Msk	inc/lpc18xx.h	23861;"	d
MCPWM_CON_SET_RUN2_SET_Pos	inc/lpc18xx.h	23860;"	d
MCPWM_DT_DT0_Msk	inc/lpc18xx.h	24103;"	d
MCPWM_DT_DT0_Pos	inc/lpc18xx.h	24102;"	d
MCPWM_DT_DT1_Msk	inc/lpc18xx.h	24105;"	d
MCPWM_DT_DT1_Pos	inc/lpc18xx.h	24104;"	d
MCPWM_DT_DT2_Msk	inc/lpc18xx.h	24107;"	d
MCPWM_DT_DT2_Pos	inc/lpc18xx.h	24106;"	d
MCPWM_INTEN_ABORT_Msk	inc/lpc18xx.h	24155;"	d
MCPWM_INTEN_ABORT_Pos	inc/lpc18xx.h	24154;"	d
MCPWM_INTEN_CLR_ABORT_CLR_Msk	inc/lpc18xx.h	24199;"	d
MCPWM_INTEN_CLR_ABORT_CLR_Pos	inc/lpc18xx.h	24198;"	d
MCPWM_INTEN_CLR_ICAP0_CLR_Msk	inc/lpc18xx.h	24185;"	d
MCPWM_INTEN_CLR_ICAP0_CLR_Pos	inc/lpc18xx.h	24184;"	d
MCPWM_INTEN_CLR_ICAP1_CLR_Msk	inc/lpc18xx.h	24191;"	d
MCPWM_INTEN_CLR_ICAP1_CLR_Pos	inc/lpc18xx.h	24190;"	d
MCPWM_INTEN_CLR_ICAP2_CLR_Msk	inc/lpc18xx.h	24197;"	d
MCPWM_INTEN_CLR_ICAP2_CLR_Pos	inc/lpc18xx.h	24196;"	d
MCPWM_INTEN_CLR_ILIM0_CLR_Msk	inc/lpc18xx.h	24181;"	d
MCPWM_INTEN_CLR_ILIM0_CLR_Pos	inc/lpc18xx.h	24180;"	d
MCPWM_INTEN_CLR_ILIM1_CLR_Msk	inc/lpc18xx.h	24187;"	d
MCPWM_INTEN_CLR_ILIM1_CLR_Pos	inc/lpc18xx.h	24186;"	d
MCPWM_INTEN_CLR_ILIM2_CLR_Msk	inc/lpc18xx.h	24193;"	d
MCPWM_INTEN_CLR_ILIM2_CLR_Pos	inc/lpc18xx.h	24192;"	d
MCPWM_INTEN_CLR_IMAT0_CLR_Msk	inc/lpc18xx.h	24183;"	d
MCPWM_INTEN_CLR_IMAT0_CLR_Pos	inc/lpc18xx.h	24182;"	d
MCPWM_INTEN_CLR_IMAT1_CLR_Msk	inc/lpc18xx.h	24189;"	d
MCPWM_INTEN_CLR_IMAT1_CLR_Pos	inc/lpc18xx.h	24188;"	d
MCPWM_INTEN_CLR_IMAT2_CLR_Msk	inc/lpc18xx.h	24195;"	d
MCPWM_INTEN_CLR_IMAT2_CLR_Pos	inc/lpc18xx.h	24194;"	d
MCPWM_INTEN_ICAP0_Msk	inc/lpc18xx.h	24141;"	d
MCPWM_INTEN_ICAP0_Pos	inc/lpc18xx.h	24140;"	d
MCPWM_INTEN_ICAP1_Msk	inc/lpc18xx.h	24147;"	d
MCPWM_INTEN_ICAP1_Pos	inc/lpc18xx.h	24146;"	d
MCPWM_INTEN_ICAP2_Msk	inc/lpc18xx.h	24153;"	d
MCPWM_INTEN_ICAP2_Pos	inc/lpc18xx.h	24152;"	d
MCPWM_INTEN_ILIM0_Msk	inc/lpc18xx.h	24137;"	d
MCPWM_INTEN_ILIM0_Pos	inc/lpc18xx.h	24136;"	d
MCPWM_INTEN_ILIM1_Msk	inc/lpc18xx.h	24143;"	d
MCPWM_INTEN_ILIM1_Pos	inc/lpc18xx.h	24142;"	d
MCPWM_INTEN_ILIM2_Msk	inc/lpc18xx.h	24149;"	d
MCPWM_INTEN_ILIM2_Pos	inc/lpc18xx.h	24148;"	d
MCPWM_INTEN_IMAT0_Msk	inc/lpc18xx.h	24139;"	d
MCPWM_INTEN_IMAT0_Pos	inc/lpc18xx.h	24138;"	d
MCPWM_INTEN_IMAT1_Msk	inc/lpc18xx.h	24145;"	d
MCPWM_INTEN_IMAT1_Pos	inc/lpc18xx.h	24144;"	d
MCPWM_INTEN_IMAT2_Msk	inc/lpc18xx.h	24151;"	d
MCPWM_INTEN_IMAT2_Pos	inc/lpc18xx.h	24150;"	d
MCPWM_INTEN_SET_ABORT_SET_Msk	inc/lpc18xx.h	24177;"	d
MCPWM_INTEN_SET_ABORT_SET_Pos	inc/lpc18xx.h	24176;"	d
MCPWM_INTEN_SET_ICAP0_SET_Msk	inc/lpc18xx.h	24163;"	d
MCPWM_INTEN_SET_ICAP0_SET_Pos	inc/lpc18xx.h	24162;"	d
MCPWM_INTEN_SET_ICAP1_SET_Msk	inc/lpc18xx.h	24169;"	d
MCPWM_INTEN_SET_ICAP1_SET_Pos	inc/lpc18xx.h	24168;"	d
MCPWM_INTEN_SET_ICAP2_SET_Msk	inc/lpc18xx.h	24175;"	d
MCPWM_INTEN_SET_ICAP2_SET_Pos	inc/lpc18xx.h	24174;"	d
MCPWM_INTEN_SET_ILIM0_SET_Msk	inc/lpc18xx.h	24159;"	d
MCPWM_INTEN_SET_ILIM0_SET_Pos	inc/lpc18xx.h	24158;"	d
MCPWM_INTEN_SET_ILIM1_SET_Msk	inc/lpc18xx.h	24165;"	d
MCPWM_INTEN_SET_ILIM1_SET_Pos	inc/lpc18xx.h	24164;"	d
MCPWM_INTEN_SET_ILIM2_SET_Msk	inc/lpc18xx.h	24171;"	d
MCPWM_INTEN_SET_ILIM2_SET_Pos	inc/lpc18xx.h	24170;"	d
MCPWM_INTEN_SET_IMAT0_SET_Msk	inc/lpc18xx.h	24161;"	d
MCPWM_INTEN_SET_IMAT0_SET_Pos	inc/lpc18xx.h	24160;"	d
MCPWM_INTEN_SET_IMAT1_SET_Msk	inc/lpc18xx.h	24167;"	d
MCPWM_INTEN_SET_IMAT1_SET_Pos	inc/lpc18xx.h	24166;"	d
MCPWM_INTEN_SET_IMAT2_SET_Msk	inc/lpc18xx.h	24173;"	d
MCPWM_INTEN_SET_IMAT2_SET_Pos	inc/lpc18xx.h	24172;"	d
MCPWM_INTF_ABORT_F_Msk	inc/lpc18xx.h	24353;"	d
MCPWM_INTF_ABORT_F_Pos	inc/lpc18xx.h	24352;"	d
MCPWM_INTF_CLR_ABORT_F_CLR_Msk	inc/lpc18xx.h	24397;"	d
MCPWM_INTF_CLR_ABORT_F_CLR_Pos	inc/lpc18xx.h	24396;"	d
MCPWM_INTF_CLR_ICAP0_F_CLR_Msk	inc/lpc18xx.h	24383;"	d
MCPWM_INTF_CLR_ICAP0_F_CLR_Pos	inc/lpc18xx.h	24382;"	d
MCPWM_INTF_CLR_ICAP1_F_CLR_Msk	inc/lpc18xx.h	24389;"	d
MCPWM_INTF_CLR_ICAP1_F_CLR_Pos	inc/lpc18xx.h	24388;"	d
MCPWM_INTF_CLR_ICAP2_F_CLR_Msk	inc/lpc18xx.h	24395;"	d
MCPWM_INTF_CLR_ICAP2_F_CLR_Pos	inc/lpc18xx.h	24394;"	d
MCPWM_INTF_CLR_ILIM0_F_CLR_Msk	inc/lpc18xx.h	24379;"	d
MCPWM_INTF_CLR_ILIM0_F_CLR_Pos	inc/lpc18xx.h	24378;"	d
MCPWM_INTF_CLR_ILIM1_F_CLR_Msk	inc/lpc18xx.h	24385;"	d
MCPWM_INTF_CLR_ILIM1_F_CLR_Pos	inc/lpc18xx.h	24384;"	d
MCPWM_INTF_CLR_ILIM2_F_CLR_Msk	inc/lpc18xx.h	24391;"	d
MCPWM_INTF_CLR_ILIM2_F_CLR_Pos	inc/lpc18xx.h	24390;"	d
MCPWM_INTF_CLR_IMAT0_F_CLR_Msk	inc/lpc18xx.h	24381;"	d
MCPWM_INTF_CLR_IMAT0_F_CLR_Pos	inc/lpc18xx.h	24380;"	d
MCPWM_INTF_CLR_IMAT1_F_CLR_Msk	inc/lpc18xx.h	24387;"	d
MCPWM_INTF_CLR_IMAT1_F_CLR_Pos	inc/lpc18xx.h	24386;"	d
MCPWM_INTF_CLR_IMAT2_F_CLR_Msk	inc/lpc18xx.h	24393;"	d
MCPWM_INTF_CLR_IMAT2_F_CLR_Pos	inc/lpc18xx.h	24392;"	d
MCPWM_INTF_ICAP0_F_Msk	inc/lpc18xx.h	24339;"	d
MCPWM_INTF_ICAP0_F_Pos	inc/lpc18xx.h	24338;"	d
MCPWM_INTF_ICAP1_F_Msk	inc/lpc18xx.h	24345;"	d
MCPWM_INTF_ICAP1_F_Pos	inc/lpc18xx.h	24344;"	d
MCPWM_INTF_ICAP2_F_Msk	inc/lpc18xx.h	24351;"	d
MCPWM_INTF_ICAP2_F_Pos	inc/lpc18xx.h	24350;"	d
MCPWM_INTF_ILIM0_F_Msk	inc/lpc18xx.h	24335;"	d
MCPWM_INTF_ILIM0_F_Pos	inc/lpc18xx.h	24334;"	d
MCPWM_INTF_ILIM1_F_Msk	inc/lpc18xx.h	24341;"	d
MCPWM_INTF_ILIM1_F_Pos	inc/lpc18xx.h	24340;"	d
MCPWM_INTF_ILIM2_F_Msk	inc/lpc18xx.h	24347;"	d
MCPWM_INTF_ILIM2_F_Pos	inc/lpc18xx.h	24346;"	d
MCPWM_INTF_IMAT0_F_Msk	inc/lpc18xx.h	24337;"	d
MCPWM_INTF_IMAT0_F_Pos	inc/lpc18xx.h	24336;"	d
MCPWM_INTF_IMAT1_F_Msk	inc/lpc18xx.h	24343;"	d
MCPWM_INTF_IMAT1_F_Pos	inc/lpc18xx.h	24342;"	d
MCPWM_INTF_IMAT2_F_Msk	inc/lpc18xx.h	24349;"	d
MCPWM_INTF_IMAT2_F_Pos	inc/lpc18xx.h	24348;"	d
MCPWM_INTF_SET_ABORT_F_SET_Msk	inc/lpc18xx.h	24375;"	d
MCPWM_INTF_SET_ABORT_F_SET_Pos	inc/lpc18xx.h	24374;"	d
MCPWM_INTF_SET_ICAP0_F_SET_Msk	inc/lpc18xx.h	24361;"	d
MCPWM_INTF_SET_ICAP0_F_SET_Pos	inc/lpc18xx.h	24360;"	d
MCPWM_INTF_SET_ICAP1_F_SET_Msk	inc/lpc18xx.h	24367;"	d
MCPWM_INTF_SET_ICAP1_F_SET_Pos	inc/lpc18xx.h	24366;"	d
MCPWM_INTF_SET_ICAP2_F_SET_Msk	inc/lpc18xx.h	24373;"	d
MCPWM_INTF_SET_ICAP2_F_SET_Pos	inc/lpc18xx.h	24372;"	d
MCPWM_INTF_SET_ILIM0_F_SET_Msk	inc/lpc18xx.h	24357;"	d
MCPWM_INTF_SET_ILIM0_F_SET_Pos	inc/lpc18xx.h	24356;"	d
MCPWM_INTF_SET_ILIM1_F_SET_Msk	inc/lpc18xx.h	24363;"	d
MCPWM_INTF_SET_ILIM1_F_SET_Pos	inc/lpc18xx.h	24362;"	d
MCPWM_INTF_SET_ILIM2_F_SET_Msk	inc/lpc18xx.h	24369;"	d
MCPWM_INTF_SET_ILIM2_F_SET_Pos	inc/lpc18xx.h	24368;"	d
MCPWM_INTF_SET_IMAT0_F_SET_Msk	inc/lpc18xx.h	24359;"	d
MCPWM_INTF_SET_IMAT0_F_SET_Pos	inc/lpc18xx.h	24358;"	d
MCPWM_INTF_SET_IMAT1_F_SET_Msk	inc/lpc18xx.h	24365;"	d
MCPWM_INTF_SET_IMAT1_F_SET_Pos	inc/lpc18xx.h	24364;"	d
MCPWM_INTF_SET_IMAT2_F_SET_Msk	inc/lpc18xx.h	24371;"	d
MCPWM_INTF_SET_IMAT2_F_SET_Pos	inc/lpc18xx.h	24370;"	d
MCPWM_IRQn	inc/lpc18xx.h	/^  MCPWM_IRQn                        = 16,   \/*!<  16  MCPWM                            *\/$/;"	e	enum:__anon1
MCPWM_LIM0_MCLIM_Msk	inc/lpc18xx.h	24079;"	d
MCPWM_LIM0_MCLIM_Pos	inc/lpc18xx.h	24078;"	d
MCPWM_LIM1_MCLIM_Msk	inc/lpc18xx.h	24083;"	d
MCPWM_LIM1_MCLIM_Pos	inc/lpc18xx.h	24082;"	d
MCPWM_LIM2_MCLIM_Msk	inc/lpc18xx.h	24087;"	d
MCPWM_LIM2_MCLIM_Pos	inc/lpc18xx.h	24086;"	d
MCPWM_MAT0_MCMAT_Msk	inc/lpc18xx.h	24091;"	d
MCPWM_MAT0_MCMAT_Pos	inc/lpc18xx.h	24090;"	d
MCPWM_MAT1_MCMAT_Msk	inc/lpc18xx.h	24095;"	d
MCPWM_MAT1_MCMAT_Pos	inc/lpc18xx.h	24094;"	d
MCPWM_MAT2_MCMAT_Msk	inc/lpc18xx.h	24099;"	d
MCPWM_MAT2_MCMAT_Pos	inc/lpc18xx.h	24098;"	d
MCPWM_TC0_MCTC_Msk	inc/lpc18xx.h	24067;"	d
MCPWM_TC0_MCTC_Pos	inc/lpc18xx.h	24066;"	d
MCPWM_TC1_MCTC_Msk	inc/lpc18xx.h	24071;"	d
MCPWM_TC1_MCTC_Pos	inc/lpc18xx.h	24070;"	d
MCPWM_TC2_MCTC_Msk	inc/lpc18xx.h	24075;"	d
MCPWM_TC2_MCTC_Pos	inc/lpc18xx.h	24074;"	d
MCR	inc/lpc18xx.h	/^  __IO uint32_t MCR;                        \/*!< (@ 0x40082010) Modem Control Register. Contains controls for flow control handshaking and loopback mode. *\/$/;"	m	struct:__anon62
MCR	inc/lpc18xx.h	/^  __IO uint32_t MCR;                        \/*!< (@ 0x400xx014) Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs. *\/$/;"	m	struct:__anon67
MD_BUK	inc/lpc18xx_scu.h	53;"	d
MD_EHD0	inc/lpc18xx_scu.h	59;"	d
MD_EHD1	inc/lpc18xx_scu.h	60;"	d
MD_EHS	inc/lpc18xx_scu.h	56;"	d
MD_EZI	inc/lpc18xx_scu.h	57;"	d
MD_PDN	inc/lpc18xx_scu.h	55;"	d
MD_PLN	inc/lpc18xx_scu.h	54;"	d
MD_PLN_FAST	inc/lpc18xx_scu.h	61;"	d
MD_PUP	inc/lpc18xx_scu.h	52;"	d
MD_ZI	inc/lpc18xx_scu.h	58;"	d
MIN	inc/lpc18xx.h	/^  __IO uint32_t MIN;                        \/*!< (@ 0x40046024) Minutes Register       *\/$/;"	m	struct:__anon52
MIN	inc/lpc_types.h	153;"	d
MINTSTS	inc/lpc18xx.h	/^  __I  uint32_t MINTSTS;                    \/*!< (@ 0x40004040) Masked Interrupt Status Register *\/$/;"	m	struct:__anon25
MIS	inc/lpc18xx.h	/^  __I  uint32_t MIS;                        \/*!< (@ 0x400xx01C) Masked Interrupt Status Register *\/$/;"	m	struct:__anon66
MKIMG	Makefile	/^MKIMG:=tools\/mkimg$/;"	m
MMCTRL	inc/lpc18xx.h	/^  __IO uint32_t MMCTRL;                     \/*!< (@ 0x400xx01C) Monitor mode control register. *\/$/;"	m	struct:__anon72
MMFAR	inc/core_cm3.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon92
MMFR	inc/core_cm3.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon92
MOD	inc/lpc18xx.h	/^  __IO uint32_t MOD;                        \/*!< (@ 0x40080000) Watchdog mode register. This register contains the basic mode and status of the Watchdog Timer. *\/$/;"	m	struct:__anon57
MODULECONTENT	inc/lpc18xx.h	/^    __I  uint32_t MODULECONTENT;        \/* 0x7FC Module Content *\/$/;"	m	struct:__anon3
MONTH	inc/lpc18xx.h	/^  __IO uint32_t MONTH;                      \/*!< (@ 0x40046038) Months Register        *\/$/;"	m	struct:__anon52
MPIN	inc/lpc18xx.h	/^  __IO uint32_t MPIN[8];                    \/*!< (@ 0x400F6180) Masked port register port n *\/$/;"	m	struct:__anon82
MPU	inc/core_cm3.h	850;"	d
MPU_BASE	inc/core_cm3.h	849;"	d
MPU_CTRL_ENABLE_Msk	inc/core_cm3.h	693;"	d
MPU_CTRL_ENABLE_Pos	inc/core_cm3.h	692;"	d
MPU_CTRL_HFNMIENA_Msk	inc/core_cm3.h	690;"	d
MPU_CTRL_HFNMIENA_Pos	inc/core_cm3.h	689;"	d
MPU_CTRL_PRIVDEFENA_Msk	inc/core_cm3.h	687;"	d
MPU_CTRL_PRIVDEFENA_Pos	inc/core_cm3.h	686;"	d
MPU_RASR_ATTRS_Msk	inc/core_cm3.h	711;"	d
MPU_RASR_ATTRS_Pos	inc/core_cm3.h	710;"	d
MPU_RASR_ENABLE_Msk	inc/core_cm3.h	720;"	d
MPU_RASR_ENABLE_Pos	inc/core_cm3.h	719;"	d
MPU_RASR_SIZE_Msk	inc/core_cm3.h	717;"	d
MPU_RASR_SIZE_Pos	inc/core_cm3.h	716;"	d
MPU_RASR_SRD_Msk	inc/core_cm3.h	714;"	d
MPU_RASR_SRD_Pos	inc/core_cm3.h	713;"	d
MPU_RBAR_ADDR_Msk	inc/core_cm3.h	701;"	d
MPU_RBAR_ADDR_Pos	inc/core_cm3.h	700;"	d
MPU_RBAR_REGION_Msk	inc/core_cm3.h	707;"	d
MPU_RBAR_REGION_Pos	inc/core_cm3.h	706;"	d
MPU_RBAR_VALID_Msk	inc/core_cm3.h	704;"	d
MPU_RBAR_VALID_Pos	inc/core_cm3.h	703;"	d
MPU_RNR_REGION_Msk	inc/core_cm3.h	697;"	d
MPU_RNR_REGION_Pos	inc/core_cm3.h	696;"	d
MPU_TYPE_DREGION_Msk	inc/core_cm3.h	680;"	d
MPU_TYPE_DREGION_Pos	inc/core_cm3.h	679;"	d
MPU_TYPE_IREGION_Msk	inc/core_cm3.h	677;"	d
MPU_TYPE_IREGION_Pos	inc/core_cm3.h	676;"	d
MPU_TYPE_SEPARATE_Msk	inc/core_cm3.h	683;"	d
MPU_TYPE_SEPARATE_Pos	inc/core_cm3.h	682;"	d
MPU_Type	inc/core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon97
MR	inc/lpc18xx.h	/^  __IO uint32_t MR[4];                      \/*!< (@ 0x400xx018) Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and\/or generate an interrupt every time MR matches the TC. *\/$/;"	m	struct:__anon67
MSC_BS_CBW	inc/msc.h	40;"	d
MSC_BS_CSW	inc/msc.h	45;"	d
MSC_BS_DATA_IN	inc/msc.h	42;"	d
MSC_BS_DATA_IN_LAST	inc/msc.h	43;"	d
MSC_BS_DATA_IN_LAST_STALL	inc/msc.h	44;"	d
MSC_BS_DATA_OUT	inc/msc.h	41;"	d
MSC_BS_ERROR	inc/msc.h	46;"	d
MSC_BUF_ADDR	src/mscuser.c	29;"	d	file:
MSC_BUF_SIZE	src/mscuser.c	28;"	d	file:
MSC_BlockSize	inc/mscuser.h	20;"	d
MSC_BulkIn	src/mscuser.c	/^void MSC_BulkIn (void)$/;"	f
MSC_BulkOut	src/mscuser.c	/^void MSC_BulkOut (void)$/;"	f
MSC_BulkOutNak	src/mscuser.c	/^void MSC_BulkOutNak(void)$/;"	f
MSC_CBW	inc/msc.h	/^} MSC_CBW;$/;"	t	typeref:struct:_MSC_CBW
MSC_CBW_Signature	inc/msc.h	80;"	d
MSC_CSW	inc/msc.h	/^} MSC_CSW;$/;"	t	typeref:struct:_MSC_CSW
MSC_CSW_Signature	inc/msc.h	81;"	d
MSC_EP_IN	inc/mscuser.h	38;"	d
MSC_EP_OUT	inc/mscuser.h	39;"	d
MSC_FS_MAX_PACKET	inc/mscuser.h	34;"	d
MSC_GetCBW	src/mscuser.c	/^void MSC_GetCBW (void)$/;"	f
MSC_GetMaxLUN	src/mscuser.c	/^uint32_t MSC_GetMaxLUN (void) {$/;"	f
MSC_HS_MAX_PACKET	inc/mscuser.h	35;"	d
MSC_ImageSize	inc/mscuser.h	27;"	d
MSC_Inquiry	src/mscuser.c	/^void MSC_Inquiry (void)$/;"	f
MSC_MediaRemoval	src/mscuser.c	/^void MSC_MediaRemoval(void)$/;"	f
MSC_MemoryRead	src/mscuser.c	/^void MSC_MemoryRead (void) $/;"	f
MSC_MemorySize	inc/mscuser.h	28;"	d
MSC_MemoryVerify	src/mscuser.c	/^void MSC_MemoryVerify (void)$/;"	f
MSC_MemoryWrite	src/mscuser.c	/^void MSC_MemoryWrite (void) $/;"	f
MSC_ModeSense10	src/mscuser.c	/^void MSC_ModeSense10 (void) {$/;"	f
MSC_ModeSense6	src/mscuser.c	/^void MSC_ModeSense6 (void) {$/;"	f
MSC_PROTOCOL_BULK_ONLY	inc/msc.h	31;"	d
MSC_PROTOCOL_CBI_INT	inc/msc.h	29;"	d
MSC_PROTOCOL_CBI_NOINT	inc/msc.h	30;"	d
MSC_PrimeBulkOut	src/mscuser.c	/^void MSC_PrimeBulkOut(void)$/;"	f
MSC_REQUEST_GET_MAX_LUN	inc/msc.h	36;"	d
MSC_REQUEST_RESET	inc/msc.h	35;"	d
MSC_RWSetup	src/mscuser.c	/^uint32_t MSC_RWSetup (void) {$/;"	f
MSC_Read	src/mscuser.c	/^void MSC_Read(void)$/;"	f
MSC_ReadCapacity	src/mscuser.c	/^void MSC_ReadCapacity (void)$/;"	f
MSC_ReadFormatCapacity	src/mscuser.c	/^void MSC_ReadFormatCapacity (void)$/;"	f
MSC_RequestSense	src/mscuser.c	/^void MSC_RequestSense (void) {$/;"	f
MSC_Reset	src/mscuser.c	/^uint32_t MSC_Reset (void) {$/;"	f
MSC_SUBCLASS_QIC157	inc/msc.h	23;"	d
MSC_SUBCLASS_RBC	inc/msc.h	21;"	d
MSC_SUBCLASS_SCSI	inc/msc.h	26;"	d
MSC_SUBCLASS_SFF8020I_MMC2	inc/msc.h	22;"	d
MSC_SUBCLASS_SFF8070I	inc/msc.h	25;"	d
MSC_SUBCLASS_UFI	inc/msc.h	24;"	d
MSC_SetCSW	src/mscuser.c	/^void MSC_SetCSW (void)$/;"	f
MSC_SetStallEP	src/mscuser.c	/^void MSC_SetStallEP (uint32_t EPNum) {          \/* set EP halt status according stall status *\/$/;"	f
MSC_TestUnitReady	src/mscuser.c	/^void MSC_TestUnitReady (void) {$/;"	f
MSC_Verify	src/mscuser.c	/^void MSC_Verify(void)$/;"	f
MSC_Write	src/mscuser.c	/^void MSC_Write(void)$/;"	f
MSGV1	inc/lpc18xx.h	/^  __I  uint32_t MSGV1;                      \/*!< (@ 0x400E2160) Message valid 1        *\/$/;"	m	struct:__anon74
MSGV2	inc/lpc18xx.h	/^  __I  uint32_t MSGV2;                      \/*!< (@ 0x400E2164) Message valid 2        *\/$/;"	m	struct:__anon74
MSR	inc/lpc18xx.h	/^  __I  uint32_t MSR;                        \/*!< (@ 0x40082018) Modem Status Register. Contains handshake signal status flags. *\/$/;"	m	struct:__anon62
MatchChannel	inc/lpc18xx_timer.h	/^	uint8_t MatchChannel;	\/**< Match channel, should be in range$/;"	m	struct:__anon107
MatchValue	inc/lpc18xx_timer.h	/^	uint32_t MatchValue;	\/** Match value *\/$/;"	m	struct:__anon107
MemManage_Handler	src/startup_lpc18xx.s	/^MemManage_Handler:$/;"	l
MemOK	src/mscuser.c	/^uint32_t  MemOK;                   \/* Memory OK *\/$/;"	v
MemoryManagement_IRQn	inc/lpc18xx.h	/^  MemoryManagement_IRQn             = -12,  \/*!<   4  Memory Management, MPU mismatch, including Access Violation and No Match *\/$/;"	e	enum:__anon1
N	inc/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon83::__anon84
N	inc/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon87::__anon88
NANOSECONDS	inc/lpc18xx.h	/^  __I  uint32_t  NANOSECONDS;               \/*!< (@ 0x4001070C) System time nanoseconds register *\/$/;"	m	struct:__anon46
NANOSECONDSUPDATE	inc/lpc18xx.h	/^  __IO uint32_t  NANOSECONDSUPDATE;         \/*!< (@ 0x40010714) System time nanoseconds update register *\/$/;"	m	struct:__anon46
ND1	inc/lpc18xx.h	/^  __I  uint32_t ND1;                        \/*!< (@ 0x400E2120) New data 1             *\/$/;"	m	struct:__anon74
ND2	inc/lpc18xx.h	/^  __I  uint32_t ND2;                        \/*!< (@ 0x400E2124) New data 2             *\/$/;"	m	struct:__anon74
NELEMENTS	inc/lpc_types.h	142;"	d
NMI_Handler	src/startup_lpc18xx.s	/^NMI_Handler:$/;"	l
NONE_BLOCKING	inc/lpc_types.h	/^	NONE_BLOCKING = 0,		\/**< None Blocking type *\/$/;"	e	enum:__anon115
NOT	inc/lpc18xx.h	/^  __O  uint32_t NOT[8];                     \/*!< (@ 0x400F6300) Toggle port n          *\/$/;"	m	struct:__anon82
NO_OF_CLUSTERS	inc/mscuser.h	30;"	d
NULL	inc/lpc_types.h	138;"	d
NVIC	inc/core_cm3.h	844;"	d
NVIC_BASE	inc/core_cm3.h	838;"	d
NVIC_ClearPendingIRQ	inc/core_cm3.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	inc/core_cm3.h	/^static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	inc/core_cm3.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	inc/core_cm3.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	inc/core_cm3.h	/^static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	inc/core_cm3.h	/^static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	inc/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	inc/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	inc/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	inc/core_cm3.h	283;"	d
NVIC_STIR_INTID_Pos	inc/core_cm3.h	282;"	d
NVIC_SetPendingIRQ	inc/core_cm3.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	inc/core_cm3.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	inc/core_cm3.h	/^static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	inc/core_cm3.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	inc/core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon91
NonMaskableInt_IRQn	inc/lpc18xx.h	/^  NonMaskableInt_IRQn               = -14,  \/*!<   2  Non maskable Interrupt, cannot be stopped or preempted *\/$/;"	e	enum:__anon1
OBJCOPY	Makefile	/^OBJCOPY:=$(GNU_PATH)$(GNU_PREF)objcopy$/;"	m
OBJECTS	Makefile	/^OBJECTS:=$(SOURCES:%.c=%.o) startup_lpc18xx.o$/;"	m
OSR	inc/lpc18xx.h	/^  __IO uint32_t OSR;                        \/*!< (@ 0x400xx02C) Oversampling Register. Controls the degree of oversampling during each bit time. *\/$/;"	m	struct:__anon58
OTGSC	inc/lpc18xx.h	/^  __IO uint32_t OTGSC;                      \/*!< (@ 0x400061A4) OTG status and control *\/$/;"	m	struct:__anon27
OUT	inc/lpc18xx.h	/^    } OUT[CONFIG_SCT_nOU];$/;"	m	struct:__anon3	typeref:struct:__anon3::__anon23
OUTPUT	inc/lpc18xx.h	/^    __IO uint32_t OUTPUT;               \/* 0x050 output register *\/$/;"	m	struct:__anon3
OUTPUTDIRCTRL	inc/lpc18xx.h	/^    __IO uint32_t OUTPUTDIRCTRL;        \/* 0x054 Output counter direction Control Register *\/$/;"	m	struct:__anon3
Offset	src/mscuser.c	/^uint32_t Offset;                  \/* R\/W Offset *\/$/;"	v
OffsetBase	src/mscuser.c	/^uint32_t OffsetBase;                  \/* R\/W Offset *\/$/;"	v
PAL	inc/lpc18xx.h	/^  __IO uint32_t PAL[256];					\/*!< (@ 0x40008200) 256x16-bit Color Palette registers *\/$/;"	m	struct:__anon45
PARAM_FUNCTIONALSTATE	inc/lpc_types.h	69;"	d
PARAM_SETSTATE	inc/lpc_types.h	63;"	d
PARAM_TIM_CAP_MODE_OPT	inc/lpc18xx_timer.h	171;"	d
PARAM_TIM_COUNTER_INPUT_OPT	inc/lpc18xx_timer.h	163;"	d
PARAM_TIM_EXTMATCH_OPT	inc/lpc18xx_timer.h	167;"	d
PARAM_TIM_INT_TYPE	inc/lpc18xx_timer.h	150;"	d
PARAM_TIM_MODE_OPT	inc/lpc18xx_timer.h	156;"	d
PARAM_TIM_PRESCALE_OPT	inc/lpc18xx_timer.h	160;"	d
PARAM_TIMx	inc/lpc18xx_timer.h	146;"	d
PC	inc/lpc18xx.h	/^  __IO uint32_t PC;                         \/*!< (@ 0x400xx010) Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface. *\/$/;"	m	struct:__anon67
PD0_SLEEP0_HW_ENA	inc/lpc18xx.h	/^  __IO uint32_t PD0_SLEEP0_HW_ENA;          \/*!< (@ 0x40042000) Hardware sleep event enable register *\/$/;"	m	struct:__anon49
PD0_SLEEP0_MODE	inc/lpc18xx.h	/^  __IO uint32_t PD0_SLEEP0_MODE;            \/*!< (@ 0x4004201C) Sleep power mode register *\/$/;"	m	struct:__anon49
PERIODICLISTBASE	inc/lpc18xx.h	/^    __IO uint32_t PERIODICLISTBASE;         \/*!< (@ 0x40006154) Frame list base address (host mode) *\/$/;"	m	union:__anon27::__anon32
PERIODICLISTBASE	inc/lpc18xx.h	/^    __IO uint32_t PERIODICLISTBASE;         \/*!< (@ 0x40007154) Frame list base address *\/$/;"	m	union:__anon36::__anon41
PFI	inc/lpc_types.h	/^typedef int32_t(*PFI)();$/;"	t
PFR	inc/core_cm3.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon92
PFV	inc/lpc_types.h	/^typedef void (*PFV)();$/;"	t
PIN	inc/lpc18xx.h	/^  __IO uint32_t PIN[8];                     \/*!< (@ 0x400F6100) Portpin register port n *\/$/;"	m	struct:__anon82
PINTSEL0	inc/lpc18xx.h	/^  __IO uint32_t PINTSEL0;                   \/*!< (@ 0x40086E00) Pin interrupt select register for pin interrupts 0 to 3. *\/$/;"	m	struct:__anon68
PINTSEL1	inc/lpc18xx.h	/^  __IO uint32_t PINTSEL1;                   \/*!< (@ 0x40086E04) Pin interrupt select register for pin interrupts 4 to 7. *\/$/;"	m	struct:__anon68
PIN_INT0_IRQn	inc/lpc18xx.h	/^  PIN_INT0_IRQn                     = 32,   \/*!<  32  PIN_INT0                         *\/$/;"	e	enum:__anon1
PIN_INT1_IRQn	inc/lpc18xx.h	/^  PIN_INT1_IRQn                     = 33,   \/*!<  33  PIN_INT1                         *\/$/;"	e	enum:__anon1
PIN_INT2_IRQn	inc/lpc18xx.h	/^  PIN_INT2_IRQn                     = 34,   \/*!<  34  PIN_INT2                         *\/$/;"	e	enum:__anon1
PIN_INT3_IRQn	inc/lpc18xx.h	/^  PIN_INT3_IRQn                     = 35,   \/*!<  35  PIN_INT3                         *\/$/;"	e	enum:__anon1
PIN_INT4_IRQn	inc/lpc18xx.h	/^  PIN_INT4_IRQn                     = 36,   \/*!<  36  PIN_INT4                         *\/$/;"	e	enum:__anon1
PIN_INT5_IRQn	inc/lpc18xx.h	/^  PIN_INT5_IRQn                     = 37,   \/*!<  37  PIN_INT5                         *\/$/;"	e	enum:__anon1
PIN_INT6_IRQn	inc/lpc18xx.h	/^  PIN_INT6_IRQn                     = 38,   \/*!<  38  PIN_INT6                         *\/$/;"	e	enum:__anon1
PIN_INT7_IRQn	inc/lpc18xx.h	/^  PIN_INT7_IRQn                     = 39,   \/*!<  39  PIN_INT7                         *\/$/;"	e	enum:__anon1
PIN_OFFSET	inc/lpc18xx_scu.h	49;"	d
PLDMND	inc/lpc18xx.h	/^  __O  uint32_t PLDMND;                     \/*!< (@ 0x40004084) Poll Demand Register   *\/$/;"	m	struct:__anon25
PLL0AUDIO_CTRL	inc/lpc18xx.h	/^  __IO uint32_t PLL0AUDIO_CTRL;             \/*!< (@ 0x40050030) PLL0 (audio) control register *\/$/;"	m	struct:__anon53
PLL0AUDIO_FRAC	inc/lpc18xx.h	/^  __IO uint32_t PLL0AUDIO_FRAC;             \/*!< (@ 0x4005003C) PLL0 (audio)           *\/$/;"	m	struct:__anon53
PLL0AUDIO_MDIV	inc/lpc18xx.h	/^  __IO uint32_t PLL0AUDIO_MDIV;             \/*!< (@ 0x40050034) PLL0 (audio) M-divider register *\/$/;"	m	struct:__anon53
PLL0AUDIO_NP_DIV	inc/lpc18xx.h	/^  __IO uint32_t PLL0AUDIO_NP_DIV;           \/*!< (@ 0x40050038) PLL0 (audio) N\/P-divider register *\/$/;"	m	struct:__anon53
PLL0AUDIO_STAT	inc/lpc18xx.h	/^  __I  uint32_t PLL0AUDIO_STAT;             \/*!< (@ 0x4005002C) PLL0 (audio) status register *\/$/;"	m	struct:__anon53
PLL0USB_CTRL	inc/lpc18xx.h	/^  __IO uint32_t PLL0USB_CTRL;               \/*!< (@ 0x40050020) PLL0 (USB) control register *\/$/;"	m	struct:__anon53
PLL0USB_MDIV	inc/lpc18xx.h	/^  __IO uint32_t PLL0USB_MDIV;               \/*!< (@ 0x40050024) PLL0 (USB) M-divider register *\/$/;"	m	struct:__anon53
PLL0USB_NP_DIV	inc/lpc18xx.h	/^  __IO uint32_t PLL0USB_NP_DIV;             \/*!< (@ 0x40050028) PLL0 (USB) N\/P-divider register *\/$/;"	m	struct:__anon53
PLL0USB_STAT	inc/lpc18xx.h	/^  __I  uint32_t PLL0USB_STAT;               \/*!< (@ 0x4005001C) PLL0 (USB) status register *\/$/;"	m	struct:__anon53
PLL1_CTRL	inc/lpc18xx.h	/^  __IO uint32_t PLL1_CTRL;                  \/*!< (@ 0x40050044) PLL1 control register  *\/$/;"	m	struct:__anon53
PLL1_STAT	inc/lpc18xx.h	/^  __I  uint32_t PLL1_STAT;                  \/*!< (@ 0x40050040) PLL1 status register   *\/$/;"	m	struct:__anon53
PM	inc/lpc18xx.h	/^  __IO uint32_t PM;                         \/*!< (@ 0x40051000) CCU1 power mode register *\/$/;"	m	struct:__anon54
PM	inc/lpc18xx.h	/^  __IO uint32_t PM;                         \/*!< (@ 0x40052000) Power mode register    *\/$/;"	m	struct:__anon55
PMC_PD0_SLEEP0_HW_ENA_ENA_EVENT0_Msk	inc/lpc18xx.h	15066;"	d
PMC_PD0_SLEEP0_HW_ENA_ENA_EVENT0_Pos	inc/lpc18xx.h	15065;"	d
PMC_PD0_SLEEP0_MODE_PWR_STATE_Msk	inc/lpc18xx.h	15070;"	d
PMC_PD0_SLEEP0_MODE_PWR_STATE_Pos	inc/lpc18xx.h	15069;"	d
POL	inc/lpc18xx.h	/^  __IO uint32_t POL;                        \/*!< (@ 0x40008008) Clock and Signal Polarity Control register *\/$/;"	m	struct:__anon45
PORT	inc/core_cm3.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon95	typeref:union:__anon95::__anon96
PORTSC1_D	inc/lpc18xx.h	/^    __IO uint32_t PORTSC1_D;                \/*!< (@ 0x40006184) Port 1 status\/control (device mode) *\/$/;"	m	union:__anon27::__anon34
PORTSC1_D	inc/lpc18xx.h	/^    __IO uint32_t PORTSC1_D;                \/*!< (@ 0x40007184) Port 1 status\/control (device mode) *\/$/;"	m	union:__anon36::__anon43
PORTSC1_H	inc/lpc18xx.h	/^    __IO uint32_t PORTSC1_H;                \/*!< (@ 0x40006184) Port 1 status\/control (host mode) *\/$/;"	m	union:__anon27::__anon34
PORTSC1_H	inc/lpc18xx.h	/^    __IO uint32_t PORTSC1_H;                \/*!< (@ 0x40007184) Port 1 status\/control (host mode) *\/$/;"	m	union:__anon36::__anon43
PORT_ENA0	inc/lpc18xx.h	/^  __IO uint32_t  PORT_ENA0;                 \/*!< (@ 0x40088040) GPIO grouped interrupt port m enable register *\/$/;"	m	struct:__anon70
PORT_ENA1	inc/lpc18xx.h	/^  __IO uint32_t  PORT_ENA1;                 \/*!< (@ 0x40088044) GPIO grouped interrupt port m enable register *\/$/;"	m	struct:__anon70
PORT_ENA2	inc/lpc18xx.h	/^  __IO uint32_t  PORT_ENA2;                 \/*!< (@ 0x40088048) GPIO grouped interrupt port m enable register *\/$/;"	m	struct:__anon70
PORT_ENA3	inc/lpc18xx.h	/^  __IO uint32_t  PORT_ENA3;                 \/*!< (@ 0x4008804C) GPIO grouped interrupt port m enable register *\/$/;"	m	struct:__anon70
PORT_ENA4	inc/lpc18xx.h	/^  __IO uint32_t  PORT_ENA4;                 \/*!< (@ 0x40088050) GPIO grouped interrupt port m enable register *\/$/;"	m	struct:__anon70
PORT_ENA5	inc/lpc18xx.h	/^  __IO uint32_t  PORT_ENA5;                 \/*!< (@ 0x40088054) GPIO grouped interrupt port m enable register *\/$/;"	m	struct:__anon70
PORT_ENA6	inc/lpc18xx.h	/^  __IO uint32_t  PORT_ENA6;                 \/*!< (@ 0x40088058) GPIO grouped interrupt port m enable register *\/$/;"	m	struct:__anon70
PORT_ENA7	inc/lpc18xx.h	/^  __IO uint32_t  PORT_ENA7;                 \/*!< (@ 0x4008805C) GPIO grouped interrupt port m enable register *\/$/;"	m	struct:__anon70
PORT_OFFSET	inc/lpc18xx_scu.h	47;"	d
PORT_POL0	inc/lpc18xx.h	/^  __IO uint32_t  PORT_POL0;                 \/*!< (@ 0x40088020) GPIO grouped interrupt port polarity register *\/$/;"	m	struct:__anon70
PORT_POL1	inc/lpc18xx.h	/^  __IO uint32_t  PORT_POL1;                 \/*!< (@ 0x40088024) GPIO grouped interrupt port polarity register *\/$/;"	m	struct:__anon70
PORT_POL2	inc/lpc18xx.h	/^  __IO uint32_t  PORT_POL2;                 \/*!< (@ 0x40088028) GPIO grouped interrupt port polarity register *\/$/;"	m	struct:__anon70
PORT_POL3	inc/lpc18xx.h	/^  __IO uint32_t  PORT_POL3;                 \/*!< (@ 0x4008802C) GPIO grouped interrupt port polarity register *\/$/;"	m	struct:__anon70
PORT_POL4	inc/lpc18xx.h	/^  __IO uint32_t  PORT_POL4;                 \/*!< (@ 0x40088030) GPIO grouped interrupt port polarity register *\/$/;"	m	struct:__anon70
PORT_POL5	inc/lpc18xx.h	/^  __IO uint32_t  PORT_POL5;                 \/*!< (@ 0x40088034) GPIO grouped interrupt port polarity register *\/$/;"	m	struct:__anon70
PORT_POL6	inc/lpc18xx.h	/^  __IO uint32_t  PORT_POL6;                 \/*!< (@ 0x40088038) GPIO grouped interrupt port polarity register *\/$/;"	m	struct:__anon70
PORT_POL7	inc/lpc18xx.h	/^  __IO uint32_t  PORT_POL7;                 \/*!< (@ 0x4008803C) GPIO grouped interrupt port polarity register *\/$/;"	m	struct:__anon70
POS	inc/lpc18xx.h	/^  __I  uint32_t POS;                        \/*!< (@ 0x400C600C) Position register      *\/$/;"	m	struct:__anon78
PPSCTRL	inc/lpc18xx.h	/^  __IO uint32_t  PPSCTRL;                   \/*!< (@ 0x4001072C) PPS control register   *\/$/;"	m	struct:__anon46
PR	inc/lpc18xx.h	/^  __IO uint32_t PR;                         \/*!< (@ 0x400xx00C) Prescale Register. The Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC. *\/$/;"	m	struct:__anon67
PRESET	inc/lpc18xx.h	/^  __IO uint32_t PRESET;                     \/*!< (@ 0x40040004) Preset value register  *\/$/;"	m	struct:__anon47
PWREN	inc/lpc18xx.h	/^  __IO uint32_t PWREN;                      \/*!< (@ 0x40004004) Power Enable Register  *\/$/;"	m	struct:__anon25
P_EP	src/usbuser.c	141;"	d	file:
PendSV_Handler	src/startup_lpc18xx.s	/^PendSV_Handler:$/;"	l
PendSV_IRQn	inc/lpc18xx.h	/^  PendSV_IRQn                       = -2,   \/*!<  14  Pendable request for system service *\/$/;"	e	enum:__anon1
PerBaseEntity	inc/lpc18xx_cgu.h	/^	uint8_t PerBaseEntity;						\/**< Base peripheral address	*\/$/;"	m	struct:__anon120
PerBranchOffset	inc/lpc18xx_cgu.h	/^	uint16_t PerBranchOffset;					\/**< Base peripheral offset		*\/$/;"	m	struct:__anon120
PrescaleOption	inc/lpc18xx_timer.h	/^	uint8_t PrescaleOption;		\/**< Timer Prescale option, should be:$/;"	m	struct:__anon105
PrescaleValue	inc/lpc18xx_timer.h	/^	uint32_t PrescaleValue;		\/**< Prescale value *\/$/;"	m	struct:__anon105
Q	inc/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon83::__anon84
Q	inc/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon87::__anon88
QEI_CAP_VELCAP_Msk	inc/lpc18xx.h	25285;"	d
QEI_CAP_VELCAP_Pos	inc/lpc18xx.h	25284;"	d
QEI_CLR_DIR_Int_Msk	inc/lpc18xx.h	25459;"	d
QEI_CLR_DIR_Int_Pos	inc/lpc18xx.h	25458;"	d
QEI_CLR_ENCLK_Int_Msk	inc/lpc18xx.h	25463;"	d
QEI_CLR_ENCLK_Int_Pos	inc/lpc18xx.h	25462;"	d
QEI_CLR_ERR_Int_Msk	inc/lpc18xx.h	25461;"	d
QEI_CLR_ERR_Int_Pos	inc/lpc18xx.h	25460;"	d
QEI_CLR_INX_Int_Msk	inc/lpc18xx.h	25453;"	d
QEI_CLR_INX_Int_Pos	inc/lpc18xx.h	25452;"	d
QEI_CLR_MAXPOS_Int_Msk	inc/lpc18xx.h	25481;"	d
QEI_CLR_MAXPOS_Int_Pos	inc/lpc18xx.h	25480;"	d
QEI_CLR_POS0REV_Int_Msk	inc/lpc18xx.h	25473;"	d
QEI_CLR_POS0REV_Int_Pos	inc/lpc18xx.h	25472;"	d
QEI_CLR_POS0_Int_Msk	inc/lpc18xx.h	25465;"	d
QEI_CLR_POS0_Int_Pos	inc/lpc18xx.h	25464;"	d
QEI_CLR_POS1REV_Int_Msk	inc/lpc18xx.h	25475;"	d
QEI_CLR_POS1REV_Int_Pos	inc/lpc18xx.h	25474;"	d
QEI_CLR_POS1_Int_Msk	inc/lpc18xx.h	25467;"	d
QEI_CLR_POS1_Int_Pos	inc/lpc18xx.h	25466;"	d
QEI_CLR_POS2_Int_Msk	inc/lpc18xx.h	25469;"	d
QEI_CLR_POS2_Int_Pos	inc/lpc18xx.h	25468;"	d
QEI_CLR_REV1_Int_Msk	inc/lpc18xx.h	25477;"	d
QEI_CLR_REV1_Int_Pos	inc/lpc18xx.h	25476;"	d
QEI_CLR_REV2_Int_Msk	inc/lpc18xx.h	25479;"	d
QEI_CLR_REV2_Int_Pos	inc/lpc18xx.h	25478;"	d
QEI_CLR_REV_Int_Msk	inc/lpc18xx.h	25471;"	d
QEI_CLR_REV_Int_Pos	inc/lpc18xx.h	25470;"	d
QEI_CLR_TIM_Int_Msk	inc/lpc18xx.h	25455;"	d
QEI_CLR_TIM_Int_Pos	inc/lpc18xx.h	25454;"	d
QEI_CLR_VELC_Int_Msk	inc/lpc18xx.h	25457;"	d
QEI_CLR_VELC_Int_Pos	inc/lpc18xx.h	25456;"	d
QEI_CMPOS0_PCMP0_Msk	inc/lpc18xx.h	25253;"	d
QEI_CMPOS0_PCMP0_Pos	inc/lpc18xx.h	25252;"	d
QEI_CMPOS1_PCMP1_Msk	inc/lpc18xx.h	25257;"	d
QEI_CMPOS1_PCMP1_Pos	inc/lpc18xx.h	25256;"	d
QEI_CMPOS2_PCMP2_Msk	inc/lpc18xx.h	25261;"	d
QEI_CMPOS2_PCMP2_Pos	inc/lpc18xx.h	25260;"	d
QEI_CONF_CAPMODE_Msk	inc/lpc18xx.h	25235;"	d
QEI_CONF_CAPMODE_Pos	inc/lpc18xx.h	25234;"	d
QEI_CONF_CRESPI_Msk	inc/lpc18xx.h	25239;"	d
QEI_CONF_CRESPI_Pos	inc/lpc18xx.h	25238;"	d
QEI_CONF_DIRINV_Msk	inc/lpc18xx.h	25231;"	d
QEI_CONF_DIRINV_Pos	inc/lpc18xx.h	25230;"	d
QEI_CONF_INVINX_Msk	inc/lpc18xx.h	25237;"	d
QEI_CONF_INVINX_Pos	inc/lpc18xx.h	25236;"	d
QEI_CONF_INXGATE_Msk	inc/lpc18xx.h	25241;"	d
QEI_CONF_INXGATE_Pos	inc/lpc18xx.h	25240;"	d
QEI_CONF_SIGMODE_Msk	inc/lpc18xx.h	25233;"	d
QEI_CONF_SIGMODE_Pos	inc/lpc18xx.h	25232;"	d
QEI_CON_RESI_Msk	inc/lpc18xx.h	25223;"	d
QEI_CON_RESI_Pos	inc/lpc18xx.h	25222;"	d
QEI_CON_RESPI_Msk	inc/lpc18xx.h	25219;"	d
QEI_CON_RESPI_Pos	inc/lpc18xx.h	25218;"	d
QEI_CON_RESP_Msk	inc/lpc18xx.h	25217;"	d
QEI_CON_RESP_Pos	inc/lpc18xx.h	25216;"	d
QEI_CON_RESV_Msk	inc/lpc18xx.h	25221;"	d
QEI_CON_RESV_Pos	inc/lpc18xx.h	25220;"	d
QEI_ERIn	inc/lpc18xx.h	/^  QEI_ERIn                          = 15,$/;"	e	enum:__anon2
QEI_FILTERINX_FITLINX_Msk	inc/lpc18xx.h	25301;"	d
QEI_FILTERINX_FITLINX_Pos	inc/lpc18xx.h	25300;"	d
QEI_FILTERPHA_FILTA_Msk	inc/lpc18xx.h	25293;"	d
QEI_FILTERPHA_FILTA_Pos	inc/lpc18xx.h	25292;"	d
QEI_FILTERPHB_FILTB_Msk	inc/lpc18xx.h	25297;"	d
QEI_FILTERPHB_FILTB_Pos	inc/lpc18xx.h	25296;"	d
QEI_IEC_DIR_EN_Msk	inc/lpc18xx.h	25323;"	d
QEI_IEC_DIR_EN_Pos	inc/lpc18xx.h	25322;"	d
QEI_IEC_ENCLK_EN_Msk	inc/lpc18xx.h	25327;"	d
QEI_IEC_ENCLK_EN_Pos	inc/lpc18xx.h	25326;"	d
QEI_IEC_ERR_EN_Msk	inc/lpc18xx.h	25325;"	d
QEI_IEC_ERR_EN_Pos	inc/lpc18xx.h	25324;"	d
QEI_IEC_INX_EN_Msk	inc/lpc18xx.h	25317;"	d
QEI_IEC_INX_EN_Pos	inc/lpc18xx.h	25316;"	d
QEI_IEC_MAXPOS_Int_Msk	inc/lpc18xx.h	25347;"	d
QEI_IEC_MAXPOS_Int_Pos	inc/lpc18xx.h	25346;"	d
QEI_IEC_POS0REV_Int_Msk	inc/lpc18xx.h	25337;"	d
QEI_IEC_POS0REV_Int_Pos	inc/lpc18xx.h	25336;"	d
QEI_IEC_POS0_Int_Msk	inc/lpc18xx.h	25329;"	d
QEI_IEC_POS0_Int_Pos	inc/lpc18xx.h	25328;"	d
QEI_IEC_POS1REV_Int_Msk	inc/lpc18xx.h	25339;"	d
QEI_IEC_POS1REV_Int_Pos	inc/lpc18xx.h	25338;"	d
QEI_IEC_POS1_Int_Msk	inc/lpc18xx.h	25331;"	d
QEI_IEC_POS1_Int_Pos	inc/lpc18xx.h	25330;"	d
QEI_IEC_POS2REV_Int_Msk	inc/lpc18xx.h	25341;"	d
QEI_IEC_POS2REV_Int_Pos	inc/lpc18xx.h	25340;"	d
QEI_IEC_POS2_Int_Msk	inc/lpc18xx.h	25333;"	d
QEI_IEC_POS2_Int_Pos	inc/lpc18xx.h	25332;"	d
QEI_IEC_REV1_Int_Msk	inc/lpc18xx.h	25343;"	d
QEI_IEC_REV1_Int_Pos	inc/lpc18xx.h	25342;"	d
QEI_IEC_REV2_Int_Msk	inc/lpc18xx.h	25345;"	d
QEI_IEC_REV2_Int_Pos	inc/lpc18xx.h	25344;"	d
QEI_IEC_REV_Int_Msk	inc/lpc18xx.h	25335;"	d
QEI_IEC_REV_Int_Pos	inc/lpc18xx.h	25334;"	d
QEI_IEC_TIM_EN_Msk	inc/lpc18xx.h	25319;"	d
QEI_IEC_TIM_EN_Pos	inc/lpc18xx.h	25318;"	d
QEI_IEC_VELC_EN_Msk	inc/lpc18xx.h	25321;"	d
QEI_IEC_VELC_EN_Pos	inc/lpc18xx.h	25320;"	d
QEI_IES_DIR_EN_Msk	inc/lpc18xx.h	25357;"	d
QEI_IES_DIR_EN_Pos	inc/lpc18xx.h	25356;"	d
QEI_IES_ENCLK_EN_Msk	inc/lpc18xx.h	25361;"	d
QEI_IES_ENCLK_EN_Pos	inc/lpc18xx.h	25360;"	d
QEI_IES_ERR_EN_Msk	inc/lpc18xx.h	25359;"	d
QEI_IES_ERR_EN_Pos	inc/lpc18xx.h	25358;"	d
QEI_IES_INX_EN_Msk	inc/lpc18xx.h	25351;"	d
QEI_IES_INX_EN_Pos	inc/lpc18xx.h	25350;"	d
QEI_IES_MAXPOS_Int_Msk	inc/lpc18xx.h	25381;"	d
QEI_IES_MAXPOS_Int_Pos	inc/lpc18xx.h	25380;"	d
QEI_IES_POS0REV_Int_Msk	inc/lpc18xx.h	25371;"	d
QEI_IES_POS0REV_Int_Pos	inc/lpc18xx.h	25370;"	d
QEI_IES_POS0_Int_Msk	inc/lpc18xx.h	25363;"	d
QEI_IES_POS0_Int_Pos	inc/lpc18xx.h	25362;"	d
QEI_IES_POS1REV_Int_Msk	inc/lpc18xx.h	25373;"	d
QEI_IES_POS1REV_Int_Pos	inc/lpc18xx.h	25372;"	d
QEI_IES_POS1_Int_Msk	inc/lpc18xx.h	25365;"	d
QEI_IES_POS1_Int_Pos	inc/lpc18xx.h	25364;"	d
QEI_IES_POS2REV_Int_Msk	inc/lpc18xx.h	25375;"	d
QEI_IES_POS2REV_Int_Pos	inc/lpc18xx.h	25374;"	d
QEI_IES_POS2_Int_Msk	inc/lpc18xx.h	25367;"	d
QEI_IES_POS2_Int_Pos	inc/lpc18xx.h	25366;"	d
QEI_IES_REV1_Int_Msk	inc/lpc18xx.h	25377;"	d
QEI_IES_REV1_Int_Pos	inc/lpc18xx.h	25376;"	d
QEI_IES_REV2_Int_Msk	inc/lpc18xx.h	25379;"	d
QEI_IES_REV2_Int_Pos	inc/lpc18xx.h	25378;"	d
QEI_IES_REV_Int_Msk	inc/lpc18xx.h	25369;"	d
QEI_IES_REV_Int_Pos	inc/lpc18xx.h	25368;"	d
QEI_IES_TIM_EN_Msk	inc/lpc18xx.h	25353;"	d
QEI_IES_TIM_EN_Pos	inc/lpc18xx.h	25352;"	d
QEI_IES_VELC_EN_Msk	inc/lpc18xx.h	25355;"	d
QEI_IES_VELC_EN_Pos	inc/lpc18xx.h	25354;"	d
QEI_IE_DIR_Int_Msk	inc/lpc18xx.h	25425;"	d
QEI_IE_DIR_Int_Pos	inc/lpc18xx.h	25424;"	d
QEI_IE_ENCLK_Int_Msk	inc/lpc18xx.h	25429;"	d
QEI_IE_ENCLK_Int_Pos	inc/lpc18xx.h	25428;"	d
QEI_IE_ERR_Int_Msk	inc/lpc18xx.h	25427;"	d
QEI_IE_ERR_Int_Pos	inc/lpc18xx.h	25426;"	d
QEI_IE_INX_Int_Msk	inc/lpc18xx.h	25419;"	d
QEI_IE_INX_Int_Pos	inc/lpc18xx.h	25418;"	d
QEI_IE_MAXPOS_Int_Msk	inc/lpc18xx.h	25449;"	d
QEI_IE_MAXPOS_Int_Pos	inc/lpc18xx.h	25448;"	d
QEI_IE_POS0REV_Int_Msk	inc/lpc18xx.h	25439;"	d
QEI_IE_POS0REV_Int_Pos	inc/lpc18xx.h	25438;"	d
QEI_IE_POS0_Int_Msk	inc/lpc18xx.h	25431;"	d
QEI_IE_POS0_Int_Pos	inc/lpc18xx.h	25430;"	d
QEI_IE_POS1REV_Int_Msk	inc/lpc18xx.h	25441;"	d
QEI_IE_POS1REV_Int_Pos	inc/lpc18xx.h	25440;"	d
QEI_IE_POS1_Int_Msk	inc/lpc18xx.h	25433;"	d
QEI_IE_POS1_Int_Pos	inc/lpc18xx.h	25432;"	d
QEI_IE_POS2REV_Int_Msk	inc/lpc18xx.h	25443;"	d
QEI_IE_POS2REV_Int_Pos	inc/lpc18xx.h	25442;"	d
QEI_IE_POS2_Int_Msk	inc/lpc18xx.h	25435;"	d
QEI_IE_POS2_Int_Pos	inc/lpc18xx.h	25434;"	d
QEI_IE_REV1_Int_Msk	inc/lpc18xx.h	25445;"	d
QEI_IE_REV1_Int_Pos	inc/lpc18xx.h	25444;"	d
QEI_IE_REV2_Int_Msk	inc/lpc18xx.h	25447;"	d
QEI_IE_REV2_Int_Pos	inc/lpc18xx.h	25446;"	d
QEI_IE_REV_Int_Msk	inc/lpc18xx.h	25437;"	d
QEI_IE_REV_Int_Pos	inc/lpc18xx.h	25436;"	d
QEI_IE_TIM_Int_Msk	inc/lpc18xx.h	25421;"	d
QEI_IE_TIM_Int_Pos	inc/lpc18xx.h	25420;"	d
QEI_IE_VELC_Int_Msk	inc/lpc18xx.h	25423;"	d
QEI_IE_VELC_Int_Pos	inc/lpc18xx.h	25422;"	d
QEI_INTSTAT_DIR_Int_Msk	inc/lpc18xx.h	25391;"	d
QEI_INTSTAT_DIR_Int_Pos	inc/lpc18xx.h	25390;"	d
QEI_INTSTAT_ENCLK_Int_Msk	inc/lpc18xx.h	25395;"	d
QEI_INTSTAT_ENCLK_Int_Pos	inc/lpc18xx.h	25394;"	d
QEI_INTSTAT_ERR_Int_Msk	inc/lpc18xx.h	25393;"	d
QEI_INTSTAT_ERR_Int_Pos	inc/lpc18xx.h	25392;"	d
QEI_INTSTAT_INX_Int_Msk	inc/lpc18xx.h	25385;"	d
QEI_INTSTAT_INX_Int_Pos	inc/lpc18xx.h	25384;"	d
QEI_INTSTAT_MAXPOS_Int_Msk	inc/lpc18xx.h	25415;"	d
QEI_INTSTAT_MAXPOS_Int_Pos	inc/lpc18xx.h	25414;"	d
QEI_INTSTAT_POS0REV_Int_Msk	inc/lpc18xx.h	25405;"	d
QEI_INTSTAT_POS0REV_Int_Pos	inc/lpc18xx.h	25404;"	d
QEI_INTSTAT_POS0_Int_Msk	inc/lpc18xx.h	25397;"	d
QEI_INTSTAT_POS0_Int_Pos	inc/lpc18xx.h	25396;"	d
QEI_INTSTAT_POS1REV_Int_Msk	inc/lpc18xx.h	25407;"	d
QEI_INTSTAT_POS1REV_Int_Pos	inc/lpc18xx.h	25406;"	d
QEI_INTSTAT_POS1_Int_Msk	inc/lpc18xx.h	25399;"	d
QEI_INTSTAT_POS1_Int_Pos	inc/lpc18xx.h	25398;"	d
QEI_INTSTAT_POS2REV_Int_Msk	inc/lpc18xx.h	25409;"	d
QEI_INTSTAT_POS2REV_Int_Pos	inc/lpc18xx.h	25408;"	d
QEI_INTSTAT_POS2_Int_Msk	inc/lpc18xx.h	25401;"	d
QEI_INTSTAT_POS2_Int_Pos	inc/lpc18xx.h	25400;"	d
QEI_INTSTAT_REV1_Int_Msk	inc/lpc18xx.h	25411;"	d
QEI_INTSTAT_REV1_Int_Pos	inc/lpc18xx.h	25410;"	d
QEI_INTSTAT_REV2_Int_Msk	inc/lpc18xx.h	25413;"	d
QEI_INTSTAT_REV2_Int_Pos	inc/lpc18xx.h	25412;"	d
QEI_INTSTAT_REV_Int_Msk	inc/lpc18xx.h	25403;"	d
QEI_INTSTAT_REV_Int_Pos	inc/lpc18xx.h	25402;"	d
QEI_INTSTAT_TIM_Int_Msk	inc/lpc18xx.h	25387;"	d
QEI_INTSTAT_TIM_Int_Pos	inc/lpc18xx.h	25386;"	d
QEI_INTSTAT_VELC_Int_Msk	inc/lpc18xx.h	25389;"	d
QEI_INTSTAT_VELC_Int_Pos	inc/lpc18xx.h	25388;"	d
QEI_INXCMP0_ICMP0_Msk	inc/lpc18xx.h	25269;"	d
QEI_INXCMP0_ICMP0_Pos	inc/lpc18xx.h	25268;"	d
QEI_INXCMP1_ICMP1_Msk	inc/lpc18xx.h	25309;"	d
QEI_INXCMP1_ICMP1_Pos	inc/lpc18xx.h	25308;"	d
QEI_INXCMP2_ICMP2_Msk	inc/lpc18xx.h	25313;"	d
QEI_INXCMP2_ICMP2_Pos	inc/lpc18xx.h	25312;"	d
QEI_INXCNT_ENCPOS_Msk	inc/lpc18xx.h	25265;"	d
QEI_INXCNT_ENCPOS_Pos	inc/lpc18xx.h	25264;"	d
QEI_IRQn	inc/lpc18xx.h	/^  QEI_IRQn                          = 52,   \/*!<  52  QEI                              *\/$/;"	e	enum:__anon1
QEI_LOAD_VELLOAD_Msk	inc/lpc18xx.h	25273;"	d
QEI_LOAD_VELLOAD_Pos	inc/lpc18xx.h	25272;"	d
QEI_MAXPOS_MAXPOS_Msk	inc/lpc18xx.h	25249;"	d
QEI_MAXPOS_MAXPOS_Pos	inc/lpc18xx.h	25248;"	d
QEI_POS_POS_Msk	inc/lpc18xx.h	25245;"	d
QEI_POS_POS_Pos	inc/lpc18xx.h	25244;"	d
QEI_SET_DIR_Int_Msk	inc/lpc18xx.h	25491;"	d
QEI_SET_DIR_Int_Pos	inc/lpc18xx.h	25490;"	d
QEI_SET_ENCLK_Int_Msk	inc/lpc18xx.h	25495;"	d
QEI_SET_ENCLK_Int_Pos	inc/lpc18xx.h	25494;"	d
QEI_SET_ERR_Int_Msk	inc/lpc18xx.h	25493;"	d
QEI_SET_ERR_Int_Pos	inc/lpc18xx.h	25492;"	d
QEI_SET_INX_Int_Msk	inc/lpc18xx.h	25485;"	d
QEI_SET_INX_Int_Pos	inc/lpc18xx.h	25484;"	d
QEI_SET_MAXPOS_Int_Msk	inc/lpc18xx.h	25515;"	d
QEI_SET_MAXPOS_Int_Pos	inc/lpc18xx.h	25514;"	d
QEI_SET_POS0REV_Int_Msk	inc/lpc18xx.h	25505;"	d
QEI_SET_POS0REV_Int_Pos	inc/lpc18xx.h	25504;"	d
QEI_SET_POS0_Int_Msk	inc/lpc18xx.h	25497;"	d
QEI_SET_POS0_Int_Pos	inc/lpc18xx.h	25496;"	d
QEI_SET_POS1REV_Int_Msk	inc/lpc18xx.h	25507;"	d
QEI_SET_POS1REV_Int_Pos	inc/lpc18xx.h	25506;"	d
QEI_SET_POS1_Int_Msk	inc/lpc18xx.h	25499;"	d
QEI_SET_POS1_Int_Pos	inc/lpc18xx.h	25498;"	d
QEI_SET_POS2REV_Int_Msk	inc/lpc18xx.h	25509;"	d
QEI_SET_POS2REV_Int_Pos	inc/lpc18xx.h	25508;"	d
QEI_SET_POS2_Int_Msk	inc/lpc18xx.h	25501;"	d
QEI_SET_POS2_Int_Pos	inc/lpc18xx.h	25500;"	d
QEI_SET_REV1_Int_Msk	inc/lpc18xx.h	25511;"	d
QEI_SET_REV1_Int_Pos	inc/lpc18xx.h	25510;"	d
QEI_SET_REV2_Int_Msk	inc/lpc18xx.h	25513;"	d
QEI_SET_REV2_Int_Pos	inc/lpc18xx.h	25512;"	d
QEI_SET_REV_Int_Msk	inc/lpc18xx.h	25503;"	d
QEI_SET_REV_Int_Pos	inc/lpc18xx.h	25502;"	d
QEI_SET_TIM_Int_Msk	inc/lpc18xx.h	25487;"	d
QEI_SET_TIM_Int_Pos	inc/lpc18xx.h	25486;"	d
QEI_SET_VELC_Int_Msk	inc/lpc18xx.h	25489;"	d
QEI_SET_VELC_Int_Pos	inc/lpc18xx.h	25488;"	d
QEI_STAT_DIR_Msk	inc/lpc18xx.h	25227;"	d
QEI_STAT_DIR_Pos	inc/lpc18xx.h	25226;"	d
QEI_TIME_VELVAL_Msk	inc/lpc18xx.h	25277;"	d
QEI_TIME_VELVAL_Pos	inc/lpc18xx.h	25276;"	d
QEI_VELCOMP_VELCMP_Msk	inc/lpc18xx.h	25289;"	d
QEI_VELCOMP_VELCMP_Pos	inc/lpc18xx.h	25288;"	d
QEI_VEL_VELPC_Msk	inc/lpc18xx.h	25281;"	d
QEI_VEL_VELPC_Pos	inc/lpc18xx.h	25280;"	d
QEI_WINDOW_WINDOW_Msk	inc/lpc18xx.h	25305;"	d
QEI_WINDOW_WINDOW_Pos	inc/lpc18xx.h	25304;"	d
QH_IOS	inc/usbhw.h	107;"	d
QH_MAXP	inc/usbhw.h	106;"	d
QH_MAX_CTRL_PAYLOAD	inc/usbhw.h	104;"	d
QH_MAX_PKT_LEN_POS	inc/usbhw.h	105;"	d
QH_ZLT	inc/usbhw.h	108;"	d
RASR	inc/core_cm3.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon97
RASR_A1	inc/core_cm3.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon97
RASR_A2	inc/core_cm3.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon97
RASR_A3	inc/core_cm3.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon97
RAWINTERRSTAT	inc/lpc18xx.h	/^  __I  uint32_t RAWINTERRSTAT;              \/*!< (@ 0x40002018) DMA Raw Error Interrupt Status Register *\/$/;"	m	struct:__anon24
RAWINTTCSTAT	inc/lpc18xx.h	/^  __I  uint32_t RAWINTTCSTAT;               \/*!< (@ 0x40002014) DMA Raw Interrupt Terminal Count Status Register *\/$/;"	m	struct:__anon24
RBAR	inc/core_cm3.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon97
RBAR_A1	inc/core_cm3.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon97
RBAR_A2	inc/core_cm3.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon97
RBAR_A3	inc/core_cm3.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon97
RBR	inc/lpc18xx.h	/^    __I  uint32_t RBR;                      \/*!< (@ 0x40082000) Receiver Buffer Register. Contains the next received character to be read. (DLAB=0) *\/$/;"	m	union:__anon62::__anon63
RBR	inc/lpc18xx.h	/^    __I  uint32_t RBR;                      \/*!< (@ 0x400xx000) Receiver Buffer Register. Contains the next received character to be read (DLAB = 0). *\/$/;"	m	union:__anon58::__anon59
REGFILE	inc/lpc18xx.h	/^  __IO uint32_t REGFILE[64];                \/*!< (@ 0x40041000) General purpose storage register *\/$/;"	m	struct:__anon48
REGFILE_REGFILE0_REGVAL_Msk	inc/lpc18xx.h	14804;"	d
REGFILE_REGFILE0_REGVAL_Pos	inc/lpc18xx.h	14803;"	d
REGFILE_REGFILE10_REGVAL_Msk	inc/lpc18xx.h	14844;"	d
REGFILE_REGFILE10_REGVAL_Pos	inc/lpc18xx.h	14843;"	d
REGFILE_REGFILE11_REGVAL_Msk	inc/lpc18xx.h	14848;"	d
REGFILE_REGFILE11_REGVAL_Pos	inc/lpc18xx.h	14847;"	d
REGFILE_REGFILE12_REGVAL_Msk	inc/lpc18xx.h	14852;"	d
REGFILE_REGFILE12_REGVAL_Pos	inc/lpc18xx.h	14851;"	d
REGFILE_REGFILE13_REGVAL_Msk	inc/lpc18xx.h	14856;"	d
REGFILE_REGFILE13_REGVAL_Pos	inc/lpc18xx.h	14855;"	d
REGFILE_REGFILE14_REGVAL_Msk	inc/lpc18xx.h	14860;"	d
REGFILE_REGFILE14_REGVAL_Pos	inc/lpc18xx.h	14859;"	d
REGFILE_REGFILE15_REGVAL_Msk	inc/lpc18xx.h	14864;"	d
REGFILE_REGFILE15_REGVAL_Pos	inc/lpc18xx.h	14863;"	d
REGFILE_REGFILE16_REGVAL_Msk	inc/lpc18xx.h	14868;"	d
REGFILE_REGFILE16_REGVAL_Pos	inc/lpc18xx.h	14867;"	d
REGFILE_REGFILE17_REGVAL_Msk	inc/lpc18xx.h	14872;"	d
REGFILE_REGFILE17_REGVAL_Pos	inc/lpc18xx.h	14871;"	d
REGFILE_REGFILE18_REGVAL_Msk	inc/lpc18xx.h	14876;"	d
REGFILE_REGFILE18_REGVAL_Pos	inc/lpc18xx.h	14875;"	d
REGFILE_REGFILE19_REGVAL_Msk	inc/lpc18xx.h	14880;"	d
REGFILE_REGFILE19_REGVAL_Pos	inc/lpc18xx.h	14879;"	d
REGFILE_REGFILE1_REGVAL_Msk	inc/lpc18xx.h	14808;"	d
REGFILE_REGFILE1_REGVAL_Pos	inc/lpc18xx.h	14807;"	d
REGFILE_REGFILE20_REGVAL_Msk	inc/lpc18xx.h	14884;"	d
REGFILE_REGFILE20_REGVAL_Pos	inc/lpc18xx.h	14883;"	d
REGFILE_REGFILE21_REGVAL_Msk	inc/lpc18xx.h	14888;"	d
REGFILE_REGFILE21_REGVAL_Pos	inc/lpc18xx.h	14887;"	d
REGFILE_REGFILE22_REGVAL_Msk	inc/lpc18xx.h	14892;"	d
REGFILE_REGFILE22_REGVAL_Pos	inc/lpc18xx.h	14891;"	d
REGFILE_REGFILE23_REGVAL_Msk	inc/lpc18xx.h	14896;"	d
REGFILE_REGFILE23_REGVAL_Pos	inc/lpc18xx.h	14895;"	d
REGFILE_REGFILE24_REGVAL_Msk	inc/lpc18xx.h	14900;"	d
REGFILE_REGFILE24_REGVAL_Pos	inc/lpc18xx.h	14899;"	d
REGFILE_REGFILE25_REGVAL_Msk	inc/lpc18xx.h	14904;"	d
REGFILE_REGFILE25_REGVAL_Pos	inc/lpc18xx.h	14903;"	d
REGFILE_REGFILE26_REGVAL_Msk	inc/lpc18xx.h	14908;"	d
REGFILE_REGFILE26_REGVAL_Pos	inc/lpc18xx.h	14907;"	d
REGFILE_REGFILE27_REGVAL_Msk	inc/lpc18xx.h	14912;"	d
REGFILE_REGFILE27_REGVAL_Pos	inc/lpc18xx.h	14911;"	d
REGFILE_REGFILE28_REGVAL_Msk	inc/lpc18xx.h	14916;"	d
REGFILE_REGFILE28_REGVAL_Pos	inc/lpc18xx.h	14915;"	d
REGFILE_REGFILE29_REGVAL_Msk	inc/lpc18xx.h	14920;"	d
REGFILE_REGFILE29_REGVAL_Pos	inc/lpc18xx.h	14919;"	d
REGFILE_REGFILE2_REGVAL_Msk	inc/lpc18xx.h	14812;"	d
REGFILE_REGFILE2_REGVAL_Pos	inc/lpc18xx.h	14811;"	d
REGFILE_REGFILE30_REGVAL_Msk	inc/lpc18xx.h	14924;"	d
REGFILE_REGFILE30_REGVAL_Pos	inc/lpc18xx.h	14923;"	d
REGFILE_REGFILE31_REGVAL_Msk	inc/lpc18xx.h	14928;"	d
REGFILE_REGFILE31_REGVAL_Pos	inc/lpc18xx.h	14927;"	d
REGFILE_REGFILE32_REGVAL_Msk	inc/lpc18xx.h	14932;"	d
REGFILE_REGFILE32_REGVAL_Pos	inc/lpc18xx.h	14931;"	d
REGFILE_REGFILE33_REGVAL_Msk	inc/lpc18xx.h	14936;"	d
REGFILE_REGFILE33_REGVAL_Pos	inc/lpc18xx.h	14935;"	d
REGFILE_REGFILE34_REGVAL_Msk	inc/lpc18xx.h	14940;"	d
REGFILE_REGFILE34_REGVAL_Pos	inc/lpc18xx.h	14939;"	d
REGFILE_REGFILE35_REGVAL_Msk	inc/lpc18xx.h	14944;"	d
REGFILE_REGFILE35_REGVAL_Pos	inc/lpc18xx.h	14943;"	d
REGFILE_REGFILE36_REGVAL_Msk	inc/lpc18xx.h	14948;"	d
REGFILE_REGFILE36_REGVAL_Pos	inc/lpc18xx.h	14947;"	d
REGFILE_REGFILE37_REGVAL_Msk	inc/lpc18xx.h	14952;"	d
REGFILE_REGFILE37_REGVAL_Pos	inc/lpc18xx.h	14951;"	d
REGFILE_REGFILE38_REGVAL_Msk	inc/lpc18xx.h	14956;"	d
REGFILE_REGFILE38_REGVAL_Pos	inc/lpc18xx.h	14955;"	d
REGFILE_REGFILE39_REGVAL_Msk	inc/lpc18xx.h	14960;"	d
REGFILE_REGFILE39_REGVAL_Pos	inc/lpc18xx.h	14959;"	d
REGFILE_REGFILE3_REGVAL_Msk	inc/lpc18xx.h	14816;"	d
REGFILE_REGFILE3_REGVAL_Pos	inc/lpc18xx.h	14815;"	d
REGFILE_REGFILE40_REGVAL_Msk	inc/lpc18xx.h	14964;"	d
REGFILE_REGFILE40_REGVAL_Pos	inc/lpc18xx.h	14963;"	d
REGFILE_REGFILE41_REGVAL_Msk	inc/lpc18xx.h	14968;"	d
REGFILE_REGFILE41_REGVAL_Pos	inc/lpc18xx.h	14967;"	d
REGFILE_REGFILE42_REGVAL_Msk	inc/lpc18xx.h	14972;"	d
REGFILE_REGFILE42_REGVAL_Pos	inc/lpc18xx.h	14971;"	d
REGFILE_REGFILE43_REGVAL_Msk	inc/lpc18xx.h	14976;"	d
REGFILE_REGFILE43_REGVAL_Pos	inc/lpc18xx.h	14975;"	d
REGFILE_REGFILE44_REGVAL_Msk	inc/lpc18xx.h	14980;"	d
REGFILE_REGFILE44_REGVAL_Pos	inc/lpc18xx.h	14979;"	d
REGFILE_REGFILE45_REGVAL_Msk	inc/lpc18xx.h	14984;"	d
REGFILE_REGFILE45_REGVAL_Pos	inc/lpc18xx.h	14983;"	d
REGFILE_REGFILE46_REGVAL_Msk	inc/lpc18xx.h	14988;"	d
REGFILE_REGFILE46_REGVAL_Pos	inc/lpc18xx.h	14987;"	d
REGFILE_REGFILE47_REGVAL_Msk	inc/lpc18xx.h	14992;"	d
REGFILE_REGFILE47_REGVAL_Pos	inc/lpc18xx.h	14991;"	d
REGFILE_REGFILE48_REGVAL_Msk	inc/lpc18xx.h	14996;"	d
REGFILE_REGFILE48_REGVAL_Pos	inc/lpc18xx.h	14995;"	d
REGFILE_REGFILE49_REGVAL_Msk	inc/lpc18xx.h	15000;"	d
REGFILE_REGFILE49_REGVAL_Pos	inc/lpc18xx.h	14999;"	d
REGFILE_REGFILE4_REGVAL_Msk	inc/lpc18xx.h	14820;"	d
REGFILE_REGFILE4_REGVAL_Pos	inc/lpc18xx.h	14819;"	d
REGFILE_REGFILE50_REGVAL_Msk	inc/lpc18xx.h	15004;"	d
REGFILE_REGFILE50_REGVAL_Pos	inc/lpc18xx.h	15003;"	d
REGFILE_REGFILE51_REGVAL_Msk	inc/lpc18xx.h	15008;"	d
REGFILE_REGFILE51_REGVAL_Pos	inc/lpc18xx.h	15007;"	d
REGFILE_REGFILE52_REGVAL_Msk	inc/lpc18xx.h	15012;"	d
REGFILE_REGFILE52_REGVAL_Pos	inc/lpc18xx.h	15011;"	d
REGFILE_REGFILE53_REGVAL_Msk	inc/lpc18xx.h	15016;"	d
REGFILE_REGFILE53_REGVAL_Pos	inc/lpc18xx.h	15015;"	d
REGFILE_REGFILE54_REGVAL_Msk	inc/lpc18xx.h	15020;"	d
REGFILE_REGFILE54_REGVAL_Pos	inc/lpc18xx.h	15019;"	d
REGFILE_REGFILE55_REGVAL_Msk	inc/lpc18xx.h	15024;"	d
REGFILE_REGFILE55_REGVAL_Pos	inc/lpc18xx.h	15023;"	d
REGFILE_REGFILE56_REGVAL_Msk	inc/lpc18xx.h	15028;"	d
REGFILE_REGFILE56_REGVAL_Pos	inc/lpc18xx.h	15027;"	d
REGFILE_REGFILE57_REGVAL_Msk	inc/lpc18xx.h	15032;"	d
REGFILE_REGFILE57_REGVAL_Pos	inc/lpc18xx.h	15031;"	d
REGFILE_REGFILE58_REGVAL_Msk	inc/lpc18xx.h	15036;"	d
REGFILE_REGFILE58_REGVAL_Pos	inc/lpc18xx.h	15035;"	d
REGFILE_REGFILE59_REGVAL_Msk	inc/lpc18xx.h	15040;"	d
REGFILE_REGFILE59_REGVAL_Pos	inc/lpc18xx.h	15039;"	d
REGFILE_REGFILE5_REGVAL_Msk	inc/lpc18xx.h	14824;"	d
REGFILE_REGFILE5_REGVAL_Pos	inc/lpc18xx.h	14823;"	d
REGFILE_REGFILE60_REGVAL_Msk	inc/lpc18xx.h	15044;"	d
REGFILE_REGFILE60_REGVAL_Pos	inc/lpc18xx.h	15043;"	d
REGFILE_REGFILE61_REGVAL_Msk	inc/lpc18xx.h	15048;"	d
REGFILE_REGFILE61_REGVAL_Pos	inc/lpc18xx.h	15047;"	d
REGFILE_REGFILE62_REGVAL_Msk	inc/lpc18xx.h	15052;"	d
REGFILE_REGFILE62_REGVAL_Pos	inc/lpc18xx.h	15051;"	d
REGFILE_REGFILE63_REGVAL_Msk	inc/lpc18xx.h	15056;"	d
REGFILE_REGFILE63_REGVAL_Pos	inc/lpc18xx.h	15055;"	d
REGFILE_REGFILE6_REGVAL_Msk	inc/lpc18xx.h	14828;"	d
REGFILE_REGFILE6_REGVAL_Pos	inc/lpc18xx.h	14827;"	d
REGFILE_REGFILE7_REGVAL_Msk	inc/lpc18xx.h	14832;"	d
REGFILE_REGFILE7_REGVAL_Pos	inc/lpc18xx.h	14831;"	d
REGFILE_REGFILE8_REGVAL_Msk	inc/lpc18xx.h	14836;"	d
REGFILE_REGFILE8_REGVAL_Pos	inc/lpc18xx.h	14835;"	d
REGFILE_REGFILE9_REGVAL_Msk	inc/lpc18xx.h	14840;"	d
REGFILE_REGFILE9_REGVAL_Pos	inc/lpc18xx.h	14839;"	d
REGMODE_H	inc/lpc18xx.h	/^    __IO uint16_t REGMODE_H;            \/* 0x04E match - capture registers mode register H *\/$/;"	m	struct:__anon3
REGMODE_L	inc/lpc18xx.h	/^    __IO uint16_t REGMODE_L;            \/* 0x04C match - capture registers mode register L *\/$/;"	m	struct:__anon3
REQUEST_CLASS	inc/usb.h	59;"	d
REQUEST_DEVICE_TO_HOST	inc/usb.h	55;"	d
REQUEST_HOST_TO_DEVICE	inc/usb.h	54;"	d
REQUEST_RESERVED	inc/usb.h	61;"	d
REQUEST_STANDARD	inc/usb.h	58;"	d
REQUEST_TO_DEVICE	inc/usb.h	64;"	d
REQUEST_TO_ENDPOINT	inc/usb.h	66;"	d
REQUEST_TO_INTERFACE	inc/usb.h	65;"	d
REQUEST_TO_OTHER	inc/usb.h	67;"	d
REQUEST_TYPE	inc/usb.h	/^} REQUEST_TYPE;$/;"	t	typeref:union:_REQUEST_TYPE
REQUEST_VENDOR	inc/usb.h	60;"	d
RES	inc/lpc18xx.h	/^    __IO uint32_t RES;                  \/* 0x058 conflict resolution register *\/$/;"	m	struct:__anon3
RESERVED0	inc/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon93
RESERVED0	inc/core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon91
RESERVED0	inc/core_cm3.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon92
RESERVED0	inc/core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon95
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon62
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED0[6];$/;"	m	struct:__anon49
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED0[7];$/;"	m	struct:__anon70
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0;$/;"	m	struct:__anon25
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0;$/;"	m	struct:__anon46
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0;$/;"	m	struct:__anon52
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0;$/;"	m	struct:__anon57
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0;$/;"	m	struct:__anon74
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0;$/;"	m	struct:__anon81
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[1012];$/;"	m	struct:__anon47
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[1012];$/;"	m	struct:__anon51
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[115];$/;"	m	struct:__anon45
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[12];$/;"	m	struct:__anon67
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[1];$/;"	m	struct:__anon58
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[30];$/;"	m	struct:__anon68
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[50];$/;"	m	struct:__anon24
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[5];$/;"	m	struct:__anon26
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[5];$/;"	m	struct:__anon53
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[62];$/;"	m	struct:__anon54
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[62];$/;"	m	struct:__anon55
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[64];$/;"	m	struct:__anon27
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[64];$/;"	m	struct:__anon36
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[64];$/;"	m	struct:__anon56
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[960];$/;"	m	struct:__anon82
RESERVED0	inc/lpc18xx.h	/^  __I  uint32_t RESERVED0[993];$/;"	m	struct:__anon78
RESERVED0_ERIn	inc/lpc18xx.h	/^  RESERVED0_ERIn                    = 17, \/* M0s *\/$/;"	e	enum:__anon2
RESERVED0_IRQn	inc/lpc18xx.h	/^  RESERVED0_IRQn                    = 1,    \/*!<   1  M0a                              *\/$/;"	e	enum:__anon1
RESERVED1	inc/core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon95
RESERVED1	inc/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon93
RESERVED1	inc/lpc18xx.h	/^         uint32_t RESERVED1[10];        \/* 0x018-0x03C reserved *\/$/;"	m	struct:__anon3
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon62
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED1[52];$/;"	m	struct:__anon54
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED1[62];$/;"	m	struct:__anon50
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1;$/;"	m	struct:__anon25
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1;$/;"	m	struct:__anon26
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[11];$/;"	m	struct:__anon68
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[128];$/;"	m	struct:__anon45
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[13];$/;"	m	struct:__anon74
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[1];$/;"	m	struct:__anon58
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[2];$/;"	m	struct:__anon46
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[2];$/;"	m	struct:__anon56
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[3];$/;"	m	struct:__anon24
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[5];$/;"	m	struct:__anon27
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[5];$/;"	m	struct:__anon36
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[62];$/;"	m	struct:__anon55
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[768];$/;"	m	struct:__anon82
RESERVED1	inc/lpc18xx.h	/^  __I  uint32_t RESERVED1[7];$/;"	m	struct:__anon52
RESERVED10	inc/lpc18xx.h	/^         uint32_t RESERVED10[191-2*CONFIG_SCT_nOU];  \/* ...-0x7F8 reserved *\/$/;"	m	struct:__anon3
RESERVED10	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED10;$/;"	m	struct:__anon26
RESERVED10	inc/lpc18xx.h	/^  __I  uint32_t RESERVED10;$/;"	m	struct:__anon56
RESERVED10	inc/lpc18xx.h	/^  __I  uint32_t RESERVED10[27];$/;"	m	struct:__anon68
RESERVED11	inc/lpc18xx.h	/^  __I  uint32_t RESERVED11[25];$/;"	m	struct:__anon68
RESERVED12	inc/lpc18xx.h	/^  __I  uint32_t RESERVED12[17];$/;"	m	struct:__anon68
RESERVED13	inc/lpc18xx.h	/^  __I  uint32_t RESERVED13[15];$/;"	m	struct:__anon68
RESERVED14	inc/lpc18xx.h	/^  __I  uint32_t RESERVED14[16];$/;"	m	struct:__anon68
RESERVED15	inc/lpc18xx.h	/^  __I  uint32_t RESERVED15[276];$/;"	m	struct:__anon68
RESERVED16	inc/lpc18xx.h	/^  __I  uint32_t RESERVED16[28];$/;"	m	struct:__anon68
RESERVED17	inc/lpc18xx.h	/^  __I  uint32_t RESERVED17[27];$/;"	m	struct:__anon68
RESERVED18	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED18[63];$/;"	m	struct:__anon68
RESERVED1_ERIn	inc/lpc18xx.h	/^  RESERVED1_ERIn                    = 18, \/* M3\/M4 *\/$/;"	e	enum:__anon2
RESERVED1_IRQn	inc/lpc18xx.h	/^  RESERVED1_IRQn                    = 3,    \/*!<   3  EZH\/EDM                          *\/$/;"	e	enum:__anon1
RESERVED2	inc/core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon95
RESERVED2	inc/core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon91
RESERVED2	inc/lpc18xx.h	/^         uint32_t RESERVED2[35];        \/* 0x064-0x0EC reserved *\/$/;"	m	struct:__anon3
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED2[54];$/;"	m	struct:__anon54
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED2[5];$/;"	m	struct:__anon50
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[12];$/;"	m	struct:__anon56
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[18];$/;"	m	struct:__anon68
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[21];$/;"	m	struct:__anon74
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[24];$/;"	m	struct:__anon82
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[2];$/;"	m	struct:__anon45
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[3];$/;"	m	struct:__anon24
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[430];$/;"	m	struct:__anon46
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[4];$/;"	m	struct:__anon58
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[62];$/;"	m	struct:__anon55
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[6];$/;"	m	struct:__anon62
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[7];$/;"	m	struct:__anon27
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[7];$/;"	m	struct:__anon36
RESERVED2	inc/lpc18xx.h	/^  __I  uint32_t RESERVED2[9];$/;"	m	struct:__anon26
RESERVED2	inc/lpc18xx.h	/^  __IO uint32_t RESERVED2;$/;"	m	struct:__anon53
RESERVED2_IRQn	inc/lpc18xx.h	/^  RESERVED2_IRQn                    = 4,$/;"	e	enum:__anon1
RESERVED3	inc/core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon91
RESERVED3	inc/lpc18xx.h	/^         uint32_t RESERVED3[32-CONFIG_SCT_nRG];      \/* ...-0x17C reserved *\/$/;"	m	struct:__anon3
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon50
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED3[562];$/;"	m	struct:__anon46
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3;$/;"	m	struct:__anon27
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3;$/;"	m	struct:__anon36
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[170];$/;"	m	struct:__anon56
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[1];$/;"	m	struct:__anon58
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[23];$/;"	m	struct:__anon68
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[24];$/;"	m	struct:__anon82
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[31];$/;"	m	struct:__anon26
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[3];$/;"	m	struct:__anon24
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[62];$/;"	m	struct:__anon54
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[62];$/;"	m	struct:__anon55
RESERVED3	inc/lpc18xx.h	/^  __I  uint32_t RESERVED3[6];$/;"	m	struct:__anon74
RESERVED3	inc/lpc18xx.h	/^  __IO uint32_t RESERVED3;$/;"	m	struct:__anon53
RESERVED3_IRQn	inc/lpc18xx.h	/^  RESERVED3_IRQn                    = 20,$/;"	e	enum:__anon1
RESERVED4	inc/core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon91
RESERVED4	inc/lpc18xx.h	/^         uint16_t RESERVED4[32-CONFIG_SCT_nRG];      \/* ...-0x1BE reserved *\/$/;"	m	struct:__anon3
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED4[52];$/;"	m	struct:__anon50
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED4[6];$/;"	m	struct:__anon54
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4;$/;"	m	struct:__anon56
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[21];$/;"	m	struct:__anon68
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[24];$/;"	m	struct:__anon82
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[2];$/;"	m	struct:__anon36
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[3];$/;"	m	struct:__anon24
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[3];$/;"	m	struct:__anon27
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[4];$/;"	m	struct:__anon53
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[62];$/;"	m	struct:__anon55
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[6];$/;"	m	struct:__anon26
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[6];$/;"	m	struct:__anon74
RESERVED4	inc/lpc18xx.h	/^  __I  uint32_t RESERVED4[8];$/;"	m	struct:__anon46
RESERVED4_IRQn	inc/lpc18xx.h	/^  RESERVED4_IRQn                    = 30,$/;"	e	enum:__anon1
RESERVED5	inc/core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon91
RESERVED5	inc/lpc18xx.h	/^         uint16_t RESERVED5[32-CONFIG_SCT_nRG];      \/* ...-0x1FE reserved *\/$/;"	m	struct:__anon3
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED5[32];$/;"	m	struct:__anon54
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5;$/;"	m	struct:__anon27
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5;$/;"	m	struct:__anon36
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5[24];$/;"	m	struct:__anon68
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5[24];$/;"	m	struct:__anon82
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5[2];$/;"	m	struct:__anon56
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5[3];$/;"	m	struct:__anon24
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5[62];$/;"	m	struct:__anon55
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5[6];$/;"	m	struct:__anon26
RESERVED5	inc/lpc18xx.h	/^  __I  uint32_t RESERVED5[6];$/;"	m	struct:__anon74
RESERVED5_IRQn	inc/lpc18xx.h	/^  RESERVED5_IRQn                    = 31,$/;"	e	enum:__anon1
RESERVED6	inc/lpc18xx.h	/^         uint32_t RESERVED6[32-CONFIG_SCT_nRG];      \/* ...-0x27C reserved *\/$/;"	m	struct:__anon3
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED6[48];$/;"	m	struct:__anon54
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[19];$/;"	m	struct:__anon68
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[24];$/;"	m	struct:__anon82
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[3];$/;"	m	struct:__anon24
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[3];$/;"	m	struct:__anon56
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[62];$/;"	m	struct:__anon55
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[6];$/;"	m	struct:__anon26
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[6];$/;"	m	struct:__anon74
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[7];$/;"	m	struct:__anon27
RESERVED6	inc/lpc18xx.h	/^  __I  uint32_t RESERVED6[8];$/;"	m	struct:__anon36
RESERVED6_IRQn	inc/lpc18xx.h	/^  RESERVED6_IRQn                    = 44,$/;"	e	enum:__anon1
RESERVED7	inc/lpc18xx.h	/^         uint16_t RESERVED7[32-CONFIG_SCT_nRG];      \/* ...-0x2BE reserved *\/$/;"	m	struct:__anon3
RESERVED7	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED7[114];$/;"	m	struct:__anon54
RESERVED7	inc/lpc18xx.h	/^  __I  uint32_t RESERVED7[24];$/;"	m	struct:__anon68
RESERVED7	inc/lpc18xx.h	/^  __I  uint32_t RESERVED7[24];$/;"	m	struct:__anon82
RESERVED7	inc/lpc18xx.h	/^  __I  uint32_t RESERVED7[2];$/;"	m	struct:__anon56
RESERVED7	inc/lpc18xx.h	/^  __I  uint32_t RESERVED7[38];$/;"	m	struct:__anon26
RESERVED7	inc/lpc18xx.h	/^  __I  uint32_t RESERVED7[3];$/;"	m	struct:__anon24
RESERVED7	inc/lpc18xx.h	/^  __I  uint32_t RESERVED7[62];$/;"	m	struct:__anon55
RESERVED7_IRQn	inc/lpc18xx.h	/^  RESERVED7_IRQn                    = 45,   \/*!<  45  VADC                             *\/$/;"	e	enum:__anon1
RESERVED8	inc/lpc18xx.h	/^         uint16_t RESERVED8[32-CONFIG_SCT_nRG];      \/* ...-0x2FE reserved *\/$/;"	m	struct:__anon3
RESERVED8	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED8;$/;"	m	struct:__anon26
RESERVED8	inc/lpc18xx.h	/^  __I  uint32_t RESERVED8[23];$/;"	m	struct:__anon68
RESERVED8	inc/lpc18xx.h	/^  __I  uint32_t RESERVED8[4];$/;"	m	struct:__anon56
RESERVED8	inc/lpc18xx.h	/^  __I  uint32_t RESERVED8[62];$/;"	m	struct:__anon54
RESERVED8_IRQn	inc/lpc18xx.h	/^  RESERVED8_IRQn                    = 48,$/;"	e	enum:__anon1
RESERVED9	inc/lpc18xx.h	/^         uint32_t RESERVED9[128-2*CONFIG_SCT_nEV];   \/* ...-0x4FC reserved *\/$/;"	m	struct:__anon3
RESERVED9	inc/lpc18xx.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon26
RESERVED9	inc/lpc18xx.h	/^  __I  uint32_t RESERVED9[126];$/;"	m	struct:__anon54
RESERVED9	inc/lpc18xx.h	/^  __I  uint32_t RESERVED9[25];$/;"	m	struct:__anon68
RESERVED9	inc/lpc18xx.h	/^  __I  uint32_t RESERVED9[3];$/;"	m	struct:__anon56
RESERVED9_IRQn	inc/lpc18xx.h	/^  RESERVED9_IRQn                    = 50,$/;"	e	enum:__anon1
RESET	inc/lpc_types.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, IntStatus, SetState;$/;"	e	enum:__anon112
RESET_ACTIVE_STATUS0	inc/lpc18xx.h	/^  __I  uint32_t RESET_ACTIVE_STATUS0;       \/*!< (@ 0x40053150) Reset active status register 0 *\/$/;"	m	struct:__anon56
RESET_ACTIVE_STATUS1	inc/lpc18xx.h	/^  __I  uint32_t RESET_ACTIVE_STATUS1;       \/*!< (@ 0x40053154) Reset active status register 1 *\/$/;"	m	struct:__anon56
RESET_CTRL0	inc/lpc18xx.h	/^  __O  uint32_t RESET_CTRL0;                \/*!< (@ 0x40053100) Reset control register 0 *\/$/;"	m	struct:__anon56
RESET_CTRL1	inc/lpc18xx.h	/^  __O  uint32_t RESET_CTRL1;                \/*!< (@ 0x40053104) Reset control register 1 *\/$/;"	m	struct:__anon56
RESET_ERIn	inc/lpc18xx.h	/^  RESET_ERIn                        = 19$/;"	e	enum:__anon2
RESET_EXT_STAT0	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT0;            \/*!< (@ 0x40053400) Reset external status register 0 for CORE_RST *\/$/;"	m	struct:__anon56
RESET_EXT_STAT1	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT1;            \/*!< (@ 0x40053404) Reset external status register 1 for PERIPH_RST *\/$/;"	m	struct:__anon56
RESET_EXT_STAT13	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT13;           \/*!< (@ 0x40053434) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT16	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT16;           \/*!< (@ 0x40053440) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT17	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT17;           \/*!< (@ 0x40053444) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT18	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT18;           \/*!< (@ 0x40053448) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT19	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT19;           \/*!< (@ 0x4005344C) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT2	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT2;            \/*!< (@ 0x40053408) Reset external status register 2 for MASTER_RST *\/$/;"	m	struct:__anon56
RESET_EXT_STAT20	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT20;           \/*!< (@ 0x40053450) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT21	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT21;           \/*!< (@ 0x40053454) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT22	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT22;           \/*!< (@ 0x40053458) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT23	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT23;           \/*!< (@ 0x4005345C) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT28	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT28;           \/*!< (@ 0x40053470) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT32	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT32;           \/*!< (@ 0x40053480) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT33	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT33;           \/*!< (@ 0x40053484) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT34	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT34;           \/*!< (@ 0x40053488) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT35	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT35;           \/*!< (@ 0x4005348C) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT36	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT36;           \/*!< (@ 0x40053490) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT37	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT37;           \/*!< (@ 0x40053494) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT38	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT38;           \/*!< (@ 0x40053498) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT39	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT39;           \/*!< (@ 0x4005349C) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT4	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT4;            \/*!< (@ 0x40053410) Reset external status register 4 for WWDT_RST *\/$/;"	m	struct:__anon56
RESET_EXT_STAT40	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT40;           \/*!< (@ 0x400534A0) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT41	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT41;           \/*!< (@ 0x400534A4) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT42	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT42;           \/*!< (@ 0x400534A8) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT44	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT44;           \/*!< (@ 0x400534B0) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT45	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT45;           \/*!< (@ 0x400534B4) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT46	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT46;           \/*!< (@ 0x400534B8) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT47	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT47;           \/*!< (@ 0x400534BC) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT48	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT48;           \/*!< (@ 0x400534C0) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT49	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT49;           \/*!< (@ 0x400534C4) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT5	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT5;            \/*!< (@ 0x40053414) Reset external status register 5 for CREG_RST *\/$/;"	m	struct:__anon56
RESET_EXT_STAT50	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT50;           \/*!< (@ 0x400534C8) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT51	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT51;           \/*!< (@ 0x400534CC) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT52	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT52;           \/*!< (@ 0x400534D0) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT53	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT53;           \/*!< (@ 0x400534D4) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT54	inc/lpc18xx.h	/^  __IO uint32_t  RESET_EXT_STAT54;          \/*!< (@ 0x400534D8) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT55	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT55;           \/*!< (@ 0x400534DC) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT8	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT8;            \/*!< (@ 0x40053420) Reset external status register *\/$/;"	m	struct:__anon56
RESET_EXT_STAT9	inc/lpc18xx.h	/^  __IO uint32_t RESET_EXT_STAT9;            \/*!< (@ 0x40053424) Reset external status register *\/$/;"	m	struct:__anon56
RESET_STATUS0	inc/lpc18xx.h	/^  __IO uint32_t RESET_STATUS0;              \/*!< (@ 0x40053110) Reset status register 0 *\/$/;"	m	struct:__anon56
RESET_STATUS1	inc/lpc18xx.h	/^  __IO uint32_t RESET_STATUS1;              \/*!< (@ 0x40053114) Reset status register 1 *\/$/;"	m	struct:__anon56
RESET_STATUS2	inc/lpc18xx.h	/^  __IO uint32_t RESET_STATUS2;              \/*!< (@ 0x40053118) Reset status register 2 *\/$/;"	m	struct:__anon56
RESET_STATUS3	inc/lpc18xx.h	/^  __IO uint32_t RESET_STATUS3;              \/*!< (@ 0x4005311C) Reset status register 3 *\/$/;"	m	struct:__anon56
RESP0	inc/lpc18xx.h	/^  __I  uint32_t RESP0;                      \/*!< (@ 0x40004030) Response Register 0    *\/$/;"	m	struct:__anon25
RESP1	inc/lpc18xx.h	/^  __I  uint32_t RESP1;                      \/*!< (@ 0x40004034) Response Register 1    *\/$/;"	m	struct:__anon25
RESP2	inc/lpc18xx.h	/^  __I  uint32_t RESP2;                      \/*!< (@ 0x40004038) Response Register 2    *\/$/;"	m	struct:__anon25
RESP3	inc/lpc18xx.h	/^  __I  uint32_t RESP3;                      \/*!< (@ 0x4000403C) Response Register 3    *\/$/;"	m	struct:__anon25
RGU_RESET_ACTIVE_STATUS0_BUS_RST_Msk	inc/lpc18xx.h	17071;"	d
RGU_RESET_ACTIVE_STATUS0_BUS_RST_Pos	inc/lpc18xx.h	17070;"	d
RGU_RESET_ACTIVE_STATUS0_CORE_RST_Msk	inc/lpc18xx.h	17061;"	d
RGU_RESET_ACTIVE_STATUS0_CORE_RST_Pos	inc/lpc18xx.h	17060;"	d
RGU_RESET_ACTIVE_STATUS0_CREG_RST_Msk	inc/lpc18xx.h	17069;"	d
RGU_RESET_ACTIVE_STATUS0_CREG_RST_Pos	inc/lpc18xx.h	17068;"	d
RGU_RESET_ACTIVE_STATUS0_DMA_RST_Msk	inc/lpc18xx.h	17085;"	d
RGU_RESET_ACTIVE_STATUS0_DMA_RST_Pos	inc/lpc18xx.h	17084;"	d
RGU_RESET_ACTIVE_STATUS0_EMC_RST_Msk	inc/lpc18xx.h	17089;"	d
RGU_RESET_ACTIVE_STATUS0_EMC_RST_Pos	inc/lpc18xx.h	17088;"	d
RGU_RESET_ACTIVE_STATUS0_ETHERNET_RST_Msk	inc/lpc18xx.h	17091;"	d
RGU_RESET_ACTIVE_STATUS0_ETHERNET_RST_Pos	inc/lpc18xx.h	17090;"	d
RGU_RESET_ACTIVE_STATUS0_GPIO_RST_Msk	inc/lpc18xx.h	17093;"	d
RGU_RESET_ACTIVE_STATUS0_GPIO_RST_Pos	inc/lpc18xx.h	17092;"	d
RGU_RESET_ACTIVE_STATUS0_LCD_RST_Msk	inc/lpc18xx.h	17079;"	d
RGU_RESET_ACTIVE_STATUS0_LCD_RST_Pos	inc/lpc18xx.h	17078;"	d
RGU_RESET_ACTIVE_STATUS0_M3_RST_Msk	inc/lpc18xx.h	17077;"	d
RGU_RESET_ACTIVE_STATUS0_M3_RST_Pos	inc/lpc18xx.h	17076;"	d
RGU_RESET_ACTIVE_STATUS0_MASTER_RST_Msk	inc/lpc18xx.h	17065;"	d
RGU_RESET_ACTIVE_STATUS0_MASTER_RST_Pos	inc/lpc18xx.h	17064;"	d
RGU_RESET_ACTIVE_STATUS0_PERIPH_RST_Msk	inc/lpc18xx.h	17063;"	d
RGU_RESET_ACTIVE_STATUS0_PERIPH_RST_Pos	inc/lpc18xx.h	17062;"	d
RGU_RESET_ACTIVE_STATUS0_PINMUX_RST_Msk	inc/lpc18xx.h	17075;"	d
RGU_RESET_ACTIVE_STATUS0_PINMUX_RST_Pos	inc/lpc18xx.h	17074;"	d
RGU_RESET_ACTIVE_STATUS0_SCU_RST_Msk	inc/lpc18xx.h	17073;"	d
RGU_RESET_ACTIVE_STATUS0_SCU_RST_Pos	inc/lpc18xx.h	17072;"	d
RGU_RESET_ACTIVE_STATUS0_SDIO_RST_Msk	inc/lpc18xx.h	17087;"	d
RGU_RESET_ACTIVE_STATUS0_SDIO_RST_Pos	inc/lpc18xx.h	17086;"	d
RGU_RESET_ACTIVE_STATUS0_USB0_RST_Msk	inc/lpc18xx.h	17081;"	d
RGU_RESET_ACTIVE_STATUS0_USB0_RST_Pos	inc/lpc18xx.h	17080;"	d
RGU_RESET_ACTIVE_STATUS0_USB1_RST_Msk	inc/lpc18xx.h	17083;"	d
RGU_RESET_ACTIVE_STATUS0_USB1_RST_Pos	inc/lpc18xx.h	17082;"	d
RGU_RESET_ACTIVE_STATUS0_WWDT_RST_Msk	inc/lpc18xx.h	17067;"	d
RGU_RESET_ACTIVE_STATUS0_WWDT_RST_Pos	inc/lpc18xx.h	17066;"	d
RGU_RESET_ACTIVE_STATUS1_ADC0_RST_Msk	inc/lpc18xx.h	17113;"	d
RGU_RESET_ACTIVE_STATUS1_ADC0_RST_Pos	inc/lpc18xx.h	17112;"	d
RGU_RESET_ACTIVE_STATUS1_ADC1_RST_Msk	inc/lpc18xx.h	17115;"	d
RGU_RESET_ACTIVE_STATUS1_ADC1_RST_Pos	inc/lpc18xx.h	17114;"	d
RGU_RESET_ACTIVE_STATUS1_CAN0_RST_Msk	inc/lpc18xx.h	17141;"	d
RGU_RESET_ACTIVE_STATUS1_CAN0_RST_Pos	inc/lpc18xx.h	17140;"	d
RGU_RESET_ACTIVE_STATUS1_CAN1_RST_Msk	inc/lpc18xx.h	17139;"	d
RGU_RESET_ACTIVE_STATUS1_CAN1_RST_Pos	inc/lpc18xx.h	17138;"	d
RGU_RESET_ACTIVE_STATUS1_DAC_RST_Msk	inc/lpc18xx.h	17117;"	d
RGU_RESET_ACTIVE_STATUS1_DAC_RST_Pos	inc/lpc18xx.h	17116;"	d
RGU_RESET_ACTIVE_STATUS1_I2C0_RST_Msk	inc/lpc18xx.h	17127;"	d
RGU_RESET_ACTIVE_STATUS1_I2C0_RST_Pos	inc/lpc18xx.h	17126;"	d
RGU_RESET_ACTIVE_STATUS1_I2C1_RST_Msk	inc/lpc18xx.h	17129;"	d
RGU_RESET_ACTIVE_STATUS1_I2C1_RST_Pos	inc/lpc18xx.h	17128;"	d
RGU_RESET_ACTIVE_STATUS1_I2S_RST_Msk	inc/lpc18xx.h	17135;"	d
RGU_RESET_ACTIVE_STATUS1_I2S_RST_Pos	inc/lpc18xx.h	17134;"	d
RGU_RESET_ACTIVE_STATUS1_MOTOCONPWM_RST_Msk	inc/lpc18xx.h	17109;"	d
RGU_RESET_ACTIVE_STATUS1_MOTOCONPWM_RST_Pos	inc/lpc18xx.h	17108;"	d
RGU_RESET_ACTIVE_STATUS1_QEI_RST_Msk	inc/lpc18xx.h	17111;"	d
RGU_RESET_ACTIVE_STATUS1_QEI_RST_Pos	inc/lpc18xx.h	17110;"	d
RGU_RESET_ACTIVE_STATUS1_RITIMER_RST_Msk	inc/lpc18xx.h	17105;"	d
RGU_RESET_ACTIVE_STATUS1_RITIMER_RST_Pos	inc/lpc18xx.h	17104;"	d
RGU_RESET_ACTIVE_STATUS1_SCT_RST_Msk	inc/lpc18xx.h	17107;"	d
RGU_RESET_ACTIVE_STATUS1_SCT_RST_Pos	inc/lpc18xx.h	17106;"	d
RGU_RESET_ACTIVE_STATUS1_SPIFI_RST_Msk	inc/lpc18xx.h	17137;"	d
RGU_RESET_ACTIVE_STATUS1_SPIFI_RST_Pos	inc/lpc18xx.h	17136;"	d
RGU_RESET_ACTIVE_STATUS1_SSP0_RST_Msk	inc/lpc18xx.h	17131;"	d
RGU_RESET_ACTIVE_STATUS1_SSP0_RST_Pos	inc/lpc18xx.h	17130;"	d
RGU_RESET_ACTIVE_STATUS1_SSP1_RST_Msk	inc/lpc18xx.h	17133;"	d
RGU_RESET_ACTIVE_STATUS1_SSP1_RST_Pos	inc/lpc18xx.h	17132;"	d
RGU_RESET_ACTIVE_STATUS1_TIMER0_RST_Msk	inc/lpc18xx.h	17097;"	d
RGU_RESET_ACTIVE_STATUS1_TIMER0_RST_Pos	inc/lpc18xx.h	17096;"	d
RGU_RESET_ACTIVE_STATUS1_TIMER1_RST_Msk	inc/lpc18xx.h	17099;"	d
RGU_RESET_ACTIVE_STATUS1_TIMER1_RST_Pos	inc/lpc18xx.h	17098;"	d
RGU_RESET_ACTIVE_STATUS1_TIMER2_RST_Msk	inc/lpc18xx.h	17101;"	d
RGU_RESET_ACTIVE_STATUS1_TIMER2_RST_Pos	inc/lpc18xx.h	17100;"	d
RGU_RESET_ACTIVE_STATUS1_TIMER3_RST_Msk	inc/lpc18xx.h	17103;"	d
RGU_RESET_ACTIVE_STATUS1_TIMER3_RST_Pos	inc/lpc18xx.h	17102;"	d
RGU_RESET_ACTIVE_STATUS1_UART0_RST_Msk	inc/lpc18xx.h	17119;"	d
RGU_RESET_ACTIVE_STATUS1_UART0_RST_Pos	inc/lpc18xx.h	17118;"	d
RGU_RESET_ACTIVE_STATUS1_UART1_RST_Msk	inc/lpc18xx.h	17121;"	d
RGU_RESET_ACTIVE_STATUS1_UART1_RST_Pos	inc/lpc18xx.h	17120;"	d
RGU_RESET_ACTIVE_STATUS1_UART2_RST_Msk	inc/lpc18xx.h	17123;"	d
RGU_RESET_ACTIVE_STATUS1_UART2_RST_Pos	inc/lpc18xx.h	17122;"	d
RGU_RESET_ACTIVE_STATUS1_UART3_RST_Msk	inc/lpc18xx.h	17125;"	d
RGU_RESET_ACTIVE_STATUS1_UART3_RST_Pos	inc/lpc18xx.h	17124;"	d
RGU_RESET_CTRL0_BUS_RST_Msk	inc/lpc18xx.h	16901;"	d
RGU_RESET_CTRL0_BUS_RST_Pos	inc/lpc18xx.h	16900;"	d
RGU_RESET_CTRL0_CORE_RST_Msk	inc/lpc18xx.h	16891;"	d
RGU_RESET_CTRL0_CORE_RST_Pos	inc/lpc18xx.h	16890;"	d
RGU_RESET_CTRL0_CREG_RST_Msk	inc/lpc18xx.h	16899;"	d
RGU_RESET_CTRL0_CREG_RST_Pos	inc/lpc18xx.h	16898;"	d
RGU_RESET_CTRL0_DMA_RST_Msk	inc/lpc18xx.h	16915;"	d
RGU_RESET_CTRL0_DMA_RST_Pos	inc/lpc18xx.h	16914;"	d
RGU_RESET_CTRL0_EMC_RST_Msk	inc/lpc18xx.h	16919;"	d
RGU_RESET_CTRL0_EMC_RST_Pos	inc/lpc18xx.h	16918;"	d
RGU_RESET_CTRL0_ETHERNET_RST_Msk	inc/lpc18xx.h	16921;"	d
RGU_RESET_CTRL0_ETHERNET_RST_Pos	inc/lpc18xx.h	16920;"	d
RGU_RESET_CTRL0_GPIO_RST_Msk	inc/lpc18xx.h	16923;"	d
RGU_RESET_CTRL0_GPIO_RST_Pos	inc/lpc18xx.h	16922;"	d
RGU_RESET_CTRL0_LCD_RST_Msk	inc/lpc18xx.h	16909;"	d
RGU_RESET_CTRL0_LCD_RST_Pos	inc/lpc18xx.h	16908;"	d
RGU_RESET_CTRL0_M3_RST_Msk	inc/lpc18xx.h	16907;"	d
RGU_RESET_CTRL0_M3_RST_Pos	inc/lpc18xx.h	16906;"	d
RGU_RESET_CTRL0_MASTER_RST_Msk	inc/lpc18xx.h	16895;"	d
RGU_RESET_CTRL0_MASTER_RST_Pos	inc/lpc18xx.h	16894;"	d
RGU_RESET_CTRL0_PERIPH_RST_Msk	inc/lpc18xx.h	16893;"	d
RGU_RESET_CTRL0_PERIPH_RST_Pos	inc/lpc18xx.h	16892;"	d
RGU_RESET_CTRL0_PINMUX_RST_Msk	inc/lpc18xx.h	16905;"	d
RGU_RESET_CTRL0_PINMUX_RST_Pos	inc/lpc18xx.h	16904;"	d
RGU_RESET_CTRL0_SCU_RST_Msk	inc/lpc18xx.h	16903;"	d
RGU_RESET_CTRL0_SCU_RST_Pos	inc/lpc18xx.h	16902;"	d
RGU_RESET_CTRL0_SDIO_RST_Msk	inc/lpc18xx.h	16917;"	d
RGU_RESET_CTRL0_SDIO_RST_Pos	inc/lpc18xx.h	16916;"	d
RGU_RESET_CTRL0_USB0_RST_Msk	inc/lpc18xx.h	16911;"	d
RGU_RESET_CTRL0_USB0_RST_Pos	inc/lpc18xx.h	16910;"	d
RGU_RESET_CTRL0_USB1_RST_Msk	inc/lpc18xx.h	16913;"	d
RGU_RESET_CTRL0_USB1_RST_Pos	inc/lpc18xx.h	16912;"	d
RGU_RESET_CTRL0_WWDT_RST_Msk	inc/lpc18xx.h	16897;"	d
RGU_RESET_CTRL0_WWDT_RST_Pos	inc/lpc18xx.h	16896;"	d
RGU_RESET_CTRL1_ADC0_RST_Msk	inc/lpc18xx.h	16943;"	d
RGU_RESET_CTRL1_ADC0_RST_Pos	inc/lpc18xx.h	16942;"	d
RGU_RESET_CTRL1_ADC1_RST_Msk	inc/lpc18xx.h	16945;"	d
RGU_RESET_CTRL1_ADC1_RST_Pos	inc/lpc18xx.h	16944;"	d
RGU_RESET_CTRL1_CAN0_RST_Msk	inc/lpc18xx.h	16971;"	d
RGU_RESET_CTRL1_CAN0_RST_Pos	inc/lpc18xx.h	16970;"	d
RGU_RESET_CTRL1_CAN1_RST_Msk	inc/lpc18xx.h	16969;"	d
RGU_RESET_CTRL1_CAN1_RST_Pos	inc/lpc18xx.h	16968;"	d
RGU_RESET_CTRL1_DAC_RST_Msk	inc/lpc18xx.h	16947;"	d
RGU_RESET_CTRL1_DAC_RST_Pos	inc/lpc18xx.h	16946;"	d
RGU_RESET_CTRL1_I2C0_RST_Msk	inc/lpc18xx.h	16957;"	d
RGU_RESET_CTRL1_I2C0_RST_Pos	inc/lpc18xx.h	16956;"	d
RGU_RESET_CTRL1_I2C1_RST_Msk	inc/lpc18xx.h	16959;"	d
RGU_RESET_CTRL1_I2C1_RST_Pos	inc/lpc18xx.h	16958;"	d
RGU_RESET_CTRL1_I2S_RST_Msk	inc/lpc18xx.h	16965;"	d
RGU_RESET_CTRL1_I2S_RST_Pos	inc/lpc18xx.h	16964;"	d
RGU_RESET_CTRL1_MOTOCONPWM_RST_Msk	inc/lpc18xx.h	16939;"	d
RGU_RESET_CTRL1_MOTOCONPWM_RST_Pos	inc/lpc18xx.h	16938;"	d
RGU_RESET_CTRL1_QEI_RST_Msk	inc/lpc18xx.h	16941;"	d
RGU_RESET_CTRL1_QEI_RST_Pos	inc/lpc18xx.h	16940;"	d
RGU_RESET_CTRL1_RITIMER_RST_Msk	inc/lpc18xx.h	16935;"	d
RGU_RESET_CTRL1_RITIMER_RST_Pos	inc/lpc18xx.h	16934;"	d
RGU_RESET_CTRL1_SCT_RST_Msk	inc/lpc18xx.h	16937;"	d
RGU_RESET_CTRL1_SCT_RST_Pos	inc/lpc18xx.h	16936;"	d
RGU_RESET_CTRL1_SPIFI_RST_Msk	inc/lpc18xx.h	16967;"	d
RGU_RESET_CTRL1_SPIFI_RST_Pos	inc/lpc18xx.h	16966;"	d
RGU_RESET_CTRL1_SSP0_RST_Msk	inc/lpc18xx.h	16961;"	d
RGU_RESET_CTRL1_SSP0_RST_Pos	inc/lpc18xx.h	16960;"	d
RGU_RESET_CTRL1_SSP1_RST_Msk	inc/lpc18xx.h	16963;"	d
RGU_RESET_CTRL1_SSP1_RST_Pos	inc/lpc18xx.h	16962;"	d
RGU_RESET_CTRL1_TIMER0_RST_Msk	inc/lpc18xx.h	16927;"	d
RGU_RESET_CTRL1_TIMER0_RST_Pos	inc/lpc18xx.h	16926;"	d
RGU_RESET_CTRL1_TIMER1_RST_Msk	inc/lpc18xx.h	16929;"	d
RGU_RESET_CTRL1_TIMER1_RST_Pos	inc/lpc18xx.h	16928;"	d
RGU_RESET_CTRL1_TIMER2_RST_Msk	inc/lpc18xx.h	16931;"	d
RGU_RESET_CTRL1_TIMER2_RST_Pos	inc/lpc18xx.h	16930;"	d
RGU_RESET_CTRL1_TIMER3_RST_Msk	inc/lpc18xx.h	16933;"	d
RGU_RESET_CTRL1_TIMER3_RST_Pos	inc/lpc18xx.h	16932;"	d
RGU_RESET_CTRL1_UART0_RST_Msk	inc/lpc18xx.h	16949;"	d
RGU_RESET_CTRL1_UART0_RST_Pos	inc/lpc18xx.h	16948;"	d
RGU_RESET_CTRL1_UART1_RST_Msk	inc/lpc18xx.h	16951;"	d
RGU_RESET_CTRL1_UART1_RST_Pos	inc/lpc18xx.h	16950;"	d
RGU_RESET_CTRL1_UART2_RST_Msk	inc/lpc18xx.h	16953;"	d
RGU_RESET_CTRL1_UART2_RST_Pos	inc/lpc18xx.h	16952;"	d
RGU_RESET_CTRL1_UART3_RST_Msk	inc/lpc18xx.h	16955;"	d
RGU_RESET_CTRL1_UART3_RST_Pos	inc/lpc18xx.h	16954;"	d
RGU_RESET_EXT_STAT0_BOD_RESET_Msk	inc/lpc18xx.h	17147;"	d
RGU_RESET_EXT_STAT0_BOD_RESET_Pos	inc/lpc18xx.h	17146;"	d
RGU_RESET_EXT_STAT0_EXT_RESET_Msk	inc/lpc18xx.h	17145;"	d
RGU_RESET_EXT_STAT0_EXT_RESET_Pos	inc/lpc18xx.h	17144;"	d
RGU_RESET_EXT_STAT0_WWDT_RESET_Msk	inc/lpc18xx.h	17149;"	d
RGU_RESET_EXT_STAT0_WWDT_RESET_Pos	inc/lpc18xx.h	17148;"	d
RGU_RESET_EXT_STAT13_MASTER_RESET_Msk	inc/lpc18xx.h	17177;"	d
RGU_RESET_EXT_STAT13_MASTER_RESET_Pos	inc/lpc18xx.h	17176;"	d
RGU_RESET_EXT_STAT16_MASTER_RESET_Msk	inc/lpc18xx.h	17181;"	d
RGU_RESET_EXT_STAT16_MASTER_RESET_Pos	inc/lpc18xx.h	17180;"	d
RGU_RESET_EXT_STAT17_MASTER_RESET_Msk	inc/lpc18xx.h	17185;"	d
RGU_RESET_EXT_STAT17_MASTER_RESET_Pos	inc/lpc18xx.h	17184;"	d
RGU_RESET_EXT_STAT18_MASTER_RESET_Msk	inc/lpc18xx.h	17189;"	d
RGU_RESET_EXT_STAT18_MASTER_RESET_Pos	inc/lpc18xx.h	17188;"	d
RGU_RESET_EXT_STAT19_MASTER_RESET_Msk	inc/lpc18xx.h	17193;"	d
RGU_RESET_EXT_STAT19_MASTER_RESET_Pos	inc/lpc18xx.h	17192;"	d
RGU_RESET_EXT_STAT1_CORE_RESET_Msk	inc/lpc18xx.h	17153;"	d
RGU_RESET_EXT_STAT1_CORE_RESET_Pos	inc/lpc18xx.h	17152;"	d
RGU_RESET_EXT_STAT20_MASTER_RESET_Msk	inc/lpc18xx.h	17197;"	d
RGU_RESET_EXT_STAT20_MASTER_RESET_Pos	inc/lpc18xx.h	17196;"	d
RGU_RESET_EXT_STAT21_MASTER_RESET_Msk	inc/lpc18xx.h	17201;"	d
RGU_RESET_EXT_STAT21_MASTER_RESET_Pos	inc/lpc18xx.h	17200;"	d
RGU_RESET_EXT_STAT22_MASTER_RESET_Msk	inc/lpc18xx.h	17205;"	d
RGU_RESET_EXT_STAT22_MASTER_RESET_Pos	inc/lpc18xx.h	17204;"	d
RGU_RESET_EXT_STAT23_MASTER_RESET_Msk	inc/lpc18xx.h	17209;"	d
RGU_RESET_EXT_STAT23_MASTER_RESET_Pos	inc/lpc18xx.h	17208;"	d
RGU_RESET_EXT_STAT28_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17213;"	d
RGU_RESET_EXT_STAT28_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17212;"	d
RGU_RESET_EXT_STAT2_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17157;"	d
RGU_RESET_EXT_STAT2_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17156;"	d
RGU_RESET_EXT_STAT32_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17217;"	d
RGU_RESET_EXT_STAT32_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17216;"	d
RGU_RESET_EXT_STAT33_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17221;"	d
RGU_RESET_EXT_STAT33_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17220;"	d
RGU_RESET_EXT_STAT34_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17225;"	d
RGU_RESET_EXT_STAT34_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17224;"	d
RGU_RESET_EXT_STAT35_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17229;"	d
RGU_RESET_EXT_STAT35_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17228;"	d
RGU_RESET_EXT_STAT36_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17233;"	d
RGU_RESET_EXT_STAT36_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17232;"	d
RGU_RESET_EXT_STAT37_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17237;"	d
RGU_RESET_EXT_STAT37_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17236;"	d
RGU_RESET_EXT_STAT38_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17241;"	d
RGU_RESET_EXT_STAT38_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17240;"	d
RGU_RESET_EXT_STAT39_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17245;"	d
RGU_RESET_EXT_STAT39_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17244;"	d
RGU_RESET_EXT_STAT40_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17249;"	d
RGU_RESET_EXT_STAT40_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17248;"	d
RGU_RESET_EXT_STAT41_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17253;"	d
RGU_RESET_EXT_STAT41_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17252;"	d
RGU_RESET_EXT_STAT42_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17257;"	d
RGU_RESET_EXT_STAT42_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17256;"	d
RGU_RESET_EXT_STAT44_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17261;"	d
RGU_RESET_EXT_STAT44_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17260;"	d
RGU_RESET_EXT_STAT45_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17265;"	d
RGU_RESET_EXT_STAT45_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17264;"	d
RGU_RESET_EXT_STAT46_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17269;"	d
RGU_RESET_EXT_STAT46_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17268;"	d
RGU_RESET_EXT_STAT47_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17273;"	d
RGU_RESET_EXT_STAT47_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17272;"	d
RGU_RESET_EXT_STAT48_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17277;"	d
RGU_RESET_EXT_STAT48_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17276;"	d
RGU_RESET_EXT_STAT49_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17281;"	d
RGU_RESET_EXT_STAT49_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17280;"	d
RGU_RESET_EXT_STAT4_CORE_RESET_Msk	inc/lpc18xx.h	17161;"	d
RGU_RESET_EXT_STAT4_CORE_RESET_Pos	inc/lpc18xx.h	17160;"	d
RGU_RESET_EXT_STAT50_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17285;"	d
RGU_RESET_EXT_STAT50_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17284;"	d
RGU_RESET_EXT_STAT51_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17289;"	d
RGU_RESET_EXT_STAT51_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17288;"	d
RGU_RESET_EXT_STAT52_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17293;"	d
RGU_RESET_EXT_STAT52_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17292;"	d
RGU_RESET_EXT_STAT53_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17297;"	d
RGU_RESET_EXT_STAT53_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17296;"	d
RGU_RESET_EXT_STAT54_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17301;"	d
RGU_RESET_EXT_STAT54_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17300;"	d
RGU_RESET_EXT_STAT55_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17305;"	d
RGU_RESET_EXT_STAT55_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17304;"	d
RGU_RESET_EXT_STAT5_CORE_RESET_Msk	inc/lpc18xx.h	17165;"	d
RGU_RESET_EXT_STAT5_CORE_RESET_Pos	inc/lpc18xx.h	17164;"	d
RGU_RESET_EXT_STAT8_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17169;"	d
RGU_RESET_EXT_STAT8_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17168;"	d
RGU_RESET_EXT_STAT9_PERIPHERAL_RESET_Msk	inc/lpc18xx.h	17173;"	d
RGU_RESET_EXT_STAT9_PERIPHERAL_RESET_Pos	inc/lpc18xx.h	17172;"	d
RGU_RESET_STATUS0_BUS_RST_Msk	inc/lpc18xx.h	16985;"	d
RGU_RESET_STATUS0_BUS_RST_Pos	inc/lpc18xx.h	16984;"	d
RGU_RESET_STATUS0_CORE_RST_Msk	inc/lpc18xx.h	16975;"	d
RGU_RESET_STATUS0_CORE_RST_Pos	inc/lpc18xx.h	16974;"	d
RGU_RESET_STATUS0_CREG_RST_Msk	inc/lpc18xx.h	16983;"	d
RGU_RESET_STATUS0_CREG_RST_Pos	inc/lpc18xx.h	16982;"	d
RGU_RESET_STATUS0_M3_RST_Msk	inc/lpc18xx.h	16989;"	d
RGU_RESET_STATUS0_M3_RST_Pos	inc/lpc18xx.h	16988;"	d
RGU_RESET_STATUS0_MASTER_RST_Msk	inc/lpc18xx.h	16979;"	d
RGU_RESET_STATUS0_MASTER_RST_Pos	inc/lpc18xx.h	16978;"	d
RGU_RESET_STATUS0_PERIPH_RST_Msk	inc/lpc18xx.h	16977;"	d
RGU_RESET_STATUS0_PERIPH_RST_Pos	inc/lpc18xx.h	16976;"	d
RGU_RESET_STATUS0_SCU_RST_Msk	inc/lpc18xx.h	16987;"	d
RGU_RESET_STATUS0_SCU_RST_Pos	inc/lpc18xx.h	16986;"	d
RGU_RESET_STATUS0_WWDT_RST_Msk	inc/lpc18xx.h	16981;"	d
RGU_RESET_STATUS0_WWDT_RST_Pos	inc/lpc18xx.h	16980;"	d
RGU_RESET_STATUS1_DMA_RST_Msk	inc/lpc18xx.h	16999;"	d
RGU_RESET_STATUS1_DMA_RST_Pos	inc/lpc18xx.h	16998;"	d
RGU_RESET_STATUS1_EMC_RST_Msk	inc/lpc18xx.h	17003;"	d
RGU_RESET_STATUS1_EMC_RST_Pos	inc/lpc18xx.h	17002;"	d
RGU_RESET_STATUS1_ETHERNET_RST_Msk	inc/lpc18xx.h	17005;"	d
RGU_RESET_STATUS1_ETHERNET_RST_Pos	inc/lpc18xx.h	17004;"	d
RGU_RESET_STATUS1_GPIO_RST_Msk	inc/lpc18xx.h	17007;"	d
RGU_RESET_STATUS1_GPIO_RST_Pos	inc/lpc18xx.h	17006;"	d
RGU_RESET_STATUS1_LCD_RST_Msk	inc/lpc18xx.h	16993;"	d
RGU_RESET_STATUS1_LCD_RST_Pos	inc/lpc18xx.h	16992;"	d
RGU_RESET_STATUS1_SDIO_RST_Msk	inc/lpc18xx.h	17001;"	d
RGU_RESET_STATUS1_SDIO_RST_Pos	inc/lpc18xx.h	17000;"	d
RGU_RESET_STATUS1_USB0_RST_Msk	inc/lpc18xx.h	16995;"	d
RGU_RESET_STATUS1_USB0_RST_Pos	inc/lpc18xx.h	16994;"	d
RGU_RESET_STATUS1_USB1_RST_Msk	inc/lpc18xx.h	16997;"	d
RGU_RESET_STATUS1_USB1_RST_Pos	inc/lpc18xx.h	16996;"	d
RGU_RESET_STATUS2_ADC0_RST_Msk	inc/lpc18xx.h	17027;"	d
RGU_RESET_STATUS2_ADC0_RST_Pos	inc/lpc18xx.h	17026;"	d
RGU_RESET_STATUS2_ADC1_RST_Msk	inc/lpc18xx.h	17029;"	d
RGU_RESET_STATUS2_ADC1_RST_Pos	inc/lpc18xx.h	17028;"	d
RGU_RESET_STATUS2_DAC_RST_Msk	inc/lpc18xx.h	17031;"	d
RGU_RESET_STATUS2_DAC_RST_Pos	inc/lpc18xx.h	17030;"	d
RGU_RESET_STATUS2_MOTOCONPWM_RST_Msk	inc/lpc18xx.h	17023;"	d
RGU_RESET_STATUS2_MOTOCONPWM_RST_Pos	inc/lpc18xx.h	17022;"	d
RGU_RESET_STATUS2_QEI_RST_Msk	inc/lpc18xx.h	17025;"	d
RGU_RESET_STATUS2_QEI_RST_Pos	inc/lpc18xx.h	17024;"	d
RGU_RESET_STATUS2_RITIMER_RST_Msk	inc/lpc18xx.h	17019;"	d
RGU_RESET_STATUS2_RITIMER_RST_Pos	inc/lpc18xx.h	17018;"	d
RGU_RESET_STATUS2_SCT_RST_Msk	inc/lpc18xx.h	17021;"	d
RGU_RESET_STATUS2_SCT_RST_Pos	inc/lpc18xx.h	17020;"	d
RGU_RESET_STATUS2_TIMER0_RST_Msk	inc/lpc18xx.h	17011;"	d
RGU_RESET_STATUS2_TIMER0_RST_Pos	inc/lpc18xx.h	17010;"	d
RGU_RESET_STATUS2_TIMER1_RST_Msk	inc/lpc18xx.h	17013;"	d
RGU_RESET_STATUS2_TIMER1_RST_Pos	inc/lpc18xx.h	17012;"	d
RGU_RESET_STATUS2_TIMER2_RST_Msk	inc/lpc18xx.h	17015;"	d
RGU_RESET_STATUS2_TIMER2_RST_Pos	inc/lpc18xx.h	17014;"	d
RGU_RESET_STATUS2_TIMER3_RST_Msk	inc/lpc18xx.h	17017;"	d
RGU_RESET_STATUS2_TIMER3_RST_Pos	inc/lpc18xx.h	17016;"	d
RGU_RESET_STATUS2_UART0_RST_Msk	inc/lpc18xx.h	17033;"	d
RGU_RESET_STATUS2_UART0_RST_Pos	inc/lpc18xx.h	17032;"	d
RGU_RESET_STATUS2_UART1_RST_Msk	inc/lpc18xx.h	17035;"	d
RGU_RESET_STATUS2_UART1_RST_Pos	inc/lpc18xx.h	17034;"	d
RGU_RESET_STATUS2_UART2_RST_Msk	inc/lpc18xx.h	17037;"	d
RGU_RESET_STATUS2_UART2_RST_Pos	inc/lpc18xx.h	17036;"	d
RGU_RESET_STATUS2_UART3_RST_Msk	inc/lpc18xx.h	17039;"	d
RGU_RESET_STATUS2_UART3_RST_Pos	inc/lpc18xx.h	17038;"	d
RGU_RESET_STATUS3_CAN0_RST_Msk	inc/lpc18xx.h	17057;"	d
RGU_RESET_STATUS3_CAN0_RST_Pos	inc/lpc18xx.h	17056;"	d
RGU_RESET_STATUS3_CAN1_RST_Msk	inc/lpc18xx.h	17055;"	d
RGU_RESET_STATUS3_CAN1_RST_Pos	inc/lpc18xx.h	17054;"	d
RGU_RESET_STATUS3_I2C0_RST_Msk	inc/lpc18xx.h	17043;"	d
RGU_RESET_STATUS3_I2C0_RST_Pos	inc/lpc18xx.h	17042;"	d
RGU_RESET_STATUS3_I2C1_RST_Msk	inc/lpc18xx.h	17045;"	d
RGU_RESET_STATUS3_I2C1_RST_Pos	inc/lpc18xx.h	17044;"	d
RGU_RESET_STATUS3_I2S_RST_Msk	inc/lpc18xx.h	17051;"	d
RGU_RESET_STATUS3_I2S_RST_Pos	inc/lpc18xx.h	17050;"	d
RGU_RESET_STATUS3_SPIFI_RST_Msk	inc/lpc18xx.h	17053;"	d
RGU_RESET_STATUS3_SPIFI_RST_Pos	inc/lpc18xx.h	17052;"	d
RGU_RESET_STATUS3_SSP0_RST_Msk	inc/lpc18xx.h	17047;"	d
RGU_RESET_STATUS3_SSP0_RST_Pos	inc/lpc18xx.h	17046;"	d
RGU_RESET_STATUS3_SSP1_RST_Msk	inc/lpc18xx.h	17049;"	d
RGU_RESET_STATUS3_SSP1_RST_Pos	inc/lpc18xx.h	17048;"	d
RINTSTS	inc/lpc18xx.h	/^  __IO uint32_t RINTSTS;                    \/*!< (@ 0x40004044) Raw Interrupt Status Register *\/$/;"	m	struct:__anon25
RIS	inc/lpc18xx.h	/^  __I  uint32_t RIS;                        \/*!< (@ 0x400xx018) Raw Interrupt Status Register *\/$/;"	m	struct:__anon66
RISE	inc/lpc18xx.h	/^  __IO uint32_t  RISE;                      \/*!< (@ 0x4008701C) Pin Interrupt Rising Edge register *\/$/;"	m	struct:__anon69
RITIMER_COMPVAL_RICOMP_Msk	inc/lpc18xx.h	25189;"	d
RITIMER_COMPVAL_RICOMP_Pos	inc/lpc18xx.h	25188;"	d
RITIMER_COUNTER_RICOUNTER_Msk	inc/lpc18xx.h	25207;"	d
RITIMER_COUNTER_RICOUNTER_Pos	inc/lpc18xx.h	25206;"	d
RITIMER_CTRL_RITENBR_Msk	inc/lpc18xx.h	25201;"	d
RITIMER_CTRL_RITENBR_Pos	inc/lpc18xx.h	25200;"	d
RITIMER_CTRL_RITENCLR_Msk	inc/lpc18xx.h	25199;"	d
RITIMER_CTRL_RITENCLR_Pos	inc/lpc18xx.h	25198;"	d
RITIMER_CTRL_RITEN_Msk	inc/lpc18xx.h	25203;"	d
RITIMER_CTRL_RITEN_Pos	inc/lpc18xx.h	25202;"	d
RITIMER_CTRL_RITINT_Msk	inc/lpc18xx.h	25197;"	d
RITIMER_CTRL_RITINT_Pos	inc/lpc18xx.h	25196;"	d
RITIMER_IRQn	inc/lpc18xx.h	/^  RITIMER_IRQn                      = 11,   \/*!<  11  RITIMER                          *\/$/;"	e	enum:__anon1
RITIMER_MASK_RIMASK_Msk	inc/lpc18xx.h	25193;"	d
RITIMER_MASK_RIMASK_Pos	inc/lpc18xx.h	25192;"	d
RM	Makefile	/^RM:=rm$/;"	m
RNR	inc/core_cm3.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon97
ROOT_DIR_SIZE	inc/mscuser.h	22;"	d
RS485ADRMATCH	inc/lpc18xx.h	/^  __IO uint32_t RS485ADRMATCH;              \/*!< (@ 0x40082050) RS-485\/EIA-485 address match. Contains the address match value for RS-485\/EIA-485 mode. *\/$/;"	m	struct:__anon62
RS485ADRMATCH	inc/lpc18xx.h	/^  __IO uint32_t RS485ADRMATCH;              \/*!< (@ 0x400xx050) RS-485\/EIA-485 address match. Contains the address match value for RS-485\/EIA-485 mode. *\/$/;"	m	struct:__anon58
RS485CTRL	inc/lpc18xx.h	/^  __IO uint32_t RS485CTRL;                  \/*!< (@ 0x4008204C) RS-485\/EIA-485 Control. Contains controls to configure various aspects of RS-485\/EIA-485 modes. *\/$/;"	m	struct:__anon62
RS485CTRL	inc/lpc18xx.h	/^  __IO uint32_t RS485CTRL;                  \/*!< (@ 0x400xx04C) RS-485\/EIA-485 Control. Contains controls to configure various aspects of RS-485\/EIA-485 modes. *\/$/;"	m	struct:__anon58
RS485DLY	inc/lpc18xx.h	/^  __IO uint32_t RS485DLY;                   \/*!< (@ 0x40082054) RS-485\/EIA-485 direction control delay. *\/$/;"	m	struct:__anon62
RS485DLY	inc/lpc18xx.h	/^  __IO uint32_t RS485DLY;                   \/*!< (@ 0x400xx054) RS-485\/EIA-485 direction control delay. *\/$/;"	m	struct:__anon58
RSERVED1	inc/core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon91
RST_N	inc/lpc18xx.h	/^  __IO uint32_t RST_N;                      \/*!< (@ 0x40004078) Hardware Reset         *\/$/;"	m	struct:__anon25
RTC_ADOM_DOM_Msk	inc/lpc18xx.h	15610;"	d
RTC_ADOM_DOM_Pos	inc/lpc18xx.h	15609;"	d
RTC_ADOW_DOW_Msk	inc/lpc18xx.h	15614;"	d
RTC_ADOW_DOW_Pos	inc/lpc18xx.h	15613;"	d
RTC_ADOY_DOY_Msk	inc/lpc18xx.h	15618;"	d
RTC_ADOY_DOY_Pos	inc/lpc18xx.h	15617;"	d
RTC_AHRS_HOURS_Msk	inc/lpc18xx.h	15606;"	d
RTC_AHRS_HOURS_Pos	inc/lpc18xx.h	15605;"	d
RTC_AMIN_MINUTES_Msk	inc/lpc18xx.h	15602;"	d
RTC_AMIN_MINUTES_Pos	inc/lpc18xx.h	15601;"	d
RTC_AMON_MONTH_Msk	inc/lpc18xx.h	15622;"	d
RTC_AMON_MONTH_Pos	inc/lpc18xx.h	15621;"	d
RTC_AMR_AMRDOM_Msk	inc/lpc18xx.h	15526;"	d
RTC_AMR_AMRDOM_Pos	inc/lpc18xx.h	15525;"	d
RTC_AMR_AMRDOW_Msk	inc/lpc18xx.h	15528;"	d
RTC_AMR_AMRDOW_Pos	inc/lpc18xx.h	15527;"	d
RTC_AMR_AMRDOY_Msk	inc/lpc18xx.h	15530;"	d
RTC_AMR_AMRDOY_Pos	inc/lpc18xx.h	15529;"	d
RTC_AMR_AMRHOUR_Msk	inc/lpc18xx.h	15524;"	d
RTC_AMR_AMRHOUR_Pos	inc/lpc18xx.h	15523;"	d
RTC_AMR_AMRMIN_Msk	inc/lpc18xx.h	15522;"	d
RTC_AMR_AMRMIN_Pos	inc/lpc18xx.h	15521;"	d
RTC_AMR_AMRMON_Msk	inc/lpc18xx.h	15532;"	d
RTC_AMR_AMRMON_Pos	inc/lpc18xx.h	15531;"	d
RTC_AMR_AMRSEC_Msk	inc/lpc18xx.h	15520;"	d
RTC_AMR_AMRSEC_Pos	inc/lpc18xx.h	15519;"	d
RTC_AMR_AMRYEAR_Msk	inc/lpc18xx.h	15534;"	d
RTC_AMR_AMRYEAR_Pos	inc/lpc18xx.h	15533;"	d
RTC_ASEC_SECONDS_Msk	inc/lpc18xx.h	15598;"	d
RTC_ASEC_SECONDS_Pos	inc/lpc18xx.h	15597;"	d
RTC_AYRS_YEAR_Msk	inc/lpc18xx.h	15626;"	d
RTC_AYRS_YEAR_Pos	inc/lpc18xx.h	15625;"	d
RTC_CALIBRATION_CALDIR_Msk	inc/lpc18xx.h	15594;"	d
RTC_CALIBRATION_CALDIR_Pos	inc/lpc18xx.h	15593;"	d
RTC_CALIBRATION_CALVAL_Msk	inc/lpc18xx.h	15592;"	d
RTC_CALIBRATION_CALVAL_Pos	inc/lpc18xx.h	15591;"	d
RTC_CCR_CCALEN_Msk	inc/lpc18xx.h	15498;"	d
RTC_CCR_CCALEN_Pos	inc/lpc18xx.h	15497;"	d
RTC_CCR_CLKEN_Msk	inc/lpc18xx.h	15494;"	d
RTC_CCR_CLKEN_Pos	inc/lpc18xx.h	15493;"	d
RTC_CCR_CTCRST_Msk	inc/lpc18xx.h	15496;"	d
RTC_CCR_CTCRST_Pos	inc/lpc18xx.h	15495;"	d
RTC_CIIR_IMDOM_Msk	inc/lpc18xx.h	15508;"	d
RTC_CIIR_IMDOM_Pos	inc/lpc18xx.h	15507;"	d
RTC_CIIR_IMDOW_Msk	inc/lpc18xx.h	15510;"	d
RTC_CIIR_IMDOW_Pos	inc/lpc18xx.h	15509;"	d
RTC_CIIR_IMDOY_Msk	inc/lpc18xx.h	15512;"	d
RTC_CIIR_IMDOY_Pos	inc/lpc18xx.h	15511;"	d
RTC_CIIR_IMHOUR_Msk	inc/lpc18xx.h	15506;"	d
RTC_CIIR_IMHOUR_Pos	inc/lpc18xx.h	15505;"	d
RTC_CIIR_IMMIN_Msk	inc/lpc18xx.h	15504;"	d
RTC_CIIR_IMMIN_Pos	inc/lpc18xx.h	15503;"	d
RTC_CIIR_IMMON_Msk	inc/lpc18xx.h	15514;"	d
RTC_CIIR_IMMON_Pos	inc/lpc18xx.h	15513;"	d
RTC_CIIR_IMSEC_Msk	inc/lpc18xx.h	15502;"	d
RTC_CIIR_IMSEC_Pos	inc/lpc18xx.h	15501;"	d
RTC_CIIR_IMYEAR_Msk	inc/lpc18xx.h	15516;"	d
RTC_CIIR_IMYEAR_Pos	inc/lpc18xx.h	15515;"	d
RTC_CTIME0_DOW_Msk	inc/lpc18xx.h	15544;"	d
RTC_CTIME0_DOW_Pos	inc/lpc18xx.h	15543;"	d
RTC_CTIME0_HOURS_Msk	inc/lpc18xx.h	15542;"	d
RTC_CTIME0_HOURS_Pos	inc/lpc18xx.h	15541;"	d
RTC_CTIME0_MINUTES_Msk	inc/lpc18xx.h	15540;"	d
RTC_CTIME0_MINUTES_Pos	inc/lpc18xx.h	15539;"	d
RTC_CTIME0_SECONDS_Msk	inc/lpc18xx.h	15538;"	d
RTC_CTIME0_SECONDS_Pos	inc/lpc18xx.h	15537;"	d
RTC_CTIME1_DOM_Msk	inc/lpc18xx.h	15548;"	d
RTC_CTIME1_DOM_Pos	inc/lpc18xx.h	15547;"	d
RTC_CTIME1_MONTH_Msk	inc/lpc18xx.h	15550;"	d
RTC_CTIME1_MONTH_Pos	inc/lpc18xx.h	15549;"	d
RTC_CTIME1_YEAR_Msk	inc/lpc18xx.h	15552;"	d
RTC_CTIME1_YEAR_Pos	inc/lpc18xx.h	15551;"	d
RTC_CTIME2_DOY_Msk	inc/lpc18xx.h	15556;"	d
RTC_CTIME2_DOY_Pos	inc/lpc18xx.h	15555;"	d
RTC_DOM_DOM_Msk	inc/lpc18xx.h	15572;"	d
RTC_DOM_DOM_Pos	inc/lpc18xx.h	15571;"	d
RTC_DOW_DOW_Msk	inc/lpc18xx.h	15576;"	d
RTC_DOW_DOW_Pos	inc/lpc18xx.h	15575;"	d
RTC_DOY_DOY_Msk	inc/lpc18xx.h	15580;"	d
RTC_DOY_DOY_Pos	inc/lpc18xx.h	15579;"	d
RTC_ERIn	inc/lpc18xx.h	/^  RTC_ERIn                          = 5,$/;"	e	enum:__anon2
RTC_HRS_HOURS_Msk	inc/lpc18xx.h	15568;"	d
RTC_HRS_HOURS_Pos	inc/lpc18xx.h	15567;"	d
RTC_ILR_RTCALF_Msk	inc/lpc18xx.h	15490;"	d
RTC_ILR_RTCALF_Pos	inc/lpc18xx.h	15489;"	d
RTC_ILR_RTCCIF_Msk	inc/lpc18xx.h	15488;"	d
RTC_ILR_RTCCIF_Pos	inc/lpc18xx.h	15487;"	d
RTC_IRQn	inc/lpc18xx.h	/^  RTC_IRQn                          = 47,   \/*!<  47  RTC                              *\/$/;"	e	enum:__anon1
RTC_MIN_MINUTES_Msk	inc/lpc18xx.h	15564;"	d
RTC_MIN_MINUTES_Pos	inc/lpc18xx.h	15563;"	d
RTC_MONTH_MONTH_Msk	inc/lpc18xx.h	15584;"	d
RTC_MONTH_MONTH_Pos	inc/lpc18xx.h	15583;"	d
RTC_SEC_SECONDS_Msk	inc/lpc18xx.h	15560;"	d
RTC_SEC_SECONDS_Pos	inc/lpc18xx.h	15559;"	d
RTC_YEAR_YEAR_Msk	inc/lpc18xx.h	15588;"	d
RTC_YEAR_YEAR_Pos	inc/lpc18xx.h	15587;"	d
RXBITRATE	inc/lpc18xx.h	/^  __IO uint32_t RXBITRATE;                  \/*!< (@ 0x400Ax02C) I2S Receive bit rate divider. This register determines the I2S receive bit rate by specifying the value to divide RX_MCLK by in order to produce the receive bit clock. *\/$/;"	m	struct:__anon73
RXFIFO	inc/lpc18xx.h	/^  __I  uint32_t RXFIFO;                     \/*!< (@ 0x400Ax00C) I2S Receive FIFO. Access register for the 8 x 32-bit receiver FIFO. *\/$/;"	m	struct:__anon73
RXMODE	inc/lpc18xx.h	/^  __IO uint32_t RXMODE;                     \/*!< (@ 0x400Ax034) I2S Receive mode control. *\/$/;"	m	struct:__anon73
RXRATE	inc/lpc18xx.h	/^  __IO uint32_t RXRATE;                     \/*!< (@ 0x400Ax024) I2S Receive MCLK divider. This register determines the I2S RX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK. *\/$/;"	m	struct:__anon73
Recipient	inc/usb.h	/^    uint8_t Recipient : 5;$/;"	m	struct:_REQUEST_TYPE::_BM
RegBaseEntity	inc/lpc18xx_cgu.h	/^	uint8_t RegBaseEntity;						\/**< Base register address 		*\/$/;"	m	struct:__anon120
RegBranchOffset	inc/lpc18xx_cgu.h	/^	uint16_t RegBranchOffset;					\/**< Branch register offset		*\/$/;"	m	struct:__anon120
Reserved	inc/lpc18xx_timer.h	/^	uint8_t Reserved[2];$/;"	m	struct:__anon106
Reserved	inc/lpc18xx_timer.h	/^	uint8_t Reserved[3];		\/**< Reserved *\/$/;"	m	struct:__anon105
Reserved	inc/lpc18xx_timer.h	/^	uint8_t Reserved[3];	\/** Reserved *\/$/;"	m	struct:__anon107
ResetOnMatch	inc/lpc18xx_timer.h	/^	uint8_t ResetOnMatch;	\/**< Reset On match, should be:$/;"	m	struct:__anon107
Reset_IRQn	inc/lpc18xx.h	/^  Reset_IRQn                        = -15,  \/*!<   1  Reset Vector, invoked on Power up and warm reset *\/$/;"	e	enum:__anon1
RisingEdge	inc/lpc18xx_timer.h	/^	uint8_t RisingEdge;		\/**< caption rising edge, should be:$/;"	m	struct:__anon108
SCB	inc/core_cm3.h	842;"	d
SCB_AIRCR_ENDIANESS_Msk	inc/core_cm3.h	380;"	d
SCB_AIRCR_ENDIANESS_Pos	inc/core_cm3.h	379;"	d
SCB_AIRCR_PRIGROUP_Msk	inc/core_cm3.h	383;"	d
SCB_AIRCR_PRIGROUP_Pos	inc/core_cm3.h	382;"	d
SCB_AIRCR_SYSRESETREQ_Msk	inc/core_cm3.h	386;"	d
SCB_AIRCR_SYSRESETREQ_Pos	inc/core_cm3.h	385;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	inc/core_cm3.h	389;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	inc/core_cm3.h	388;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	inc/core_cm3.h	377;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	inc/core_cm3.h	376;"	d
SCB_AIRCR_VECTKEY_Msk	inc/core_cm3.h	374;"	d
SCB_AIRCR_VECTKEY_Pos	inc/core_cm3.h	373;"	d
SCB_AIRCR_VECTRESET_Msk	inc/core_cm3.h	392;"	d
SCB_AIRCR_VECTRESET_Pos	inc/core_cm3.h	391;"	d
SCB_BASE	inc/core_cm3.h	839;"	d
SCB_CCR_BFHFNMIGN_Msk	inc/core_cm3.h	409;"	d
SCB_CCR_BFHFNMIGN_Pos	inc/core_cm3.h	408;"	d
SCB_CCR_DIV_0_TRP_Msk	inc/core_cm3.h	412;"	d
SCB_CCR_DIV_0_TRP_Pos	inc/core_cm3.h	411;"	d
SCB_CCR_NONBASETHRDENA_Msk	inc/core_cm3.h	421;"	d
SCB_CCR_NONBASETHRDENA_Pos	inc/core_cm3.h	420;"	d
SCB_CCR_STKALIGN_Msk	inc/core_cm3.h	406;"	d
SCB_CCR_STKALIGN_Pos	inc/core_cm3.h	405;"	d
SCB_CCR_UNALIGN_TRP_Msk	inc/core_cm3.h	415;"	d
SCB_CCR_UNALIGN_TRP_Pos	inc/core_cm3.h	414;"	d
SCB_CCR_USERSETMPEND_Msk	inc/core_cm3.h	418;"	d
SCB_CCR_USERSETMPEND_Pos	inc/core_cm3.h	417;"	d
SCB_CFSR_BUSFAULTSR_Msk	inc/core_cm3.h	471;"	d
SCB_CFSR_BUSFAULTSR_Pos	inc/core_cm3.h	470;"	d
SCB_CFSR_MEMFAULTSR_Msk	inc/core_cm3.h	474;"	d
SCB_CFSR_MEMFAULTSR_Pos	inc/core_cm3.h	473;"	d
SCB_CFSR_USGFAULTSR_Msk	inc/core_cm3.h	468;"	d
SCB_CFSR_USGFAULTSR_Pos	inc/core_cm3.h	467;"	d
SCB_CPUID_ARCHITECTURE_Msk	inc/core_cm3.h	329;"	d
SCB_CPUID_ARCHITECTURE_Pos	inc/core_cm3.h	328;"	d
SCB_CPUID_IMPLEMENTER_Msk	inc/core_cm3.h	323;"	d
SCB_CPUID_IMPLEMENTER_Pos	inc/core_cm3.h	322;"	d
SCB_CPUID_PARTNO_Msk	inc/core_cm3.h	332;"	d
SCB_CPUID_PARTNO_Pos	inc/core_cm3.h	331;"	d
SCB_CPUID_REVISION_Msk	inc/core_cm3.h	335;"	d
SCB_CPUID_REVISION_Pos	inc/core_cm3.h	334;"	d
SCB_CPUID_VARIANT_Msk	inc/core_cm3.h	326;"	d
SCB_CPUID_VARIANT_Pos	inc/core_cm3.h	325;"	d
SCB_DFSR_BKPT_Msk	inc/core_cm3.h	497;"	d
SCB_DFSR_BKPT_Pos	inc/core_cm3.h	496;"	d
SCB_DFSR_DWTTRAP_Msk	inc/core_cm3.h	494;"	d
SCB_DFSR_DWTTRAP_Pos	inc/core_cm3.h	493;"	d
SCB_DFSR_EXTERNAL_Msk	inc/core_cm3.h	488;"	d
SCB_DFSR_EXTERNAL_Pos	inc/core_cm3.h	487;"	d
SCB_DFSR_HALTED_Msk	inc/core_cm3.h	500;"	d
SCB_DFSR_HALTED_Pos	inc/core_cm3.h	499;"	d
SCB_DFSR_VCATCH_Msk	inc/core_cm3.h	491;"	d
SCB_DFSR_VCATCH_Pos	inc/core_cm3.h	490;"	d
SCB_HFSR_DEBUGEVT_Msk	inc/core_cm3.h	478;"	d
SCB_HFSR_DEBUGEVT_Pos	inc/core_cm3.h	477;"	d
SCB_HFSR_FORCED_Msk	inc/core_cm3.h	481;"	d
SCB_HFSR_FORCED_Pos	inc/core_cm3.h	480;"	d
SCB_HFSR_VECTTBL_Msk	inc/core_cm3.h	484;"	d
SCB_HFSR_VECTTBL_Pos	inc/core_cm3.h	483;"	d
SCB_ICSR_ISRPENDING_Msk	inc/core_cm3.h	357;"	d
SCB_ICSR_ISRPENDING_Pos	inc/core_cm3.h	356;"	d
SCB_ICSR_ISRPREEMPT_Msk	inc/core_cm3.h	354;"	d
SCB_ICSR_ISRPREEMPT_Pos	inc/core_cm3.h	353;"	d
SCB_ICSR_NMIPENDSET_Msk	inc/core_cm3.h	339;"	d
SCB_ICSR_NMIPENDSET_Pos	inc/core_cm3.h	338;"	d
SCB_ICSR_PENDSTCLR_Msk	inc/core_cm3.h	351;"	d
SCB_ICSR_PENDSTCLR_Pos	inc/core_cm3.h	350;"	d
SCB_ICSR_PENDSTSET_Msk	inc/core_cm3.h	348;"	d
SCB_ICSR_PENDSTSET_Pos	inc/core_cm3.h	347;"	d
SCB_ICSR_PENDSVCLR_Msk	inc/core_cm3.h	345;"	d
SCB_ICSR_PENDSVCLR_Pos	inc/core_cm3.h	344;"	d
SCB_ICSR_PENDSVSET_Msk	inc/core_cm3.h	342;"	d
SCB_ICSR_PENDSVSET_Pos	inc/core_cm3.h	341;"	d
SCB_ICSR_RETTOBASE_Msk	inc/core_cm3.h	363;"	d
SCB_ICSR_RETTOBASE_Pos	inc/core_cm3.h	362;"	d
SCB_ICSR_VECTACTIVE_Msk	inc/core_cm3.h	366;"	d
SCB_ICSR_VECTACTIVE_Pos	inc/core_cm3.h	365;"	d
SCB_ICSR_VECTPENDING_Msk	inc/core_cm3.h	360;"	d
SCB_ICSR_VECTPENDING_Pos	inc/core_cm3.h	359;"	d
SCB_SCR_SEVONPEND_Msk	inc/core_cm3.h	396;"	d
SCB_SCR_SEVONPEND_Pos	inc/core_cm3.h	395;"	d
SCB_SCR_SLEEPDEEP_Msk	inc/core_cm3.h	399;"	d
SCB_SCR_SLEEPDEEP_Pos	inc/core_cm3.h	398;"	d
SCB_SCR_SLEEPONEXIT_Msk	inc/core_cm3.h	402;"	d
SCB_SCR_SLEEPONEXIT_Pos	inc/core_cm3.h	401;"	d
SCB_SHCSR_BUSFAULTACT_Msk	inc/core_cm3.h	461;"	d
SCB_SHCSR_BUSFAULTACT_Pos	inc/core_cm3.h	460;"	d
SCB_SHCSR_BUSFAULTENA_Msk	inc/core_cm3.h	428;"	d
SCB_SHCSR_BUSFAULTENA_Pos	inc/core_cm3.h	427;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	inc/core_cm3.h	437;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	inc/core_cm3.h	436;"	d
SCB_SHCSR_MEMFAULTACT_Msk	inc/core_cm3.h	464;"	d
SCB_SHCSR_MEMFAULTACT_Pos	inc/core_cm3.h	463;"	d
SCB_SHCSR_MEMFAULTENA_Msk	inc/core_cm3.h	431;"	d
SCB_SHCSR_MEMFAULTENA_Pos	inc/core_cm3.h	430;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	inc/core_cm3.h	440;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	inc/core_cm3.h	439;"	d
SCB_SHCSR_MONITORACT_Msk	inc/core_cm3.h	452;"	d
SCB_SHCSR_MONITORACT_Pos	inc/core_cm3.h	451;"	d
SCB_SHCSR_PENDSVACT_Msk	inc/core_cm3.h	449;"	d
SCB_SHCSR_PENDSVACT_Pos	inc/core_cm3.h	448;"	d
SCB_SHCSR_SVCALLACT_Msk	inc/core_cm3.h	455;"	d
SCB_SHCSR_SVCALLACT_Pos	inc/core_cm3.h	454;"	d
SCB_SHCSR_SVCALLPENDED_Msk	inc/core_cm3.h	434;"	d
SCB_SHCSR_SVCALLPENDED_Pos	inc/core_cm3.h	433;"	d
SCB_SHCSR_SYSTICKACT_Msk	inc/core_cm3.h	446;"	d
SCB_SHCSR_SYSTICKACT_Pos	inc/core_cm3.h	445;"	d
SCB_SHCSR_USGFAULTACT_Msk	inc/core_cm3.h	458;"	d
SCB_SHCSR_USGFAULTACT_Pos	inc/core_cm3.h	457;"	d
SCB_SHCSR_USGFAULTENA_Msk	inc/core_cm3.h	425;"	d
SCB_SHCSR_USGFAULTENA_Pos	inc/core_cm3.h	424;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	inc/core_cm3.h	443;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	inc/core_cm3.h	442;"	d
SCB_Type	inc/core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon92
SCB_VTOR_TBLOFF_Msk	inc/core_cm3.h	370;"	d
SCB_VTOR_TBLOFF_Pos	inc/core_cm3.h	369;"	d
SCICTRL	inc/lpc18xx.h	/^  __IO uint32_t SCICTRL;                    \/*!< (@ 0x400xx048) Smart card interface control register *\/$/;"	m	struct:__anon58
SCLH	inc/lpc18xx.h	/^  __IO uint32_t SCLH;                       \/*!< (@ 0x400xx010) SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock. *\/$/;"	m	struct:__anon72
SCLL	inc/lpc18xx.h	/^  __IO uint32_t SCLL;                       \/*!< (@ 0x400xx014) SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. SCLL and SCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode. *\/$/;"	m	struct:__anon72
SCR	inc/core_cm3.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon92
SCR	inc/lpc18xx.h	/^  __IO uint32_t SCR;                        \/*!< (@ 0x4008201C) Scratch Pad Register. 8-bit temporary storage for software. *\/$/;"	m	struct:__anon62
SCR	inc/lpc18xx.h	/^  __IO uint32_t SCR;                        \/*!< (@ 0x400xx01C) Scratch Pad Register. Eight-bit temporary storage for software. *\/$/;"	m	struct:__anon58
SCSI_FORMAT_UNIT	inc/msc.h	94;"	d
SCSI_INQUIRY	inc/msc.h	95;"	d
SCSI_MEDIA_REMOVAL	inc/msc.h	99;"	d
SCSI_MODE_SELECT10	inc/msc.h	107;"	d
SCSI_MODE_SELECT6	inc/msc.h	96;"	d
SCSI_MODE_SENSE10	inc/msc.h	108;"	d
SCSI_MODE_SENSE6	inc/msc.h	97;"	d
SCSI_READ10	inc/msc.h	102;"	d
SCSI_READ12	inc/msc.h	105;"	d
SCSI_READ_CAPACITY	inc/msc.h	101;"	d
SCSI_READ_FORMAT_CAPACITIES	inc/msc.h	100;"	d
SCSI_REQUEST_SENSE	inc/msc.h	93;"	d
SCSI_START_STOP_UNIT	inc/msc.h	98;"	d
SCSI_TEST_UNIT_READY	inc/msc.h	92;"	d
SCSI_VERIFY10	inc/msc.h	104;"	d
SCSI_WRITE10	inc/msc.h	103;"	d
SCSI_WRITE12	inc/msc.h	106;"	d
SCS_BASE	inc/core_cm3.h	834;"	d
SCT_CAP0_CAPn_H_Msk	inc/lpc18xx.h	2472;"	d
SCT_CAP0_CAPn_H_Pos	inc/lpc18xx.h	2471;"	d
SCT_CAP0_CAPn_L_Msk	inc/lpc18xx.h	2470;"	d
SCT_CAP0_CAPn_L_Pos	inc/lpc18xx.h	2469;"	d
SCT_CAP10_CAPn_H_Msk	inc/lpc18xx.h	2586;"	d
SCT_CAP10_CAPn_H_Pos	inc/lpc18xx.h	2585;"	d
SCT_CAP10_CAPn_L_Msk	inc/lpc18xx.h	2584;"	d
SCT_CAP10_CAPn_L_Pos	inc/lpc18xx.h	2583;"	d
SCT_CAP11_CAPn_H_Msk	inc/lpc18xx.h	2598;"	d
SCT_CAP11_CAPn_H_Pos	inc/lpc18xx.h	2597;"	d
SCT_CAP11_CAPn_L_Msk	inc/lpc18xx.h	2596;"	d
SCT_CAP11_CAPn_L_Pos	inc/lpc18xx.h	2595;"	d
SCT_CAP12_CAPn_H_Msk	inc/lpc18xx.h	2616;"	d
SCT_CAP12_CAPn_H_Pos	inc/lpc18xx.h	2615;"	d
SCT_CAP12_CAPn_L_Msk	inc/lpc18xx.h	2614;"	d
SCT_CAP12_CAPn_L_Pos	inc/lpc18xx.h	2613;"	d
SCT_CAP13_CAPn_H_Msk	inc/lpc18xx.h	2622;"	d
SCT_CAP13_CAPn_H_Pos	inc/lpc18xx.h	2621;"	d
SCT_CAP13_CAPn_L_Msk	inc/lpc18xx.h	2620;"	d
SCT_CAP13_CAPn_L_Pos	inc/lpc18xx.h	2619;"	d
SCT_CAP14_CAPn_H_Msk	inc/lpc18xx.h	2640;"	d
SCT_CAP14_CAPn_H_Pos	inc/lpc18xx.h	2639;"	d
SCT_CAP14_CAPn_L_Msk	inc/lpc18xx.h	2638;"	d
SCT_CAP14_CAPn_L_Pos	inc/lpc18xx.h	2637;"	d
SCT_CAP15_CAPn_H_Msk	inc/lpc18xx.h	2652;"	d
SCT_CAP15_CAPn_H_Pos	inc/lpc18xx.h	2651;"	d
SCT_CAP15_CAPn_L_Msk	inc/lpc18xx.h	2650;"	d
SCT_CAP15_CAPn_L_Pos	inc/lpc18xx.h	2649;"	d
SCT_CAP1_CAPn_H_Msk	inc/lpc18xx.h	2484;"	d
SCT_CAP1_CAPn_H_Pos	inc/lpc18xx.h	2483;"	d
SCT_CAP1_CAPn_L_Msk	inc/lpc18xx.h	2482;"	d
SCT_CAP1_CAPn_L_Pos	inc/lpc18xx.h	2481;"	d
SCT_CAP2_CAPn_H_Msk	inc/lpc18xx.h	2496;"	d
SCT_CAP2_CAPn_H_Pos	inc/lpc18xx.h	2495;"	d
SCT_CAP2_CAPn_L_Msk	inc/lpc18xx.h	2494;"	d
SCT_CAP2_CAPn_L_Pos	inc/lpc18xx.h	2493;"	d
SCT_CAP3_CAPn_H_Msk	inc/lpc18xx.h	2502;"	d
SCT_CAP3_CAPn_H_Pos	inc/lpc18xx.h	2501;"	d
SCT_CAP3_CAPn_L_Msk	inc/lpc18xx.h	2500;"	d
SCT_CAP3_CAPn_L_Pos	inc/lpc18xx.h	2499;"	d
SCT_CAP4_CAPn_H_Msk	inc/lpc18xx.h	2520;"	d
SCT_CAP4_CAPn_H_Pos	inc/lpc18xx.h	2519;"	d
SCT_CAP4_CAPn_L_Msk	inc/lpc18xx.h	2518;"	d
SCT_CAP4_CAPn_L_Pos	inc/lpc18xx.h	2517;"	d
SCT_CAP5_CAPn_H_Msk	inc/lpc18xx.h	2532;"	d
SCT_CAP5_CAPn_H_Pos	inc/lpc18xx.h	2531;"	d
SCT_CAP5_CAPn_L_Msk	inc/lpc18xx.h	2530;"	d
SCT_CAP5_CAPn_L_Pos	inc/lpc18xx.h	2529;"	d
SCT_CAP6_CAPn_H_Msk	inc/lpc18xx.h	2544;"	d
SCT_CAP6_CAPn_H_Pos	inc/lpc18xx.h	2543;"	d
SCT_CAP6_CAPn_L_Msk	inc/lpc18xx.h	2542;"	d
SCT_CAP6_CAPn_L_Pos	inc/lpc18xx.h	2541;"	d
SCT_CAP7_CAPn_H_Msk	inc/lpc18xx.h	2550;"	d
SCT_CAP7_CAPn_H_Pos	inc/lpc18xx.h	2549;"	d
SCT_CAP7_CAPn_L_Msk	inc/lpc18xx.h	2548;"	d
SCT_CAP7_CAPn_L_Pos	inc/lpc18xx.h	2547;"	d
SCT_CAP8_CAPn_H_Msk	inc/lpc18xx.h	2562;"	d
SCT_CAP8_CAPn_H_Pos	inc/lpc18xx.h	2561;"	d
SCT_CAP8_CAPn_L_Msk	inc/lpc18xx.h	2560;"	d
SCT_CAP8_CAPn_L_Pos	inc/lpc18xx.h	2559;"	d
SCT_CAP9_CAPn_H_Msk	inc/lpc18xx.h	2580;"	d
SCT_CAP9_CAPn_H_Pos	inc/lpc18xx.h	2579;"	d
SCT_CAP9_CAPn_L_Msk	inc/lpc18xx.h	2578;"	d
SCT_CAP9_CAPn_L_Pos	inc/lpc18xx.h	2577;"	d
SCT_CAPCTRL0_CAPCONn_H_Msk	inc/lpc18xx.h	2694;"	d
SCT_CAPCTRL0_CAPCONn_H_Pos	inc/lpc18xx.h	2693;"	d
SCT_CAPCTRL0_CAPCONn_L0_Msk	inc/lpc18xx.h	2662;"	d
SCT_CAPCTRL0_CAPCONn_L0_Pos	inc/lpc18xx.h	2661;"	d
SCT_CAPCTRL0_CAPCONn_L10_Msk	inc/lpc18xx.h	2682;"	d
SCT_CAPCTRL0_CAPCONn_L10_Pos	inc/lpc18xx.h	2681;"	d
SCT_CAPCTRL0_CAPCONn_L11_Msk	inc/lpc18xx.h	2684;"	d
SCT_CAPCTRL0_CAPCONn_L11_Pos	inc/lpc18xx.h	2683;"	d
SCT_CAPCTRL0_CAPCONn_L12_Msk	inc/lpc18xx.h	2686;"	d
SCT_CAPCTRL0_CAPCONn_L12_Pos	inc/lpc18xx.h	2685;"	d
SCT_CAPCTRL0_CAPCONn_L13_Msk	inc/lpc18xx.h	2688;"	d
SCT_CAPCTRL0_CAPCONn_L13_Pos	inc/lpc18xx.h	2687;"	d
SCT_CAPCTRL0_CAPCONn_L14_Msk	inc/lpc18xx.h	2690;"	d
SCT_CAPCTRL0_CAPCONn_L14_Pos	inc/lpc18xx.h	2689;"	d
SCT_CAPCTRL0_CAPCONn_L15_Msk	inc/lpc18xx.h	2692;"	d
SCT_CAPCTRL0_CAPCONn_L15_Pos	inc/lpc18xx.h	2691;"	d
SCT_CAPCTRL0_CAPCONn_L1_Msk	inc/lpc18xx.h	2664;"	d
SCT_CAPCTRL0_CAPCONn_L1_Pos	inc/lpc18xx.h	2663;"	d
SCT_CAPCTRL0_CAPCONn_L2_Msk	inc/lpc18xx.h	2666;"	d
SCT_CAPCTRL0_CAPCONn_L2_Pos	inc/lpc18xx.h	2665;"	d
SCT_CAPCTRL0_CAPCONn_L3_Msk	inc/lpc18xx.h	2668;"	d
SCT_CAPCTRL0_CAPCONn_L3_Pos	inc/lpc18xx.h	2667;"	d
SCT_CAPCTRL0_CAPCONn_L4_Msk	inc/lpc18xx.h	2670;"	d
SCT_CAPCTRL0_CAPCONn_L4_Pos	inc/lpc18xx.h	2669;"	d
SCT_CAPCTRL0_CAPCONn_L5_Msk	inc/lpc18xx.h	2672;"	d
SCT_CAPCTRL0_CAPCONn_L5_Pos	inc/lpc18xx.h	2671;"	d
SCT_CAPCTRL0_CAPCONn_L6_Msk	inc/lpc18xx.h	2674;"	d
SCT_CAPCTRL0_CAPCONn_L6_Pos	inc/lpc18xx.h	2673;"	d
SCT_CAPCTRL0_CAPCONn_L7_Msk	inc/lpc18xx.h	2676;"	d
SCT_CAPCTRL0_CAPCONn_L7_Pos	inc/lpc18xx.h	2675;"	d
SCT_CAPCTRL0_CAPCONn_L8_Msk	inc/lpc18xx.h	2678;"	d
SCT_CAPCTRL0_CAPCONn_L8_Pos	inc/lpc18xx.h	2677;"	d
SCT_CAPCTRL0_CAPCONn_L9_Msk	inc/lpc18xx.h	2680;"	d
SCT_CAPCTRL0_CAPCONn_L9_Pos	inc/lpc18xx.h	2679;"	d
SCT_CAPCTRL10_CAPCONn_H_Msk	inc/lpc18xx.h	3114;"	d
SCT_CAPCTRL10_CAPCONn_H_Pos	inc/lpc18xx.h	3113;"	d
SCT_CAPCTRL10_CAPCONn_L0_Msk	inc/lpc18xx.h	3082;"	d
SCT_CAPCTRL10_CAPCONn_L0_Pos	inc/lpc18xx.h	3081;"	d
SCT_CAPCTRL10_CAPCONn_L10_Msk	inc/lpc18xx.h	3102;"	d
SCT_CAPCTRL10_CAPCONn_L10_Pos	inc/lpc18xx.h	3101;"	d
SCT_CAPCTRL10_CAPCONn_L11_Msk	inc/lpc18xx.h	3104;"	d
SCT_CAPCTRL10_CAPCONn_L11_Pos	inc/lpc18xx.h	3103;"	d
SCT_CAPCTRL10_CAPCONn_L12_Msk	inc/lpc18xx.h	3106;"	d
SCT_CAPCTRL10_CAPCONn_L12_Pos	inc/lpc18xx.h	3105;"	d
SCT_CAPCTRL10_CAPCONn_L13_Msk	inc/lpc18xx.h	3108;"	d
SCT_CAPCTRL10_CAPCONn_L13_Pos	inc/lpc18xx.h	3107;"	d
SCT_CAPCTRL10_CAPCONn_L14_Msk	inc/lpc18xx.h	3110;"	d
SCT_CAPCTRL10_CAPCONn_L14_Pos	inc/lpc18xx.h	3109;"	d
SCT_CAPCTRL10_CAPCONn_L15_Msk	inc/lpc18xx.h	3112;"	d
SCT_CAPCTRL10_CAPCONn_L15_Pos	inc/lpc18xx.h	3111;"	d
SCT_CAPCTRL10_CAPCONn_L1_Msk	inc/lpc18xx.h	3084;"	d
SCT_CAPCTRL10_CAPCONn_L1_Pos	inc/lpc18xx.h	3083;"	d
SCT_CAPCTRL10_CAPCONn_L2_Msk	inc/lpc18xx.h	3086;"	d
SCT_CAPCTRL10_CAPCONn_L2_Pos	inc/lpc18xx.h	3085;"	d
SCT_CAPCTRL10_CAPCONn_L3_Msk	inc/lpc18xx.h	3088;"	d
SCT_CAPCTRL10_CAPCONn_L3_Pos	inc/lpc18xx.h	3087;"	d
SCT_CAPCTRL10_CAPCONn_L4_Msk	inc/lpc18xx.h	3090;"	d
SCT_CAPCTRL10_CAPCONn_L4_Pos	inc/lpc18xx.h	3089;"	d
SCT_CAPCTRL10_CAPCONn_L5_Msk	inc/lpc18xx.h	3092;"	d
SCT_CAPCTRL10_CAPCONn_L5_Pos	inc/lpc18xx.h	3091;"	d
SCT_CAPCTRL10_CAPCONn_L6_Msk	inc/lpc18xx.h	3094;"	d
SCT_CAPCTRL10_CAPCONn_L6_Pos	inc/lpc18xx.h	3093;"	d
SCT_CAPCTRL10_CAPCONn_L7_Msk	inc/lpc18xx.h	3096;"	d
SCT_CAPCTRL10_CAPCONn_L7_Pos	inc/lpc18xx.h	3095;"	d
SCT_CAPCTRL10_CAPCONn_L8_Msk	inc/lpc18xx.h	3098;"	d
SCT_CAPCTRL10_CAPCONn_L8_Pos	inc/lpc18xx.h	3097;"	d
SCT_CAPCTRL10_CAPCONn_L9_Msk	inc/lpc18xx.h	3100;"	d
SCT_CAPCTRL10_CAPCONn_L9_Pos	inc/lpc18xx.h	3099;"	d
SCT_CAPCTRL11_CAPCONn_H_Msk	inc/lpc18xx.h	3156;"	d
SCT_CAPCTRL11_CAPCONn_H_Pos	inc/lpc18xx.h	3155;"	d
SCT_CAPCTRL11_CAPCONn_L0_Msk	inc/lpc18xx.h	3124;"	d
SCT_CAPCTRL11_CAPCONn_L0_Pos	inc/lpc18xx.h	3123;"	d
SCT_CAPCTRL11_CAPCONn_L10_Msk	inc/lpc18xx.h	3144;"	d
SCT_CAPCTRL11_CAPCONn_L10_Pos	inc/lpc18xx.h	3143;"	d
SCT_CAPCTRL11_CAPCONn_L11_Msk	inc/lpc18xx.h	3146;"	d
SCT_CAPCTRL11_CAPCONn_L11_Pos	inc/lpc18xx.h	3145;"	d
SCT_CAPCTRL11_CAPCONn_L12_Msk	inc/lpc18xx.h	3148;"	d
SCT_CAPCTRL11_CAPCONn_L12_Pos	inc/lpc18xx.h	3147;"	d
SCT_CAPCTRL11_CAPCONn_L13_Msk	inc/lpc18xx.h	3150;"	d
SCT_CAPCTRL11_CAPCONn_L13_Pos	inc/lpc18xx.h	3149;"	d
SCT_CAPCTRL11_CAPCONn_L14_Msk	inc/lpc18xx.h	3152;"	d
SCT_CAPCTRL11_CAPCONn_L14_Pos	inc/lpc18xx.h	3151;"	d
SCT_CAPCTRL11_CAPCONn_L15_Msk	inc/lpc18xx.h	3154;"	d
SCT_CAPCTRL11_CAPCONn_L15_Pos	inc/lpc18xx.h	3153;"	d
SCT_CAPCTRL11_CAPCONn_L1_Msk	inc/lpc18xx.h	3126;"	d
SCT_CAPCTRL11_CAPCONn_L1_Pos	inc/lpc18xx.h	3125;"	d
SCT_CAPCTRL11_CAPCONn_L2_Msk	inc/lpc18xx.h	3128;"	d
SCT_CAPCTRL11_CAPCONn_L2_Pos	inc/lpc18xx.h	3127;"	d
SCT_CAPCTRL11_CAPCONn_L3_Msk	inc/lpc18xx.h	3130;"	d
SCT_CAPCTRL11_CAPCONn_L3_Pos	inc/lpc18xx.h	3129;"	d
SCT_CAPCTRL11_CAPCONn_L4_Msk	inc/lpc18xx.h	3132;"	d
SCT_CAPCTRL11_CAPCONn_L4_Pos	inc/lpc18xx.h	3131;"	d
SCT_CAPCTRL11_CAPCONn_L5_Msk	inc/lpc18xx.h	3134;"	d
SCT_CAPCTRL11_CAPCONn_L5_Pos	inc/lpc18xx.h	3133;"	d
SCT_CAPCTRL11_CAPCONn_L6_Msk	inc/lpc18xx.h	3136;"	d
SCT_CAPCTRL11_CAPCONn_L6_Pos	inc/lpc18xx.h	3135;"	d
SCT_CAPCTRL11_CAPCONn_L7_Msk	inc/lpc18xx.h	3138;"	d
SCT_CAPCTRL11_CAPCONn_L7_Pos	inc/lpc18xx.h	3137;"	d
SCT_CAPCTRL11_CAPCONn_L8_Msk	inc/lpc18xx.h	3140;"	d
SCT_CAPCTRL11_CAPCONn_L8_Pos	inc/lpc18xx.h	3139;"	d
SCT_CAPCTRL11_CAPCONn_L9_Msk	inc/lpc18xx.h	3142;"	d
SCT_CAPCTRL11_CAPCONn_L9_Pos	inc/lpc18xx.h	3141;"	d
SCT_CAPCTRL12_CAPCONn_H_Msk	inc/lpc18xx.h	3198;"	d
SCT_CAPCTRL12_CAPCONn_H_Pos	inc/lpc18xx.h	3197;"	d
SCT_CAPCTRL12_CAPCONn_L0_Msk	inc/lpc18xx.h	3166;"	d
SCT_CAPCTRL12_CAPCONn_L0_Pos	inc/lpc18xx.h	3165;"	d
SCT_CAPCTRL12_CAPCONn_L10_Msk	inc/lpc18xx.h	3186;"	d
SCT_CAPCTRL12_CAPCONn_L10_Pos	inc/lpc18xx.h	3185;"	d
SCT_CAPCTRL12_CAPCONn_L11_Msk	inc/lpc18xx.h	3188;"	d
SCT_CAPCTRL12_CAPCONn_L11_Pos	inc/lpc18xx.h	3187;"	d
SCT_CAPCTRL12_CAPCONn_L12_Msk	inc/lpc18xx.h	3190;"	d
SCT_CAPCTRL12_CAPCONn_L12_Pos	inc/lpc18xx.h	3189;"	d
SCT_CAPCTRL12_CAPCONn_L13_Msk	inc/lpc18xx.h	3192;"	d
SCT_CAPCTRL12_CAPCONn_L13_Pos	inc/lpc18xx.h	3191;"	d
SCT_CAPCTRL12_CAPCONn_L14_Msk	inc/lpc18xx.h	3194;"	d
SCT_CAPCTRL12_CAPCONn_L14_Pos	inc/lpc18xx.h	3193;"	d
SCT_CAPCTRL12_CAPCONn_L15_Msk	inc/lpc18xx.h	3196;"	d
SCT_CAPCTRL12_CAPCONn_L15_Pos	inc/lpc18xx.h	3195;"	d
SCT_CAPCTRL12_CAPCONn_L1_Msk	inc/lpc18xx.h	3168;"	d
SCT_CAPCTRL12_CAPCONn_L1_Pos	inc/lpc18xx.h	3167;"	d
SCT_CAPCTRL12_CAPCONn_L2_Msk	inc/lpc18xx.h	3170;"	d
SCT_CAPCTRL12_CAPCONn_L2_Pos	inc/lpc18xx.h	3169;"	d
SCT_CAPCTRL12_CAPCONn_L3_Msk	inc/lpc18xx.h	3172;"	d
SCT_CAPCTRL12_CAPCONn_L3_Pos	inc/lpc18xx.h	3171;"	d
SCT_CAPCTRL12_CAPCONn_L4_Msk	inc/lpc18xx.h	3174;"	d
SCT_CAPCTRL12_CAPCONn_L4_Pos	inc/lpc18xx.h	3173;"	d
SCT_CAPCTRL12_CAPCONn_L5_Msk	inc/lpc18xx.h	3176;"	d
SCT_CAPCTRL12_CAPCONn_L5_Pos	inc/lpc18xx.h	3175;"	d
SCT_CAPCTRL12_CAPCONn_L6_Msk	inc/lpc18xx.h	3178;"	d
SCT_CAPCTRL12_CAPCONn_L6_Pos	inc/lpc18xx.h	3177;"	d
SCT_CAPCTRL12_CAPCONn_L7_Msk	inc/lpc18xx.h	3180;"	d
SCT_CAPCTRL12_CAPCONn_L7_Pos	inc/lpc18xx.h	3179;"	d
SCT_CAPCTRL12_CAPCONn_L8_Msk	inc/lpc18xx.h	3182;"	d
SCT_CAPCTRL12_CAPCONn_L8_Pos	inc/lpc18xx.h	3181;"	d
SCT_CAPCTRL12_CAPCONn_L9_Msk	inc/lpc18xx.h	3184;"	d
SCT_CAPCTRL12_CAPCONn_L9_Pos	inc/lpc18xx.h	3183;"	d
SCT_CAPCTRL13_CAPCONn_H_Msk	inc/lpc18xx.h	3240;"	d
SCT_CAPCTRL13_CAPCONn_H_Pos	inc/lpc18xx.h	3239;"	d
SCT_CAPCTRL13_CAPCONn_L0_Msk	inc/lpc18xx.h	3208;"	d
SCT_CAPCTRL13_CAPCONn_L0_Pos	inc/lpc18xx.h	3207;"	d
SCT_CAPCTRL13_CAPCONn_L10_Msk	inc/lpc18xx.h	3228;"	d
SCT_CAPCTRL13_CAPCONn_L10_Pos	inc/lpc18xx.h	3227;"	d
SCT_CAPCTRL13_CAPCONn_L11_Msk	inc/lpc18xx.h	3230;"	d
SCT_CAPCTRL13_CAPCONn_L11_Pos	inc/lpc18xx.h	3229;"	d
SCT_CAPCTRL13_CAPCONn_L12_Msk	inc/lpc18xx.h	3232;"	d
SCT_CAPCTRL13_CAPCONn_L12_Pos	inc/lpc18xx.h	3231;"	d
SCT_CAPCTRL13_CAPCONn_L13_Msk	inc/lpc18xx.h	3234;"	d
SCT_CAPCTRL13_CAPCONn_L13_Pos	inc/lpc18xx.h	3233;"	d
SCT_CAPCTRL13_CAPCONn_L14_Msk	inc/lpc18xx.h	3236;"	d
SCT_CAPCTRL13_CAPCONn_L14_Pos	inc/lpc18xx.h	3235;"	d
SCT_CAPCTRL13_CAPCONn_L15_Msk	inc/lpc18xx.h	3238;"	d
SCT_CAPCTRL13_CAPCONn_L15_Pos	inc/lpc18xx.h	3237;"	d
SCT_CAPCTRL13_CAPCONn_L1_Msk	inc/lpc18xx.h	3210;"	d
SCT_CAPCTRL13_CAPCONn_L1_Pos	inc/lpc18xx.h	3209;"	d
SCT_CAPCTRL13_CAPCONn_L2_Msk	inc/lpc18xx.h	3212;"	d
SCT_CAPCTRL13_CAPCONn_L2_Pos	inc/lpc18xx.h	3211;"	d
SCT_CAPCTRL13_CAPCONn_L3_Msk	inc/lpc18xx.h	3214;"	d
SCT_CAPCTRL13_CAPCONn_L3_Pos	inc/lpc18xx.h	3213;"	d
SCT_CAPCTRL13_CAPCONn_L4_Msk	inc/lpc18xx.h	3216;"	d
SCT_CAPCTRL13_CAPCONn_L4_Pos	inc/lpc18xx.h	3215;"	d
SCT_CAPCTRL13_CAPCONn_L5_Msk	inc/lpc18xx.h	3218;"	d
SCT_CAPCTRL13_CAPCONn_L5_Pos	inc/lpc18xx.h	3217;"	d
SCT_CAPCTRL13_CAPCONn_L6_Msk	inc/lpc18xx.h	3220;"	d
SCT_CAPCTRL13_CAPCONn_L6_Pos	inc/lpc18xx.h	3219;"	d
SCT_CAPCTRL13_CAPCONn_L7_Msk	inc/lpc18xx.h	3222;"	d
SCT_CAPCTRL13_CAPCONn_L7_Pos	inc/lpc18xx.h	3221;"	d
SCT_CAPCTRL13_CAPCONn_L8_Msk	inc/lpc18xx.h	3224;"	d
SCT_CAPCTRL13_CAPCONn_L8_Pos	inc/lpc18xx.h	3223;"	d
SCT_CAPCTRL13_CAPCONn_L9_Msk	inc/lpc18xx.h	3226;"	d
SCT_CAPCTRL13_CAPCONn_L9_Pos	inc/lpc18xx.h	3225;"	d
SCT_CAPCTRL14_CAPCONn_H_Msk	inc/lpc18xx.h	3282;"	d
SCT_CAPCTRL14_CAPCONn_H_Pos	inc/lpc18xx.h	3281;"	d
SCT_CAPCTRL14_CAPCONn_L0_Msk	inc/lpc18xx.h	3250;"	d
SCT_CAPCTRL14_CAPCONn_L0_Pos	inc/lpc18xx.h	3249;"	d
SCT_CAPCTRL14_CAPCONn_L10_Msk	inc/lpc18xx.h	3270;"	d
SCT_CAPCTRL14_CAPCONn_L10_Pos	inc/lpc18xx.h	3269;"	d
SCT_CAPCTRL14_CAPCONn_L11_Msk	inc/lpc18xx.h	3272;"	d
SCT_CAPCTRL14_CAPCONn_L11_Pos	inc/lpc18xx.h	3271;"	d
SCT_CAPCTRL14_CAPCONn_L12_Msk	inc/lpc18xx.h	3274;"	d
SCT_CAPCTRL14_CAPCONn_L12_Pos	inc/lpc18xx.h	3273;"	d
SCT_CAPCTRL14_CAPCONn_L13_Msk	inc/lpc18xx.h	3276;"	d
SCT_CAPCTRL14_CAPCONn_L13_Pos	inc/lpc18xx.h	3275;"	d
SCT_CAPCTRL14_CAPCONn_L14_Msk	inc/lpc18xx.h	3278;"	d
SCT_CAPCTRL14_CAPCONn_L14_Pos	inc/lpc18xx.h	3277;"	d
SCT_CAPCTRL14_CAPCONn_L15_Msk	inc/lpc18xx.h	3280;"	d
SCT_CAPCTRL14_CAPCONn_L15_Pos	inc/lpc18xx.h	3279;"	d
SCT_CAPCTRL14_CAPCONn_L1_Msk	inc/lpc18xx.h	3252;"	d
SCT_CAPCTRL14_CAPCONn_L1_Pos	inc/lpc18xx.h	3251;"	d
SCT_CAPCTRL14_CAPCONn_L2_Msk	inc/lpc18xx.h	3254;"	d
SCT_CAPCTRL14_CAPCONn_L2_Pos	inc/lpc18xx.h	3253;"	d
SCT_CAPCTRL14_CAPCONn_L3_Msk	inc/lpc18xx.h	3256;"	d
SCT_CAPCTRL14_CAPCONn_L3_Pos	inc/lpc18xx.h	3255;"	d
SCT_CAPCTRL14_CAPCONn_L4_Msk	inc/lpc18xx.h	3258;"	d
SCT_CAPCTRL14_CAPCONn_L4_Pos	inc/lpc18xx.h	3257;"	d
SCT_CAPCTRL14_CAPCONn_L5_Msk	inc/lpc18xx.h	3260;"	d
SCT_CAPCTRL14_CAPCONn_L5_Pos	inc/lpc18xx.h	3259;"	d
SCT_CAPCTRL14_CAPCONn_L6_Msk	inc/lpc18xx.h	3262;"	d
SCT_CAPCTRL14_CAPCONn_L6_Pos	inc/lpc18xx.h	3261;"	d
SCT_CAPCTRL14_CAPCONn_L7_Msk	inc/lpc18xx.h	3264;"	d
SCT_CAPCTRL14_CAPCONn_L7_Pos	inc/lpc18xx.h	3263;"	d
SCT_CAPCTRL14_CAPCONn_L8_Msk	inc/lpc18xx.h	3266;"	d
SCT_CAPCTRL14_CAPCONn_L8_Pos	inc/lpc18xx.h	3265;"	d
SCT_CAPCTRL14_CAPCONn_L9_Msk	inc/lpc18xx.h	3268;"	d
SCT_CAPCTRL14_CAPCONn_L9_Pos	inc/lpc18xx.h	3267;"	d
SCT_CAPCTRL15_CAPCONn_H_Msk	inc/lpc18xx.h	3324;"	d
SCT_CAPCTRL15_CAPCONn_H_Pos	inc/lpc18xx.h	3323;"	d
SCT_CAPCTRL15_CAPCONn_L0_Msk	inc/lpc18xx.h	3292;"	d
SCT_CAPCTRL15_CAPCONn_L0_Pos	inc/lpc18xx.h	3291;"	d
SCT_CAPCTRL15_CAPCONn_L10_Msk	inc/lpc18xx.h	3312;"	d
SCT_CAPCTRL15_CAPCONn_L10_Pos	inc/lpc18xx.h	3311;"	d
SCT_CAPCTRL15_CAPCONn_L11_Msk	inc/lpc18xx.h	3314;"	d
SCT_CAPCTRL15_CAPCONn_L11_Pos	inc/lpc18xx.h	3313;"	d
SCT_CAPCTRL15_CAPCONn_L12_Msk	inc/lpc18xx.h	3316;"	d
SCT_CAPCTRL15_CAPCONn_L12_Pos	inc/lpc18xx.h	3315;"	d
SCT_CAPCTRL15_CAPCONn_L13_Msk	inc/lpc18xx.h	3318;"	d
SCT_CAPCTRL15_CAPCONn_L13_Pos	inc/lpc18xx.h	3317;"	d
SCT_CAPCTRL15_CAPCONn_L14_Msk	inc/lpc18xx.h	3320;"	d
SCT_CAPCTRL15_CAPCONn_L14_Pos	inc/lpc18xx.h	3319;"	d
SCT_CAPCTRL15_CAPCONn_L15_Msk	inc/lpc18xx.h	3322;"	d
SCT_CAPCTRL15_CAPCONn_L15_Pos	inc/lpc18xx.h	3321;"	d
SCT_CAPCTRL15_CAPCONn_L1_Msk	inc/lpc18xx.h	3294;"	d
SCT_CAPCTRL15_CAPCONn_L1_Pos	inc/lpc18xx.h	3293;"	d
SCT_CAPCTRL15_CAPCONn_L2_Msk	inc/lpc18xx.h	3296;"	d
SCT_CAPCTRL15_CAPCONn_L2_Pos	inc/lpc18xx.h	3295;"	d
SCT_CAPCTRL15_CAPCONn_L3_Msk	inc/lpc18xx.h	3298;"	d
SCT_CAPCTRL15_CAPCONn_L3_Pos	inc/lpc18xx.h	3297;"	d
SCT_CAPCTRL15_CAPCONn_L4_Msk	inc/lpc18xx.h	3300;"	d
SCT_CAPCTRL15_CAPCONn_L4_Pos	inc/lpc18xx.h	3299;"	d
SCT_CAPCTRL15_CAPCONn_L5_Msk	inc/lpc18xx.h	3302;"	d
SCT_CAPCTRL15_CAPCONn_L5_Pos	inc/lpc18xx.h	3301;"	d
SCT_CAPCTRL15_CAPCONn_L6_Msk	inc/lpc18xx.h	3304;"	d
SCT_CAPCTRL15_CAPCONn_L6_Pos	inc/lpc18xx.h	3303;"	d
SCT_CAPCTRL15_CAPCONn_L7_Msk	inc/lpc18xx.h	3306;"	d
SCT_CAPCTRL15_CAPCONn_L7_Pos	inc/lpc18xx.h	3305;"	d
SCT_CAPCTRL15_CAPCONn_L8_Msk	inc/lpc18xx.h	3308;"	d
SCT_CAPCTRL15_CAPCONn_L8_Pos	inc/lpc18xx.h	3307;"	d
SCT_CAPCTRL15_CAPCONn_L9_Msk	inc/lpc18xx.h	3310;"	d
SCT_CAPCTRL15_CAPCONn_L9_Pos	inc/lpc18xx.h	3309;"	d
SCT_CAPCTRL1_CAPCONn_H_Msk	inc/lpc18xx.h	2736;"	d
SCT_CAPCTRL1_CAPCONn_H_Pos	inc/lpc18xx.h	2735;"	d
SCT_CAPCTRL1_CAPCONn_L0_Msk	inc/lpc18xx.h	2704;"	d
SCT_CAPCTRL1_CAPCONn_L0_Pos	inc/lpc18xx.h	2703;"	d
SCT_CAPCTRL1_CAPCONn_L10_Msk	inc/lpc18xx.h	2724;"	d
SCT_CAPCTRL1_CAPCONn_L10_Pos	inc/lpc18xx.h	2723;"	d
SCT_CAPCTRL1_CAPCONn_L11_Msk	inc/lpc18xx.h	2726;"	d
SCT_CAPCTRL1_CAPCONn_L11_Pos	inc/lpc18xx.h	2725;"	d
SCT_CAPCTRL1_CAPCONn_L12_Msk	inc/lpc18xx.h	2728;"	d
SCT_CAPCTRL1_CAPCONn_L12_Pos	inc/lpc18xx.h	2727;"	d
SCT_CAPCTRL1_CAPCONn_L13_Msk	inc/lpc18xx.h	2730;"	d
SCT_CAPCTRL1_CAPCONn_L13_Pos	inc/lpc18xx.h	2729;"	d
SCT_CAPCTRL1_CAPCONn_L14_Msk	inc/lpc18xx.h	2732;"	d
SCT_CAPCTRL1_CAPCONn_L14_Pos	inc/lpc18xx.h	2731;"	d
SCT_CAPCTRL1_CAPCONn_L15_Msk	inc/lpc18xx.h	2734;"	d
SCT_CAPCTRL1_CAPCONn_L15_Pos	inc/lpc18xx.h	2733;"	d
SCT_CAPCTRL1_CAPCONn_L1_Msk	inc/lpc18xx.h	2706;"	d
SCT_CAPCTRL1_CAPCONn_L1_Pos	inc/lpc18xx.h	2705;"	d
SCT_CAPCTRL1_CAPCONn_L2_Msk	inc/lpc18xx.h	2708;"	d
SCT_CAPCTRL1_CAPCONn_L2_Pos	inc/lpc18xx.h	2707;"	d
SCT_CAPCTRL1_CAPCONn_L3_Msk	inc/lpc18xx.h	2710;"	d
SCT_CAPCTRL1_CAPCONn_L3_Pos	inc/lpc18xx.h	2709;"	d
SCT_CAPCTRL1_CAPCONn_L4_Msk	inc/lpc18xx.h	2712;"	d
SCT_CAPCTRL1_CAPCONn_L4_Pos	inc/lpc18xx.h	2711;"	d
SCT_CAPCTRL1_CAPCONn_L5_Msk	inc/lpc18xx.h	2714;"	d
SCT_CAPCTRL1_CAPCONn_L5_Pos	inc/lpc18xx.h	2713;"	d
SCT_CAPCTRL1_CAPCONn_L6_Msk	inc/lpc18xx.h	2716;"	d
SCT_CAPCTRL1_CAPCONn_L6_Pos	inc/lpc18xx.h	2715;"	d
SCT_CAPCTRL1_CAPCONn_L7_Msk	inc/lpc18xx.h	2718;"	d
SCT_CAPCTRL1_CAPCONn_L7_Pos	inc/lpc18xx.h	2717;"	d
SCT_CAPCTRL1_CAPCONn_L8_Msk	inc/lpc18xx.h	2720;"	d
SCT_CAPCTRL1_CAPCONn_L8_Pos	inc/lpc18xx.h	2719;"	d
SCT_CAPCTRL1_CAPCONn_L9_Msk	inc/lpc18xx.h	2722;"	d
SCT_CAPCTRL1_CAPCONn_L9_Pos	inc/lpc18xx.h	2721;"	d
SCT_CAPCTRL2_CAPCONn_H_Msk	inc/lpc18xx.h	2778;"	d
SCT_CAPCTRL2_CAPCONn_H_Pos	inc/lpc18xx.h	2777;"	d
SCT_CAPCTRL2_CAPCONn_L0_Msk	inc/lpc18xx.h	2746;"	d
SCT_CAPCTRL2_CAPCONn_L0_Pos	inc/lpc18xx.h	2745;"	d
SCT_CAPCTRL2_CAPCONn_L10_Msk	inc/lpc18xx.h	2766;"	d
SCT_CAPCTRL2_CAPCONn_L10_Pos	inc/lpc18xx.h	2765;"	d
SCT_CAPCTRL2_CAPCONn_L11_Msk	inc/lpc18xx.h	2768;"	d
SCT_CAPCTRL2_CAPCONn_L11_Pos	inc/lpc18xx.h	2767;"	d
SCT_CAPCTRL2_CAPCONn_L12_Msk	inc/lpc18xx.h	2770;"	d
SCT_CAPCTRL2_CAPCONn_L12_Pos	inc/lpc18xx.h	2769;"	d
SCT_CAPCTRL2_CAPCONn_L13_Msk	inc/lpc18xx.h	2772;"	d
SCT_CAPCTRL2_CAPCONn_L13_Pos	inc/lpc18xx.h	2771;"	d
SCT_CAPCTRL2_CAPCONn_L14_Msk	inc/lpc18xx.h	2774;"	d
SCT_CAPCTRL2_CAPCONn_L14_Pos	inc/lpc18xx.h	2773;"	d
SCT_CAPCTRL2_CAPCONn_L15_Msk	inc/lpc18xx.h	2776;"	d
SCT_CAPCTRL2_CAPCONn_L15_Pos	inc/lpc18xx.h	2775;"	d
SCT_CAPCTRL2_CAPCONn_L1_Msk	inc/lpc18xx.h	2748;"	d
SCT_CAPCTRL2_CAPCONn_L1_Pos	inc/lpc18xx.h	2747;"	d
SCT_CAPCTRL2_CAPCONn_L2_Msk	inc/lpc18xx.h	2750;"	d
SCT_CAPCTRL2_CAPCONn_L2_Pos	inc/lpc18xx.h	2749;"	d
SCT_CAPCTRL2_CAPCONn_L3_Msk	inc/lpc18xx.h	2752;"	d
SCT_CAPCTRL2_CAPCONn_L3_Pos	inc/lpc18xx.h	2751;"	d
SCT_CAPCTRL2_CAPCONn_L4_Msk	inc/lpc18xx.h	2754;"	d
SCT_CAPCTRL2_CAPCONn_L4_Pos	inc/lpc18xx.h	2753;"	d
SCT_CAPCTRL2_CAPCONn_L5_Msk	inc/lpc18xx.h	2756;"	d
SCT_CAPCTRL2_CAPCONn_L5_Pos	inc/lpc18xx.h	2755;"	d
SCT_CAPCTRL2_CAPCONn_L6_Msk	inc/lpc18xx.h	2758;"	d
SCT_CAPCTRL2_CAPCONn_L6_Pos	inc/lpc18xx.h	2757;"	d
SCT_CAPCTRL2_CAPCONn_L7_Msk	inc/lpc18xx.h	2760;"	d
SCT_CAPCTRL2_CAPCONn_L7_Pos	inc/lpc18xx.h	2759;"	d
SCT_CAPCTRL2_CAPCONn_L8_Msk	inc/lpc18xx.h	2762;"	d
SCT_CAPCTRL2_CAPCONn_L8_Pos	inc/lpc18xx.h	2761;"	d
SCT_CAPCTRL2_CAPCONn_L9_Msk	inc/lpc18xx.h	2764;"	d
SCT_CAPCTRL2_CAPCONn_L9_Pos	inc/lpc18xx.h	2763;"	d
SCT_CAPCTRL3_CAPCONn_H_Msk	inc/lpc18xx.h	2820;"	d
SCT_CAPCTRL3_CAPCONn_H_Pos	inc/lpc18xx.h	2819;"	d
SCT_CAPCTRL3_CAPCONn_L0_Msk	inc/lpc18xx.h	2788;"	d
SCT_CAPCTRL3_CAPCONn_L0_Pos	inc/lpc18xx.h	2787;"	d
SCT_CAPCTRL3_CAPCONn_L10_Msk	inc/lpc18xx.h	2808;"	d
SCT_CAPCTRL3_CAPCONn_L10_Pos	inc/lpc18xx.h	2807;"	d
SCT_CAPCTRL3_CAPCONn_L11_Msk	inc/lpc18xx.h	2810;"	d
SCT_CAPCTRL3_CAPCONn_L11_Pos	inc/lpc18xx.h	2809;"	d
SCT_CAPCTRL3_CAPCONn_L12_Msk	inc/lpc18xx.h	2812;"	d
SCT_CAPCTRL3_CAPCONn_L12_Pos	inc/lpc18xx.h	2811;"	d
SCT_CAPCTRL3_CAPCONn_L13_Msk	inc/lpc18xx.h	2814;"	d
SCT_CAPCTRL3_CAPCONn_L13_Pos	inc/lpc18xx.h	2813;"	d
SCT_CAPCTRL3_CAPCONn_L14_Msk	inc/lpc18xx.h	2816;"	d
SCT_CAPCTRL3_CAPCONn_L14_Pos	inc/lpc18xx.h	2815;"	d
SCT_CAPCTRL3_CAPCONn_L15_Msk	inc/lpc18xx.h	2818;"	d
SCT_CAPCTRL3_CAPCONn_L15_Pos	inc/lpc18xx.h	2817;"	d
SCT_CAPCTRL3_CAPCONn_L1_Msk	inc/lpc18xx.h	2790;"	d
SCT_CAPCTRL3_CAPCONn_L1_Pos	inc/lpc18xx.h	2789;"	d
SCT_CAPCTRL3_CAPCONn_L2_Msk	inc/lpc18xx.h	2792;"	d
SCT_CAPCTRL3_CAPCONn_L2_Pos	inc/lpc18xx.h	2791;"	d
SCT_CAPCTRL3_CAPCONn_L3_Msk	inc/lpc18xx.h	2794;"	d
SCT_CAPCTRL3_CAPCONn_L3_Pos	inc/lpc18xx.h	2793;"	d
SCT_CAPCTRL3_CAPCONn_L4_Msk	inc/lpc18xx.h	2796;"	d
SCT_CAPCTRL3_CAPCONn_L4_Pos	inc/lpc18xx.h	2795;"	d
SCT_CAPCTRL3_CAPCONn_L5_Msk	inc/lpc18xx.h	2798;"	d
SCT_CAPCTRL3_CAPCONn_L5_Pos	inc/lpc18xx.h	2797;"	d
SCT_CAPCTRL3_CAPCONn_L6_Msk	inc/lpc18xx.h	2800;"	d
SCT_CAPCTRL3_CAPCONn_L6_Pos	inc/lpc18xx.h	2799;"	d
SCT_CAPCTRL3_CAPCONn_L7_Msk	inc/lpc18xx.h	2802;"	d
SCT_CAPCTRL3_CAPCONn_L7_Pos	inc/lpc18xx.h	2801;"	d
SCT_CAPCTRL3_CAPCONn_L8_Msk	inc/lpc18xx.h	2804;"	d
SCT_CAPCTRL3_CAPCONn_L8_Pos	inc/lpc18xx.h	2803;"	d
SCT_CAPCTRL3_CAPCONn_L9_Msk	inc/lpc18xx.h	2806;"	d
SCT_CAPCTRL3_CAPCONn_L9_Pos	inc/lpc18xx.h	2805;"	d
SCT_CAPCTRL4_CAPCONn_H_Msk	inc/lpc18xx.h	2856;"	d
SCT_CAPCTRL4_CAPCONn_H_Pos	inc/lpc18xx.h	2855;"	d
SCT_CAPCTRL4_CAPCONn_L0_Msk	inc/lpc18xx.h	2824;"	d
SCT_CAPCTRL4_CAPCONn_L0_Pos	inc/lpc18xx.h	2823;"	d
SCT_CAPCTRL4_CAPCONn_L10_Msk	inc/lpc18xx.h	2844;"	d
SCT_CAPCTRL4_CAPCONn_L10_Pos	inc/lpc18xx.h	2843;"	d
SCT_CAPCTRL4_CAPCONn_L11_Msk	inc/lpc18xx.h	2846;"	d
SCT_CAPCTRL4_CAPCONn_L11_Pos	inc/lpc18xx.h	2845;"	d
SCT_CAPCTRL4_CAPCONn_L12_Msk	inc/lpc18xx.h	2848;"	d
SCT_CAPCTRL4_CAPCONn_L12_Pos	inc/lpc18xx.h	2847;"	d
SCT_CAPCTRL4_CAPCONn_L13_Msk	inc/lpc18xx.h	2850;"	d
SCT_CAPCTRL4_CAPCONn_L13_Pos	inc/lpc18xx.h	2849;"	d
SCT_CAPCTRL4_CAPCONn_L14_Msk	inc/lpc18xx.h	2852;"	d
SCT_CAPCTRL4_CAPCONn_L14_Pos	inc/lpc18xx.h	2851;"	d
SCT_CAPCTRL4_CAPCONn_L15_Msk	inc/lpc18xx.h	2854;"	d
SCT_CAPCTRL4_CAPCONn_L15_Pos	inc/lpc18xx.h	2853;"	d
SCT_CAPCTRL4_CAPCONn_L1_Msk	inc/lpc18xx.h	2826;"	d
SCT_CAPCTRL4_CAPCONn_L1_Pos	inc/lpc18xx.h	2825;"	d
SCT_CAPCTRL4_CAPCONn_L2_Msk	inc/lpc18xx.h	2828;"	d
SCT_CAPCTRL4_CAPCONn_L2_Pos	inc/lpc18xx.h	2827;"	d
SCT_CAPCTRL4_CAPCONn_L3_Msk	inc/lpc18xx.h	2830;"	d
SCT_CAPCTRL4_CAPCONn_L3_Pos	inc/lpc18xx.h	2829;"	d
SCT_CAPCTRL4_CAPCONn_L4_Msk	inc/lpc18xx.h	2832;"	d
SCT_CAPCTRL4_CAPCONn_L4_Pos	inc/lpc18xx.h	2831;"	d
SCT_CAPCTRL4_CAPCONn_L5_Msk	inc/lpc18xx.h	2834;"	d
SCT_CAPCTRL4_CAPCONn_L5_Pos	inc/lpc18xx.h	2833;"	d
SCT_CAPCTRL4_CAPCONn_L6_Msk	inc/lpc18xx.h	2836;"	d
SCT_CAPCTRL4_CAPCONn_L6_Pos	inc/lpc18xx.h	2835;"	d
SCT_CAPCTRL4_CAPCONn_L7_Msk	inc/lpc18xx.h	2838;"	d
SCT_CAPCTRL4_CAPCONn_L7_Pos	inc/lpc18xx.h	2837;"	d
SCT_CAPCTRL4_CAPCONn_L8_Msk	inc/lpc18xx.h	2840;"	d
SCT_CAPCTRL4_CAPCONn_L8_Pos	inc/lpc18xx.h	2839;"	d
SCT_CAPCTRL4_CAPCONn_L9_Msk	inc/lpc18xx.h	2842;"	d
SCT_CAPCTRL4_CAPCONn_L9_Pos	inc/lpc18xx.h	2841;"	d
SCT_CAPCTRL5_CAPCONn_H_Msk	inc/lpc18xx.h	2898;"	d
SCT_CAPCTRL5_CAPCONn_H_Pos	inc/lpc18xx.h	2897;"	d
SCT_CAPCTRL5_CAPCONn_L0_Msk	inc/lpc18xx.h	2866;"	d
SCT_CAPCTRL5_CAPCONn_L0_Pos	inc/lpc18xx.h	2865;"	d
SCT_CAPCTRL5_CAPCONn_L10_Msk	inc/lpc18xx.h	2886;"	d
SCT_CAPCTRL5_CAPCONn_L10_Pos	inc/lpc18xx.h	2885;"	d
SCT_CAPCTRL5_CAPCONn_L11_Msk	inc/lpc18xx.h	2888;"	d
SCT_CAPCTRL5_CAPCONn_L11_Pos	inc/lpc18xx.h	2887;"	d
SCT_CAPCTRL5_CAPCONn_L12_Msk	inc/lpc18xx.h	2890;"	d
SCT_CAPCTRL5_CAPCONn_L12_Pos	inc/lpc18xx.h	2889;"	d
SCT_CAPCTRL5_CAPCONn_L13_Msk	inc/lpc18xx.h	2892;"	d
SCT_CAPCTRL5_CAPCONn_L13_Pos	inc/lpc18xx.h	2891;"	d
SCT_CAPCTRL5_CAPCONn_L14_Msk	inc/lpc18xx.h	2894;"	d
SCT_CAPCTRL5_CAPCONn_L14_Pos	inc/lpc18xx.h	2893;"	d
SCT_CAPCTRL5_CAPCONn_L15_Msk	inc/lpc18xx.h	2896;"	d
SCT_CAPCTRL5_CAPCONn_L15_Pos	inc/lpc18xx.h	2895;"	d
SCT_CAPCTRL5_CAPCONn_L1_Msk	inc/lpc18xx.h	2868;"	d
SCT_CAPCTRL5_CAPCONn_L1_Pos	inc/lpc18xx.h	2867;"	d
SCT_CAPCTRL5_CAPCONn_L2_Msk	inc/lpc18xx.h	2870;"	d
SCT_CAPCTRL5_CAPCONn_L2_Pos	inc/lpc18xx.h	2869;"	d
SCT_CAPCTRL5_CAPCONn_L3_Msk	inc/lpc18xx.h	2872;"	d
SCT_CAPCTRL5_CAPCONn_L3_Pos	inc/lpc18xx.h	2871;"	d
SCT_CAPCTRL5_CAPCONn_L4_Msk	inc/lpc18xx.h	2874;"	d
SCT_CAPCTRL5_CAPCONn_L4_Pos	inc/lpc18xx.h	2873;"	d
SCT_CAPCTRL5_CAPCONn_L5_Msk	inc/lpc18xx.h	2876;"	d
SCT_CAPCTRL5_CAPCONn_L5_Pos	inc/lpc18xx.h	2875;"	d
SCT_CAPCTRL5_CAPCONn_L6_Msk	inc/lpc18xx.h	2878;"	d
SCT_CAPCTRL5_CAPCONn_L6_Pos	inc/lpc18xx.h	2877;"	d
SCT_CAPCTRL5_CAPCONn_L7_Msk	inc/lpc18xx.h	2880;"	d
SCT_CAPCTRL5_CAPCONn_L7_Pos	inc/lpc18xx.h	2879;"	d
SCT_CAPCTRL5_CAPCONn_L8_Msk	inc/lpc18xx.h	2882;"	d
SCT_CAPCTRL5_CAPCONn_L8_Pos	inc/lpc18xx.h	2881;"	d
SCT_CAPCTRL5_CAPCONn_L9_Msk	inc/lpc18xx.h	2884;"	d
SCT_CAPCTRL5_CAPCONn_L9_Pos	inc/lpc18xx.h	2883;"	d
SCT_CAPCTRL6_CAPCONn_H_Msk	inc/lpc18xx.h	2946;"	d
SCT_CAPCTRL6_CAPCONn_H_Pos	inc/lpc18xx.h	2945;"	d
SCT_CAPCTRL6_CAPCONn_L0_Msk	inc/lpc18xx.h	2914;"	d
SCT_CAPCTRL6_CAPCONn_L0_Pos	inc/lpc18xx.h	2913;"	d
SCT_CAPCTRL6_CAPCONn_L10_Msk	inc/lpc18xx.h	2934;"	d
SCT_CAPCTRL6_CAPCONn_L10_Pos	inc/lpc18xx.h	2933;"	d
SCT_CAPCTRL6_CAPCONn_L11_Msk	inc/lpc18xx.h	2936;"	d
SCT_CAPCTRL6_CAPCONn_L11_Pos	inc/lpc18xx.h	2935;"	d
SCT_CAPCTRL6_CAPCONn_L12_Msk	inc/lpc18xx.h	2938;"	d
SCT_CAPCTRL6_CAPCONn_L12_Pos	inc/lpc18xx.h	2937;"	d
SCT_CAPCTRL6_CAPCONn_L13_Msk	inc/lpc18xx.h	2940;"	d
SCT_CAPCTRL6_CAPCONn_L13_Pos	inc/lpc18xx.h	2939;"	d
SCT_CAPCTRL6_CAPCONn_L14_Msk	inc/lpc18xx.h	2942;"	d
SCT_CAPCTRL6_CAPCONn_L14_Pos	inc/lpc18xx.h	2941;"	d
SCT_CAPCTRL6_CAPCONn_L15_Msk	inc/lpc18xx.h	2944;"	d
SCT_CAPCTRL6_CAPCONn_L15_Pos	inc/lpc18xx.h	2943;"	d
SCT_CAPCTRL6_CAPCONn_L1_Msk	inc/lpc18xx.h	2916;"	d
SCT_CAPCTRL6_CAPCONn_L1_Pos	inc/lpc18xx.h	2915;"	d
SCT_CAPCTRL6_CAPCONn_L2_Msk	inc/lpc18xx.h	2918;"	d
SCT_CAPCTRL6_CAPCONn_L2_Pos	inc/lpc18xx.h	2917;"	d
SCT_CAPCTRL6_CAPCONn_L3_Msk	inc/lpc18xx.h	2920;"	d
SCT_CAPCTRL6_CAPCONn_L3_Pos	inc/lpc18xx.h	2919;"	d
SCT_CAPCTRL6_CAPCONn_L4_Msk	inc/lpc18xx.h	2922;"	d
SCT_CAPCTRL6_CAPCONn_L4_Pos	inc/lpc18xx.h	2921;"	d
SCT_CAPCTRL6_CAPCONn_L5_Msk	inc/lpc18xx.h	2924;"	d
SCT_CAPCTRL6_CAPCONn_L5_Pos	inc/lpc18xx.h	2923;"	d
SCT_CAPCTRL6_CAPCONn_L6_Msk	inc/lpc18xx.h	2926;"	d
SCT_CAPCTRL6_CAPCONn_L6_Pos	inc/lpc18xx.h	2925;"	d
SCT_CAPCTRL6_CAPCONn_L7_Msk	inc/lpc18xx.h	2928;"	d
SCT_CAPCTRL6_CAPCONn_L7_Pos	inc/lpc18xx.h	2927;"	d
SCT_CAPCTRL6_CAPCONn_L8_Msk	inc/lpc18xx.h	2930;"	d
SCT_CAPCTRL6_CAPCONn_L8_Pos	inc/lpc18xx.h	2929;"	d
SCT_CAPCTRL6_CAPCONn_L9_Msk	inc/lpc18xx.h	2932;"	d
SCT_CAPCTRL6_CAPCONn_L9_Pos	inc/lpc18xx.h	2931;"	d
SCT_CAPCTRL7_CAPCONn_H_Msk	inc/lpc18xx.h	2982;"	d
SCT_CAPCTRL7_CAPCONn_H_Pos	inc/lpc18xx.h	2981;"	d
SCT_CAPCTRL7_CAPCONn_L0_Msk	inc/lpc18xx.h	2950;"	d
SCT_CAPCTRL7_CAPCONn_L0_Pos	inc/lpc18xx.h	2949;"	d
SCT_CAPCTRL7_CAPCONn_L10_Msk	inc/lpc18xx.h	2970;"	d
SCT_CAPCTRL7_CAPCONn_L10_Pos	inc/lpc18xx.h	2969;"	d
SCT_CAPCTRL7_CAPCONn_L11_Msk	inc/lpc18xx.h	2972;"	d
SCT_CAPCTRL7_CAPCONn_L11_Pos	inc/lpc18xx.h	2971;"	d
SCT_CAPCTRL7_CAPCONn_L12_Msk	inc/lpc18xx.h	2974;"	d
SCT_CAPCTRL7_CAPCONn_L12_Pos	inc/lpc18xx.h	2973;"	d
SCT_CAPCTRL7_CAPCONn_L13_Msk	inc/lpc18xx.h	2976;"	d
SCT_CAPCTRL7_CAPCONn_L13_Pos	inc/lpc18xx.h	2975;"	d
SCT_CAPCTRL7_CAPCONn_L14_Msk	inc/lpc18xx.h	2978;"	d
SCT_CAPCTRL7_CAPCONn_L14_Pos	inc/lpc18xx.h	2977;"	d
SCT_CAPCTRL7_CAPCONn_L15_Msk	inc/lpc18xx.h	2980;"	d
SCT_CAPCTRL7_CAPCONn_L15_Pos	inc/lpc18xx.h	2979;"	d
SCT_CAPCTRL7_CAPCONn_L1_Msk	inc/lpc18xx.h	2952;"	d
SCT_CAPCTRL7_CAPCONn_L1_Pos	inc/lpc18xx.h	2951;"	d
SCT_CAPCTRL7_CAPCONn_L2_Msk	inc/lpc18xx.h	2954;"	d
SCT_CAPCTRL7_CAPCONn_L2_Pos	inc/lpc18xx.h	2953;"	d
SCT_CAPCTRL7_CAPCONn_L3_Msk	inc/lpc18xx.h	2956;"	d
SCT_CAPCTRL7_CAPCONn_L3_Pos	inc/lpc18xx.h	2955;"	d
SCT_CAPCTRL7_CAPCONn_L4_Msk	inc/lpc18xx.h	2958;"	d
SCT_CAPCTRL7_CAPCONn_L4_Pos	inc/lpc18xx.h	2957;"	d
SCT_CAPCTRL7_CAPCONn_L5_Msk	inc/lpc18xx.h	2960;"	d
SCT_CAPCTRL7_CAPCONn_L5_Pos	inc/lpc18xx.h	2959;"	d
SCT_CAPCTRL7_CAPCONn_L6_Msk	inc/lpc18xx.h	2962;"	d
SCT_CAPCTRL7_CAPCONn_L6_Pos	inc/lpc18xx.h	2961;"	d
SCT_CAPCTRL7_CAPCONn_L7_Msk	inc/lpc18xx.h	2964;"	d
SCT_CAPCTRL7_CAPCONn_L7_Pos	inc/lpc18xx.h	2963;"	d
SCT_CAPCTRL7_CAPCONn_L8_Msk	inc/lpc18xx.h	2966;"	d
SCT_CAPCTRL7_CAPCONn_L8_Pos	inc/lpc18xx.h	2965;"	d
SCT_CAPCTRL7_CAPCONn_L9_Msk	inc/lpc18xx.h	2968;"	d
SCT_CAPCTRL7_CAPCONn_L9_Pos	inc/lpc18xx.h	2967;"	d
SCT_CAPCTRL8_CAPCONn_H_Msk	inc/lpc18xx.h	3024;"	d
SCT_CAPCTRL8_CAPCONn_H_Pos	inc/lpc18xx.h	3023;"	d
SCT_CAPCTRL8_CAPCONn_L0_Msk	inc/lpc18xx.h	2992;"	d
SCT_CAPCTRL8_CAPCONn_L0_Pos	inc/lpc18xx.h	2991;"	d
SCT_CAPCTRL8_CAPCONn_L10_Msk	inc/lpc18xx.h	3012;"	d
SCT_CAPCTRL8_CAPCONn_L10_Pos	inc/lpc18xx.h	3011;"	d
SCT_CAPCTRL8_CAPCONn_L11_Msk	inc/lpc18xx.h	3014;"	d
SCT_CAPCTRL8_CAPCONn_L11_Pos	inc/lpc18xx.h	3013;"	d
SCT_CAPCTRL8_CAPCONn_L12_Msk	inc/lpc18xx.h	3016;"	d
SCT_CAPCTRL8_CAPCONn_L12_Pos	inc/lpc18xx.h	3015;"	d
SCT_CAPCTRL8_CAPCONn_L13_Msk	inc/lpc18xx.h	3018;"	d
SCT_CAPCTRL8_CAPCONn_L13_Pos	inc/lpc18xx.h	3017;"	d
SCT_CAPCTRL8_CAPCONn_L14_Msk	inc/lpc18xx.h	3020;"	d
SCT_CAPCTRL8_CAPCONn_L14_Pos	inc/lpc18xx.h	3019;"	d
SCT_CAPCTRL8_CAPCONn_L15_Msk	inc/lpc18xx.h	3022;"	d
SCT_CAPCTRL8_CAPCONn_L15_Pos	inc/lpc18xx.h	3021;"	d
SCT_CAPCTRL8_CAPCONn_L1_Msk	inc/lpc18xx.h	2994;"	d
SCT_CAPCTRL8_CAPCONn_L1_Pos	inc/lpc18xx.h	2993;"	d
SCT_CAPCTRL8_CAPCONn_L2_Msk	inc/lpc18xx.h	2996;"	d
SCT_CAPCTRL8_CAPCONn_L2_Pos	inc/lpc18xx.h	2995;"	d
SCT_CAPCTRL8_CAPCONn_L3_Msk	inc/lpc18xx.h	2998;"	d
SCT_CAPCTRL8_CAPCONn_L3_Pos	inc/lpc18xx.h	2997;"	d
SCT_CAPCTRL8_CAPCONn_L4_Msk	inc/lpc18xx.h	3000;"	d
SCT_CAPCTRL8_CAPCONn_L4_Pos	inc/lpc18xx.h	2999;"	d
SCT_CAPCTRL8_CAPCONn_L5_Msk	inc/lpc18xx.h	3002;"	d
SCT_CAPCTRL8_CAPCONn_L5_Pos	inc/lpc18xx.h	3001;"	d
SCT_CAPCTRL8_CAPCONn_L6_Msk	inc/lpc18xx.h	3004;"	d
SCT_CAPCTRL8_CAPCONn_L6_Pos	inc/lpc18xx.h	3003;"	d
SCT_CAPCTRL8_CAPCONn_L7_Msk	inc/lpc18xx.h	3006;"	d
SCT_CAPCTRL8_CAPCONn_L7_Pos	inc/lpc18xx.h	3005;"	d
SCT_CAPCTRL8_CAPCONn_L8_Msk	inc/lpc18xx.h	3008;"	d
SCT_CAPCTRL8_CAPCONn_L8_Pos	inc/lpc18xx.h	3007;"	d
SCT_CAPCTRL8_CAPCONn_L9_Msk	inc/lpc18xx.h	3010;"	d
SCT_CAPCTRL8_CAPCONn_L9_Pos	inc/lpc18xx.h	3009;"	d
SCT_CAPCTRL9_CAPCONn_H_Msk	inc/lpc18xx.h	3072;"	d
SCT_CAPCTRL9_CAPCONn_H_Pos	inc/lpc18xx.h	3071;"	d
SCT_CAPCTRL9_CAPCONn_L0_Msk	inc/lpc18xx.h	3040;"	d
SCT_CAPCTRL9_CAPCONn_L0_Pos	inc/lpc18xx.h	3039;"	d
SCT_CAPCTRL9_CAPCONn_L10_Msk	inc/lpc18xx.h	3060;"	d
SCT_CAPCTRL9_CAPCONn_L10_Pos	inc/lpc18xx.h	3059;"	d
SCT_CAPCTRL9_CAPCONn_L11_Msk	inc/lpc18xx.h	3062;"	d
SCT_CAPCTRL9_CAPCONn_L11_Pos	inc/lpc18xx.h	3061;"	d
SCT_CAPCTRL9_CAPCONn_L12_Msk	inc/lpc18xx.h	3064;"	d
SCT_CAPCTRL9_CAPCONn_L12_Pos	inc/lpc18xx.h	3063;"	d
SCT_CAPCTRL9_CAPCONn_L13_Msk	inc/lpc18xx.h	3066;"	d
SCT_CAPCTRL9_CAPCONn_L13_Pos	inc/lpc18xx.h	3065;"	d
SCT_CAPCTRL9_CAPCONn_L14_Msk	inc/lpc18xx.h	3068;"	d
SCT_CAPCTRL9_CAPCONn_L14_Pos	inc/lpc18xx.h	3067;"	d
SCT_CAPCTRL9_CAPCONn_L15_Msk	inc/lpc18xx.h	3070;"	d
SCT_CAPCTRL9_CAPCONn_L15_Pos	inc/lpc18xx.h	3069;"	d
SCT_CAPCTRL9_CAPCONn_L1_Msk	inc/lpc18xx.h	3042;"	d
SCT_CAPCTRL9_CAPCONn_L1_Pos	inc/lpc18xx.h	3041;"	d
SCT_CAPCTRL9_CAPCONn_L2_Msk	inc/lpc18xx.h	3044;"	d
SCT_CAPCTRL9_CAPCONn_L2_Pos	inc/lpc18xx.h	3043;"	d
SCT_CAPCTRL9_CAPCONn_L3_Msk	inc/lpc18xx.h	3046;"	d
SCT_CAPCTRL9_CAPCONn_L3_Pos	inc/lpc18xx.h	3045;"	d
SCT_CAPCTRL9_CAPCONn_L4_Msk	inc/lpc18xx.h	3048;"	d
SCT_CAPCTRL9_CAPCONn_L4_Pos	inc/lpc18xx.h	3047;"	d
SCT_CAPCTRL9_CAPCONn_L5_Msk	inc/lpc18xx.h	3050;"	d
SCT_CAPCTRL9_CAPCONn_L5_Pos	inc/lpc18xx.h	3049;"	d
SCT_CAPCTRL9_CAPCONn_L6_Msk	inc/lpc18xx.h	3052;"	d
SCT_CAPCTRL9_CAPCONn_L6_Pos	inc/lpc18xx.h	3051;"	d
SCT_CAPCTRL9_CAPCONn_L7_Msk	inc/lpc18xx.h	3054;"	d
SCT_CAPCTRL9_CAPCONn_L7_Pos	inc/lpc18xx.h	3053;"	d
SCT_CAPCTRL9_CAPCONn_L8_Msk	inc/lpc18xx.h	3056;"	d
SCT_CAPCTRL9_CAPCONn_L8_Pos	inc/lpc18xx.h	3055;"	d
SCT_CAPCTRL9_CAPCONn_L9_Msk	inc/lpc18xx.h	3058;"	d
SCT_CAPCTRL9_CAPCONn_L9_Pos	inc/lpc18xx.h	3057;"	d
SCT_CONEN_NCEN0_Msk	inc/lpc18xx.h	2392;"	d
SCT_CONEN_NCEN0_Pos	inc/lpc18xx.h	2391;"	d
SCT_CONEN_NCEN10_Msk	inc/lpc18xx.h	2412;"	d
SCT_CONEN_NCEN10_Pos	inc/lpc18xx.h	2411;"	d
SCT_CONEN_NCEN11_Msk	inc/lpc18xx.h	2414;"	d
SCT_CONEN_NCEN11_Pos	inc/lpc18xx.h	2413;"	d
SCT_CONEN_NCEN12_Msk	inc/lpc18xx.h	2416;"	d
SCT_CONEN_NCEN12_Pos	inc/lpc18xx.h	2415;"	d
SCT_CONEN_NCEN13_Msk	inc/lpc18xx.h	2418;"	d
SCT_CONEN_NCEN13_Pos	inc/lpc18xx.h	2417;"	d
SCT_CONEN_NCEN14_Msk	inc/lpc18xx.h	2420;"	d
SCT_CONEN_NCEN14_Pos	inc/lpc18xx.h	2419;"	d
SCT_CONEN_NCEN15_Msk	inc/lpc18xx.h	2422;"	d
SCT_CONEN_NCEN15_Pos	inc/lpc18xx.h	2421;"	d
SCT_CONEN_NCEN1_Msk	inc/lpc18xx.h	2394;"	d
SCT_CONEN_NCEN1_Pos	inc/lpc18xx.h	2393;"	d
SCT_CONEN_NCEN2_Msk	inc/lpc18xx.h	2396;"	d
SCT_CONEN_NCEN2_Pos	inc/lpc18xx.h	2395;"	d
SCT_CONEN_NCEN3_Msk	inc/lpc18xx.h	2398;"	d
SCT_CONEN_NCEN3_Pos	inc/lpc18xx.h	2397;"	d
SCT_CONEN_NCEN4_Msk	inc/lpc18xx.h	2400;"	d
SCT_CONEN_NCEN4_Pos	inc/lpc18xx.h	2399;"	d
SCT_CONEN_NCEN5_Msk	inc/lpc18xx.h	2402;"	d
SCT_CONEN_NCEN5_Pos	inc/lpc18xx.h	2401;"	d
SCT_CONEN_NCEN6_Msk	inc/lpc18xx.h	2404;"	d
SCT_CONEN_NCEN6_Pos	inc/lpc18xx.h	2403;"	d
SCT_CONEN_NCEN7_Msk	inc/lpc18xx.h	2406;"	d
SCT_CONEN_NCEN7_Pos	inc/lpc18xx.h	2405;"	d
SCT_CONEN_NCEN8_Msk	inc/lpc18xx.h	2408;"	d
SCT_CONEN_NCEN8_Pos	inc/lpc18xx.h	2407;"	d
SCT_CONEN_NCEN9_Msk	inc/lpc18xx.h	2410;"	d
SCT_CONEN_NCEN9_Pos	inc/lpc18xx.h	2409;"	d
SCT_CONFIG_CLKMODE_Msk	inc/lpc18xx.h	1972;"	d
SCT_CONFIG_CLKMODE_Pos	inc/lpc18xx.h	1971;"	d
SCT_CONFIG_CLKSEL_Msk	inc/lpc18xx.h	1974;"	d
SCT_CONFIG_CLKSEL_Pos	inc/lpc18xx.h	1973;"	d
SCT_CONFIG_INSYNCn_Msk	inc/lpc18xx.h	1980;"	d
SCT_CONFIG_INSYNCn_Pos	inc/lpc18xx.h	1979;"	d
SCT_CONFIG_NORELAODL_NORELOADU_Msk	inc/lpc18xx.h	1976;"	d
SCT_CONFIG_NORELAODL_NORELOADU_Pos	inc/lpc18xx.h	1975;"	d
SCT_CONFIG_NORELOADH_Msk	inc/lpc18xx.h	1978;"	d
SCT_CONFIG_NORELOADH_Pos	inc/lpc18xx.h	1977;"	d
SCT_CONFIG_UNIFY_Msk	inc/lpc18xx.h	1970;"	d
SCT_CONFIG_UNIFY_Pos	inc/lpc18xx.h	1969;"	d
SCT_CONFLAG_BUSERRH_Msk	inc/lpc18xx.h	2460;"	d
SCT_CONFLAG_BUSERRH_Pos	inc/lpc18xx.h	2459;"	d
SCT_CONFLAG_BUSERRL_Msk	inc/lpc18xx.h	2458;"	d
SCT_CONFLAG_BUSERRL_Pos	inc/lpc18xx.h	2457;"	d
SCT_CONFLAG_NCFLAG0_Msk	inc/lpc18xx.h	2426;"	d
SCT_CONFLAG_NCFLAG0_Pos	inc/lpc18xx.h	2425;"	d
SCT_CONFLAG_NCFLAG10_Msk	inc/lpc18xx.h	2446;"	d
SCT_CONFLAG_NCFLAG10_Pos	inc/lpc18xx.h	2445;"	d
SCT_CONFLAG_NCFLAG11_Msk	inc/lpc18xx.h	2448;"	d
SCT_CONFLAG_NCFLAG11_Pos	inc/lpc18xx.h	2447;"	d
SCT_CONFLAG_NCFLAG12_Msk	inc/lpc18xx.h	2450;"	d
SCT_CONFLAG_NCFLAG12_Pos	inc/lpc18xx.h	2449;"	d
SCT_CONFLAG_NCFLAG13_Msk	inc/lpc18xx.h	2452;"	d
SCT_CONFLAG_NCFLAG13_Pos	inc/lpc18xx.h	2451;"	d
SCT_CONFLAG_NCFLAG14_Msk	inc/lpc18xx.h	2454;"	d
SCT_CONFLAG_NCFLAG14_Pos	inc/lpc18xx.h	2453;"	d
SCT_CONFLAG_NCFLAG15_Msk	inc/lpc18xx.h	2456;"	d
SCT_CONFLAG_NCFLAG15_Pos	inc/lpc18xx.h	2455;"	d
SCT_CONFLAG_NCFLAG1_Msk	inc/lpc18xx.h	2428;"	d
SCT_CONFLAG_NCFLAG1_Pos	inc/lpc18xx.h	2427;"	d
SCT_CONFLAG_NCFLAG2_Msk	inc/lpc18xx.h	2430;"	d
SCT_CONFLAG_NCFLAG2_Pos	inc/lpc18xx.h	2429;"	d
SCT_CONFLAG_NCFLAG3_Msk	inc/lpc18xx.h	2432;"	d
SCT_CONFLAG_NCFLAG3_Pos	inc/lpc18xx.h	2431;"	d
SCT_CONFLAG_NCFLAG4_Msk	inc/lpc18xx.h	2434;"	d
SCT_CONFLAG_NCFLAG4_Pos	inc/lpc18xx.h	2433;"	d
SCT_CONFLAG_NCFLAG5_Msk	inc/lpc18xx.h	2436;"	d
SCT_CONFLAG_NCFLAG5_Pos	inc/lpc18xx.h	2435;"	d
SCT_CONFLAG_NCFLAG6_Msk	inc/lpc18xx.h	2438;"	d
SCT_CONFLAG_NCFLAG6_Pos	inc/lpc18xx.h	2437;"	d
SCT_CONFLAG_NCFLAG7_Msk	inc/lpc18xx.h	2440;"	d
SCT_CONFLAG_NCFLAG7_Pos	inc/lpc18xx.h	2439;"	d
SCT_CONFLAG_NCFLAG8_Msk	inc/lpc18xx.h	2442;"	d
SCT_CONFLAG_NCFLAG8_Pos	inc/lpc18xx.h	2441;"	d
SCT_CONFLAG_NCFLAG9_Msk	inc/lpc18xx.h	2444;"	d
SCT_CONFLAG_NCFLAG9_Pos	inc/lpc18xx.h	2443;"	d
SCT_COUNT_CTR_H_Msk	inc/lpc18xx.h	2036;"	d
SCT_COUNT_CTR_H_Pos	inc/lpc18xx.h	2035;"	d
SCT_COUNT_CTR_L_Msk	inc/lpc18xx.h	2034;"	d
SCT_COUNT_CTR_L_Pos	inc/lpc18xx.h	2033;"	d
SCT_CTRL_BIDIR_H_Msk	inc/lpc18xx.h	2004;"	d
SCT_CTRL_BIDIR_H_Pos	inc/lpc18xx.h	2003;"	d
SCT_CTRL_BIDIR_L_Msk	inc/lpc18xx.h	1992;"	d
SCT_CTRL_BIDIR_L_Pos	inc/lpc18xx.h	1991;"	d
SCT_CTRL_CLRCTR_H_Msk	inc/lpc18xx.h	2002;"	d
SCT_CTRL_CLRCTR_H_Pos	inc/lpc18xx.h	2001;"	d
SCT_CTRL_CLRCTR_L_Msk	inc/lpc18xx.h	1990;"	d
SCT_CTRL_CLRCTR_L_Pos	inc/lpc18xx.h	1989;"	d
SCT_CTRL_DOWN_H_Msk	inc/lpc18xx.h	1996;"	d
SCT_CTRL_DOWN_H_Pos	inc/lpc18xx.h	1995;"	d
SCT_CTRL_DOWN_L_Msk	inc/lpc18xx.h	1984;"	d
SCT_CTRL_DOWN_L_Pos	inc/lpc18xx.h	1983;"	d
SCT_CTRL_HALT_H_Msk	inc/lpc18xx.h	2000;"	d
SCT_CTRL_HALT_H_Pos	inc/lpc18xx.h	1999;"	d
SCT_CTRL_HALT_L_Msk	inc/lpc18xx.h	1988;"	d
SCT_CTRL_HALT_L_Pos	inc/lpc18xx.h	1987;"	d
SCT_CTRL_PRE_H_Msk	inc/lpc18xx.h	2006;"	d
SCT_CTRL_PRE_H_Pos	inc/lpc18xx.h	2005;"	d
SCT_CTRL_PRE_L_Msk	inc/lpc18xx.h	1994;"	d
SCT_CTRL_PRE_L_Pos	inc/lpc18xx.h	1993;"	d
SCT_CTRL_STOP_H_Msk	inc/lpc18xx.h	1998;"	d
SCT_CTRL_STOP_H_Pos	inc/lpc18xx.h	1997;"	d
SCT_CTRL_STOP_L_Msk	inc/lpc18xx.h	1986;"	d
SCT_CTRL_STOP_L_Pos	inc/lpc18xx.h	1985;"	d
SCT_DMAREQ0_DEV_0_0_Msk	inc/lpc18xx.h	2248;"	d
SCT_DMAREQ0_DEV_0_0_Pos	inc/lpc18xx.h	2247;"	d
SCT_DMAREQ0_DEV_0_10_Msk	inc/lpc18xx.h	2268;"	d
SCT_DMAREQ0_DEV_0_10_Pos	inc/lpc18xx.h	2267;"	d
SCT_DMAREQ0_DEV_0_11_Msk	inc/lpc18xx.h	2270;"	d
SCT_DMAREQ0_DEV_0_11_Pos	inc/lpc18xx.h	2269;"	d
SCT_DMAREQ0_DEV_0_12_Msk	inc/lpc18xx.h	2272;"	d
SCT_DMAREQ0_DEV_0_12_Pos	inc/lpc18xx.h	2271;"	d
SCT_DMAREQ0_DEV_0_13_Msk	inc/lpc18xx.h	2274;"	d
SCT_DMAREQ0_DEV_0_13_Pos	inc/lpc18xx.h	2273;"	d
SCT_DMAREQ0_DEV_0_14_Msk	inc/lpc18xx.h	2276;"	d
SCT_DMAREQ0_DEV_0_14_Pos	inc/lpc18xx.h	2275;"	d
SCT_DMAREQ0_DEV_0_15_Msk	inc/lpc18xx.h	2278;"	d
SCT_DMAREQ0_DEV_0_15_Pos	inc/lpc18xx.h	2277;"	d
SCT_DMAREQ0_DEV_0_1_Msk	inc/lpc18xx.h	2250;"	d
SCT_DMAREQ0_DEV_0_1_Pos	inc/lpc18xx.h	2249;"	d
SCT_DMAREQ0_DEV_0_2_Msk	inc/lpc18xx.h	2252;"	d
SCT_DMAREQ0_DEV_0_2_Pos	inc/lpc18xx.h	2251;"	d
SCT_DMAREQ0_DEV_0_3_Msk	inc/lpc18xx.h	2254;"	d
SCT_DMAREQ0_DEV_0_3_Pos	inc/lpc18xx.h	2253;"	d
SCT_DMAREQ0_DEV_0_4_Msk	inc/lpc18xx.h	2256;"	d
SCT_DMAREQ0_DEV_0_4_Pos	inc/lpc18xx.h	2255;"	d
SCT_DMAREQ0_DEV_0_5_Msk	inc/lpc18xx.h	2258;"	d
SCT_DMAREQ0_DEV_0_5_Pos	inc/lpc18xx.h	2257;"	d
SCT_DMAREQ0_DEV_0_6_Msk	inc/lpc18xx.h	2260;"	d
SCT_DMAREQ0_DEV_0_6_Pos	inc/lpc18xx.h	2259;"	d
SCT_DMAREQ0_DEV_0_7_Msk	inc/lpc18xx.h	2262;"	d
SCT_DMAREQ0_DEV_0_7_Pos	inc/lpc18xx.h	2261;"	d
SCT_DMAREQ0_DEV_0_8_Msk	inc/lpc18xx.h	2264;"	d
SCT_DMAREQ0_DEV_0_8_Pos	inc/lpc18xx.h	2263;"	d
SCT_DMAREQ0_DEV_0_9_Msk	inc/lpc18xx.h	2266;"	d
SCT_DMAREQ0_DEV_0_9_Pos	inc/lpc18xx.h	2265;"	d
SCT_DMAREQ0_DRL0_Msk	inc/lpc18xx.h	2280;"	d
SCT_DMAREQ0_DRL0_Pos	inc/lpc18xx.h	2279;"	d
SCT_DMAREQ0_DRQ0_Msk	inc/lpc18xx.h	2282;"	d
SCT_DMAREQ0_DRQ0_Pos	inc/lpc18xx.h	2281;"	d
SCT_DMAREQ1_DEV_1_0_Msk	inc/lpc18xx.h	2286;"	d
SCT_DMAREQ1_DEV_1_0_Pos	inc/lpc18xx.h	2285;"	d
SCT_DMAREQ1_DEV_1_10_Msk	inc/lpc18xx.h	2306;"	d
SCT_DMAREQ1_DEV_1_10_Pos	inc/lpc18xx.h	2305;"	d
SCT_DMAREQ1_DEV_1_11_Msk	inc/lpc18xx.h	2308;"	d
SCT_DMAREQ1_DEV_1_11_Pos	inc/lpc18xx.h	2307;"	d
SCT_DMAREQ1_DEV_1_12_Msk	inc/lpc18xx.h	2310;"	d
SCT_DMAREQ1_DEV_1_12_Pos	inc/lpc18xx.h	2309;"	d
SCT_DMAREQ1_DEV_1_13_Msk	inc/lpc18xx.h	2312;"	d
SCT_DMAREQ1_DEV_1_13_Pos	inc/lpc18xx.h	2311;"	d
SCT_DMAREQ1_DEV_1_14_Msk	inc/lpc18xx.h	2314;"	d
SCT_DMAREQ1_DEV_1_14_Pos	inc/lpc18xx.h	2313;"	d
SCT_DMAREQ1_DEV_1_15_Msk	inc/lpc18xx.h	2316;"	d
SCT_DMAREQ1_DEV_1_15_Pos	inc/lpc18xx.h	2315;"	d
SCT_DMAREQ1_DEV_1_1_Msk	inc/lpc18xx.h	2288;"	d
SCT_DMAREQ1_DEV_1_1_Pos	inc/lpc18xx.h	2287;"	d
SCT_DMAREQ1_DEV_1_2_Msk	inc/lpc18xx.h	2290;"	d
SCT_DMAREQ1_DEV_1_2_Pos	inc/lpc18xx.h	2289;"	d
SCT_DMAREQ1_DEV_1_3_Msk	inc/lpc18xx.h	2292;"	d
SCT_DMAREQ1_DEV_1_3_Pos	inc/lpc18xx.h	2291;"	d
SCT_DMAREQ1_DEV_1_4_Msk	inc/lpc18xx.h	2294;"	d
SCT_DMAREQ1_DEV_1_4_Pos	inc/lpc18xx.h	2293;"	d
SCT_DMAREQ1_DEV_1_5_Msk	inc/lpc18xx.h	2296;"	d
SCT_DMAREQ1_DEV_1_5_Pos	inc/lpc18xx.h	2295;"	d
SCT_DMAREQ1_DEV_1_6_Msk	inc/lpc18xx.h	2298;"	d
SCT_DMAREQ1_DEV_1_6_Pos	inc/lpc18xx.h	2297;"	d
SCT_DMAREQ1_DEV_1_7_Msk	inc/lpc18xx.h	2300;"	d
SCT_DMAREQ1_DEV_1_7_Pos	inc/lpc18xx.h	2299;"	d
SCT_DMAREQ1_DEV_1_8_Msk	inc/lpc18xx.h	2302;"	d
SCT_DMAREQ1_DEV_1_8_Pos	inc/lpc18xx.h	2301;"	d
SCT_DMAREQ1_DEV_1_9_Msk	inc/lpc18xx.h	2304;"	d
SCT_DMAREQ1_DEV_1_9_Pos	inc/lpc18xx.h	2303;"	d
SCT_DMAREQ1_DRL1_Msk	inc/lpc18xx.h	2318;"	d
SCT_DMAREQ1_DRL1_Pos	inc/lpc18xx.h	2317;"	d
SCT_DMAREQ1_DRQ1_Msk	inc/lpc18xx.h	2320;"	d
SCT_DMAREQ1_DRQ1_Pos	inc/lpc18xx.h	2319;"	d
SCT_EVCTRL0_COMBMODE_Msk	inc/lpc18xx.h	3404;"	d
SCT_EVCTRL0_COMBMODE_Pos	inc/lpc18xx.h	3403;"	d
SCT_EVCTRL0_HEVENT_Msk	inc/lpc18xx.h	3396;"	d
SCT_EVCTRL0_HEVENT_Pos	inc/lpc18xx.h	3395;"	d
SCT_EVCTRL0_IOCOND_Msk	inc/lpc18xx.h	3402;"	d
SCT_EVCTRL0_IOCOND_Pos	inc/lpc18xx.h	3401;"	d
SCT_EVCTRL0_IOSEL_Msk	inc/lpc18xx.h	3400;"	d
SCT_EVCTRL0_IOSEL_Pos	inc/lpc18xx.h	3399;"	d
SCT_EVCTRL0_MATCHSEL_Msk	inc/lpc18xx.h	3394;"	d
SCT_EVCTRL0_MATCHSEL_Pos	inc/lpc18xx.h	3393;"	d
SCT_EVCTRL0_OUTSEL_Msk	inc/lpc18xx.h	3398;"	d
SCT_EVCTRL0_OUTSEL_Pos	inc/lpc18xx.h	3397;"	d
SCT_EVCTRL0_STATELD_Msk	inc/lpc18xx.h	3406;"	d
SCT_EVCTRL0_STATELD_Pos	inc/lpc18xx.h	3405;"	d
SCT_EVCTRL0_STATEV_Msk	inc/lpc18xx.h	3408;"	d
SCT_EVCTRL0_STATEV_Pos	inc/lpc18xx.h	3407;"	d
SCT_EVCTRL10_COMBMODE_Msk	inc/lpc18xx.h	4244;"	d
SCT_EVCTRL10_COMBMODE_Pos	inc/lpc18xx.h	4243;"	d
SCT_EVCTRL10_HEVENT_Msk	inc/lpc18xx.h	4236;"	d
SCT_EVCTRL10_HEVENT_Pos	inc/lpc18xx.h	4235;"	d
SCT_EVCTRL10_IOCOND_Msk	inc/lpc18xx.h	4242;"	d
SCT_EVCTRL10_IOCOND_Pos	inc/lpc18xx.h	4241;"	d
SCT_EVCTRL10_IOSEL_Msk	inc/lpc18xx.h	4240;"	d
SCT_EVCTRL10_IOSEL_Pos	inc/lpc18xx.h	4239;"	d
SCT_EVCTRL10_MATCHSEL_Msk	inc/lpc18xx.h	4234;"	d
SCT_EVCTRL10_MATCHSEL_Pos	inc/lpc18xx.h	4233;"	d
SCT_EVCTRL10_OUTSEL_Msk	inc/lpc18xx.h	4238;"	d
SCT_EVCTRL10_OUTSEL_Pos	inc/lpc18xx.h	4237;"	d
SCT_EVCTRL10_STATELD_Msk	inc/lpc18xx.h	4246;"	d
SCT_EVCTRL10_STATELD_Pos	inc/lpc18xx.h	4245;"	d
SCT_EVCTRL10_STATEV_Msk	inc/lpc18xx.h	4248;"	d
SCT_EVCTRL10_STATEV_Pos	inc/lpc18xx.h	4247;"	d
SCT_EVCTRL11_COMBMODE_Msk	inc/lpc18xx.h	4328;"	d
SCT_EVCTRL11_COMBMODE_Pos	inc/lpc18xx.h	4327;"	d
SCT_EVCTRL11_HEVENT_Msk	inc/lpc18xx.h	4320;"	d
SCT_EVCTRL11_HEVENT_Pos	inc/lpc18xx.h	4319;"	d
SCT_EVCTRL11_IOCOND_Msk	inc/lpc18xx.h	4326;"	d
SCT_EVCTRL11_IOCOND_Pos	inc/lpc18xx.h	4325;"	d
SCT_EVCTRL11_IOSEL_Msk	inc/lpc18xx.h	4324;"	d
SCT_EVCTRL11_IOSEL_Pos	inc/lpc18xx.h	4323;"	d
SCT_EVCTRL11_MATCHSEL_Msk	inc/lpc18xx.h	4318;"	d
SCT_EVCTRL11_MATCHSEL_Pos	inc/lpc18xx.h	4317;"	d
SCT_EVCTRL11_OUTSEL_Msk	inc/lpc18xx.h	4322;"	d
SCT_EVCTRL11_OUTSEL_Pos	inc/lpc18xx.h	4321;"	d
SCT_EVCTRL11_STATELD_Msk	inc/lpc18xx.h	4330;"	d
SCT_EVCTRL11_STATELD_Pos	inc/lpc18xx.h	4329;"	d
SCT_EVCTRL11_STATEV_Msk	inc/lpc18xx.h	4332;"	d
SCT_EVCTRL11_STATEV_Pos	inc/lpc18xx.h	4331;"	d
SCT_EVCTRL12_COMBMODE_Msk	inc/lpc18xx.h	4412;"	d
SCT_EVCTRL12_COMBMODE_Pos	inc/lpc18xx.h	4411;"	d
SCT_EVCTRL12_HEVENT_Msk	inc/lpc18xx.h	4404;"	d
SCT_EVCTRL12_HEVENT_Pos	inc/lpc18xx.h	4403;"	d
SCT_EVCTRL12_IOCOND_Msk	inc/lpc18xx.h	4410;"	d
SCT_EVCTRL12_IOCOND_Pos	inc/lpc18xx.h	4409;"	d
SCT_EVCTRL12_IOSEL_Msk	inc/lpc18xx.h	4408;"	d
SCT_EVCTRL12_IOSEL_Pos	inc/lpc18xx.h	4407;"	d
SCT_EVCTRL12_MATCHSEL_Msk	inc/lpc18xx.h	4402;"	d
SCT_EVCTRL12_MATCHSEL_Pos	inc/lpc18xx.h	4401;"	d
SCT_EVCTRL12_OUTSEL_Msk	inc/lpc18xx.h	4406;"	d
SCT_EVCTRL12_OUTSEL_Pos	inc/lpc18xx.h	4405;"	d
SCT_EVCTRL12_STATELD_Msk	inc/lpc18xx.h	4414;"	d
SCT_EVCTRL12_STATELD_Pos	inc/lpc18xx.h	4413;"	d
SCT_EVCTRL12_STATEV_Msk	inc/lpc18xx.h	4416;"	d
SCT_EVCTRL12_STATEV_Pos	inc/lpc18xx.h	4415;"	d
SCT_EVCTRL13_COMBMODE_Msk	inc/lpc18xx.h	4496;"	d
SCT_EVCTRL13_COMBMODE_Pos	inc/lpc18xx.h	4495;"	d
SCT_EVCTRL13_HEVENT_Msk	inc/lpc18xx.h	4488;"	d
SCT_EVCTRL13_HEVENT_Pos	inc/lpc18xx.h	4487;"	d
SCT_EVCTRL13_IOCOND_Msk	inc/lpc18xx.h	4494;"	d
SCT_EVCTRL13_IOCOND_Pos	inc/lpc18xx.h	4493;"	d
SCT_EVCTRL13_IOSEL_Msk	inc/lpc18xx.h	4492;"	d
SCT_EVCTRL13_IOSEL_Pos	inc/lpc18xx.h	4491;"	d
SCT_EVCTRL13_MATCHSEL_Msk	inc/lpc18xx.h	4486;"	d
SCT_EVCTRL13_MATCHSEL_Pos	inc/lpc18xx.h	4485;"	d
SCT_EVCTRL13_OUTSEL_Msk	inc/lpc18xx.h	4490;"	d
SCT_EVCTRL13_OUTSEL_Pos	inc/lpc18xx.h	4489;"	d
SCT_EVCTRL13_STATELD_Msk	inc/lpc18xx.h	4498;"	d
SCT_EVCTRL13_STATELD_Pos	inc/lpc18xx.h	4497;"	d
SCT_EVCTRL13_STATEV_Msk	inc/lpc18xx.h	4500;"	d
SCT_EVCTRL13_STATEV_Pos	inc/lpc18xx.h	4499;"	d
SCT_EVCTRL14_COMBMODE_Msk	inc/lpc18xx.h	4580;"	d
SCT_EVCTRL14_COMBMODE_Pos	inc/lpc18xx.h	4579;"	d
SCT_EVCTRL14_HEVENT_Msk	inc/lpc18xx.h	4572;"	d
SCT_EVCTRL14_HEVENT_Pos	inc/lpc18xx.h	4571;"	d
SCT_EVCTRL14_IOCOND_Msk	inc/lpc18xx.h	4578;"	d
SCT_EVCTRL14_IOCOND_Pos	inc/lpc18xx.h	4577;"	d
SCT_EVCTRL14_IOSEL_Msk	inc/lpc18xx.h	4576;"	d
SCT_EVCTRL14_IOSEL_Pos	inc/lpc18xx.h	4575;"	d
SCT_EVCTRL14_MATCHSEL_Msk	inc/lpc18xx.h	4570;"	d
SCT_EVCTRL14_MATCHSEL_Pos	inc/lpc18xx.h	4569;"	d
SCT_EVCTRL14_OUTSEL_Msk	inc/lpc18xx.h	4574;"	d
SCT_EVCTRL14_OUTSEL_Pos	inc/lpc18xx.h	4573;"	d
SCT_EVCTRL14_STATELD_Msk	inc/lpc18xx.h	4582;"	d
SCT_EVCTRL14_STATELD_Pos	inc/lpc18xx.h	4581;"	d
SCT_EVCTRL14_STATEV_Msk	inc/lpc18xx.h	4584;"	d
SCT_EVCTRL14_STATEV_Pos	inc/lpc18xx.h	4583;"	d
SCT_EVCTRL15_COMBMODE_Msk	inc/lpc18xx.h	4664;"	d
SCT_EVCTRL15_COMBMODE_Pos	inc/lpc18xx.h	4663;"	d
SCT_EVCTRL15_HEVENT_Msk	inc/lpc18xx.h	4656;"	d
SCT_EVCTRL15_HEVENT_Pos	inc/lpc18xx.h	4655;"	d
SCT_EVCTRL15_IOCOND_Msk	inc/lpc18xx.h	4662;"	d
SCT_EVCTRL15_IOCOND_Pos	inc/lpc18xx.h	4661;"	d
SCT_EVCTRL15_IOSEL_Msk	inc/lpc18xx.h	4660;"	d
SCT_EVCTRL15_IOSEL_Pos	inc/lpc18xx.h	4659;"	d
SCT_EVCTRL15_MATCHSEL_Msk	inc/lpc18xx.h	4654;"	d
SCT_EVCTRL15_MATCHSEL_Pos	inc/lpc18xx.h	4653;"	d
SCT_EVCTRL15_OUTSEL_Msk	inc/lpc18xx.h	4658;"	d
SCT_EVCTRL15_OUTSEL_Pos	inc/lpc18xx.h	4657;"	d
SCT_EVCTRL15_STATELD_Msk	inc/lpc18xx.h	4666;"	d
SCT_EVCTRL15_STATELD_Pos	inc/lpc18xx.h	4665;"	d
SCT_EVCTRL15_STATEV_Msk	inc/lpc18xx.h	4668;"	d
SCT_EVCTRL15_STATEV_Pos	inc/lpc18xx.h	4667;"	d
SCT_EVCTRL1_COMBMODE_Msk	inc/lpc18xx.h	3488;"	d
SCT_EVCTRL1_COMBMODE_Pos	inc/lpc18xx.h	3487;"	d
SCT_EVCTRL1_HEVENT_Msk	inc/lpc18xx.h	3480;"	d
SCT_EVCTRL1_HEVENT_Pos	inc/lpc18xx.h	3479;"	d
SCT_EVCTRL1_IOCOND_Msk	inc/lpc18xx.h	3486;"	d
SCT_EVCTRL1_IOCOND_Pos	inc/lpc18xx.h	3485;"	d
SCT_EVCTRL1_IOSEL_Msk	inc/lpc18xx.h	3484;"	d
SCT_EVCTRL1_IOSEL_Pos	inc/lpc18xx.h	3483;"	d
SCT_EVCTRL1_MATCHSEL_Msk	inc/lpc18xx.h	3478;"	d
SCT_EVCTRL1_MATCHSEL_Pos	inc/lpc18xx.h	3477;"	d
SCT_EVCTRL1_OUTSEL_Msk	inc/lpc18xx.h	3482;"	d
SCT_EVCTRL1_OUTSEL_Pos	inc/lpc18xx.h	3481;"	d
SCT_EVCTRL1_STATELD_Msk	inc/lpc18xx.h	3490;"	d
SCT_EVCTRL1_STATELD_Pos	inc/lpc18xx.h	3489;"	d
SCT_EVCTRL1_STATEV_Msk	inc/lpc18xx.h	3492;"	d
SCT_EVCTRL1_STATEV_Pos	inc/lpc18xx.h	3491;"	d
SCT_EVCTRL2_COMBMODE_Msk	inc/lpc18xx.h	3572;"	d
SCT_EVCTRL2_COMBMODE_Pos	inc/lpc18xx.h	3571;"	d
SCT_EVCTRL2_HEVENT_Msk	inc/lpc18xx.h	3564;"	d
SCT_EVCTRL2_HEVENT_Pos	inc/lpc18xx.h	3563;"	d
SCT_EVCTRL2_IOCOND_Msk	inc/lpc18xx.h	3570;"	d
SCT_EVCTRL2_IOCOND_Pos	inc/lpc18xx.h	3569;"	d
SCT_EVCTRL2_IOSEL_Msk	inc/lpc18xx.h	3568;"	d
SCT_EVCTRL2_IOSEL_Pos	inc/lpc18xx.h	3567;"	d
SCT_EVCTRL2_MATCHSEL_Msk	inc/lpc18xx.h	3562;"	d
SCT_EVCTRL2_MATCHSEL_Pos	inc/lpc18xx.h	3561;"	d
SCT_EVCTRL2_OUTSEL_Msk	inc/lpc18xx.h	3566;"	d
SCT_EVCTRL2_OUTSEL_Pos	inc/lpc18xx.h	3565;"	d
SCT_EVCTRL2_STATELD_Msk	inc/lpc18xx.h	3574;"	d
SCT_EVCTRL2_STATELD_Pos	inc/lpc18xx.h	3573;"	d
SCT_EVCTRL2_STATEV_Msk	inc/lpc18xx.h	3576;"	d
SCT_EVCTRL2_STATEV_Pos	inc/lpc18xx.h	3575;"	d
SCT_EVCTRL3_COMBMODE_Msk	inc/lpc18xx.h	3656;"	d
SCT_EVCTRL3_COMBMODE_Pos	inc/lpc18xx.h	3655;"	d
SCT_EVCTRL3_HEVENT_Msk	inc/lpc18xx.h	3648;"	d
SCT_EVCTRL3_HEVENT_Pos	inc/lpc18xx.h	3647;"	d
SCT_EVCTRL3_IOCOND_Msk	inc/lpc18xx.h	3654;"	d
SCT_EVCTRL3_IOCOND_Pos	inc/lpc18xx.h	3653;"	d
SCT_EVCTRL3_IOSEL_Msk	inc/lpc18xx.h	3652;"	d
SCT_EVCTRL3_IOSEL_Pos	inc/lpc18xx.h	3651;"	d
SCT_EVCTRL3_MATCHSEL_Msk	inc/lpc18xx.h	3646;"	d
SCT_EVCTRL3_MATCHSEL_Pos	inc/lpc18xx.h	3645;"	d
SCT_EVCTRL3_OUTSEL_Msk	inc/lpc18xx.h	3650;"	d
SCT_EVCTRL3_OUTSEL_Pos	inc/lpc18xx.h	3649;"	d
SCT_EVCTRL3_STATELD_Msk	inc/lpc18xx.h	3658;"	d
SCT_EVCTRL3_STATELD_Pos	inc/lpc18xx.h	3657;"	d
SCT_EVCTRL3_STATEV_Msk	inc/lpc18xx.h	3660;"	d
SCT_EVCTRL3_STATEV_Pos	inc/lpc18xx.h	3659;"	d
SCT_EVCTRL4_COMBMODE_Msk	inc/lpc18xx.h	3740;"	d
SCT_EVCTRL4_COMBMODE_Pos	inc/lpc18xx.h	3739;"	d
SCT_EVCTRL4_HEVENT_Msk	inc/lpc18xx.h	3732;"	d
SCT_EVCTRL4_HEVENT_Pos	inc/lpc18xx.h	3731;"	d
SCT_EVCTRL4_IOCOND_Msk	inc/lpc18xx.h	3738;"	d
SCT_EVCTRL4_IOCOND_Pos	inc/lpc18xx.h	3737;"	d
SCT_EVCTRL4_IOSEL_Msk	inc/lpc18xx.h	3736;"	d
SCT_EVCTRL4_IOSEL_Pos	inc/lpc18xx.h	3735;"	d
SCT_EVCTRL4_MATCHSEL_Msk	inc/lpc18xx.h	3730;"	d
SCT_EVCTRL4_MATCHSEL_Pos	inc/lpc18xx.h	3729;"	d
SCT_EVCTRL4_OUTSEL_Msk	inc/lpc18xx.h	3734;"	d
SCT_EVCTRL4_OUTSEL_Pos	inc/lpc18xx.h	3733;"	d
SCT_EVCTRL4_STATELD_Msk	inc/lpc18xx.h	3742;"	d
SCT_EVCTRL4_STATELD_Pos	inc/lpc18xx.h	3741;"	d
SCT_EVCTRL4_STATEV_Msk	inc/lpc18xx.h	3744;"	d
SCT_EVCTRL4_STATEV_Pos	inc/lpc18xx.h	3743;"	d
SCT_EVCTRL5_COMBMODE_Msk	inc/lpc18xx.h	3824;"	d
SCT_EVCTRL5_COMBMODE_Pos	inc/lpc18xx.h	3823;"	d
SCT_EVCTRL5_HEVENT_Msk	inc/lpc18xx.h	3816;"	d
SCT_EVCTRL5_HEVENT_Pos	inc/lpc18xx.h	3815;"	d
SCT_EVCTRL5_IOCOND_Msk	inc/lpc18xx.h	3822;"	d
SCT_EVCTRL5_IOCOND_Pos	inc/lpc18xx.h	3821;"	d
SCT_EVCTRL5_IOSEL_Msk	inc/lpc18xx.h	3820;"	d
SCT_EVCTRL5_IOSEL_Pos	inc/lpc18xx.h	3819;"	d
SCT_EVCTRL5_MATCHSEL_Msk	inc/lpc18xx.h	3814;"	d
SCT_EVCTRL5_MATCHSEL_Pos	inc/lpc18xx.h	3813;"	d
SCT_EVCTRL5_OUTSEL_Msk	inc/lpc18xx.h	3818;"	d
SCT_EVCTRL5_OUTSEL_Pos	inc/lpc18xx.h	3817;"	d
SCT_EVCTRL5_STATELD_Msk	inc/lpc18xx.h	3826;"	d
SCT_EVCTRL5_STATELD_Pos	inc/lpc18xx.h	3825;"	d
SCT_EVCTRL5_STATEV_Msk	inc/lpc18xx.h	3828;"	d
SCT_EVCTRL5_STATEV_Pos	inc/lpc18xx.h	3827;"	d
SCT_EVCTRL6_COMBMODE_Msk	inc/lpc18xx.h	3908;"	d
SCT_EVCTRL6_COMBMODE_Pos	inc/lpc18xx.h	3907;"	d
SCT_EVCTRL6_HEVENT_Msk	inc/lpc18xx.h	3900;"	d
SCT_EVCTRL6_HEVENT_Pos	inc/lpc18xx.h	3899;"	d
SCT_EVCTRL6_IOCOND_Msk	inc/lpc18xx.h	3906;"	d
SCT_EVCTRL6_IOCOND_Pos	inc/lpc18xx.h	3905;"	d
SCT_EVCTRL6_IOSEL_Msk	inc/lpc18xx.h	3904;"	d
SCT_EVCTRL6_IOSEL_Pos	inc/lpc18xx.h	3903;"	d
SCT_EVCTRL6_MATCHSEL_Msk	inc/lpc18xx.h	3898;"	d
SCT_EVCTRL6_MATCHSEL_Pos	inc/lpc18xx.h	3897;"	d
SCT_EVCTRL6_OUTSEL_Msk	inc/lpc18xx.h	3902;"	d
SCT_EVCTRL6_OUTSEL_Pos	inc/lpc18xx.h	3901;"	d
SCT_EVCTRL6_STATELD_Msk	inc/lpc18xx.h	3910;"	d
SCT_EVCTRL6_STATELD_Pos	inc/lpc18xx.h	3909;"	d
SCT_EVCTRL6_STATEV_Msk	inc/lpc18xx.h	3912;"	d
SCT_EVCTRL6_STATEV_Pos	inc/lpc18xx.h	3911;"	d
SCT_EVCTRL7_COMBMODE_Msk	inc/lpc18xx.h	3992;"	d
SCT_EVCTRL7_COMBMODE_Pos	inc/lpc18xx.h	3991;"	d
SCT_EVCTRL7_HEVENT_Msk	inc/lpc18xx.h	3984;"	d
SCT_EVCTRL7_HEVENT_Pos	inc/lpc18xx.h	3983;"	d
SCT_EVCTRL7_IOCOND_Msk	inc/lpc18xx.h	3990;"	d
SCT_EVCTRL7_IOCOND_Pos	inc/lpc18xx.h	3989;"	d
SCT_EVCTRL7_IOSEL_Msk	inc/lpc18xx.h	3988;"	d
SCT_EVCTRL7_IOSEL_Pos	inc/lpc18xx.h	3987;"	d
SCT_EVCTRL7_MATCHSEL_Msk	inc/lpc18xx.h	3982;"	d
SCT_EVCTRL7_MATCHSEL_Pos	inc/lpc18xx.h	3981;"	d
SCT_EVCTRL7_OUTSEL_Msk	inc/lpc18xx.h	3986;"	d
SCT_EVCTRL7_OUTSEL_Pos	inc/lpc18xx.h	3985;"	d
SCT_EVCTRL7_STATELD_Msk	inc/lpc18xx.h	3994;"	d
SCT_EVCTRL7_STATELD_Pos	inc/lpc18xx.h	3993;"	d
SCT_EVCTRL7_STATEV_Msk	inc/lpc18xx.h	3996;"	d
SCT_EVCTRL7_STATEV_Pos	inc/lpc18xx.h	3995;"	d
SCT_EVCTRL8_COMBMODE_Msk	inc/lpc18xx.h	4076;"	d
SCT_EVCTRL8_COMBMODE_Pos	inc/lpc18xx.h	4075;"	d
SCT_EVCTRL8_HEVENT_Msk	inc/lpc18xx.h	4068;"	d
SCT_EVCTRL8_HEVENT_Pos	inc/lpc18xx.h	4067;"	d
SCT_EVCTRL8_IOCOND_Msk	inc/lpc18xx.h	4074;"	d
SCT_EVCTRL8_IOCOND_Pos	inc/lpc18xx.h	4073;"	d
SCT_EVCTRL8_IOSEL_Msk	inc/lpc18xx.h	4072;"	d
SCT_EVCTRL8_IOSEL_Pos	inc/lpc18xx.h	4071;"	d
SCT_EVCTRL8_MATCHSEL_Msk	inc/lpc18xx.h	4066;"	d
SCT_EVCTRL8_MATCHSEL_Pos	inc/lpc18xx.h	4065;"	d
SCT_EVCTRL8_OUTSEL_Msk	inc/lpc18xx.h	4070;"	d
SCT_EVCTRL8_OUTSEL_Pos	inc/lpc18xx.h	4069;"	d
SCT_EVCTRL8_STATELD_Msk	inc/lpc18xx.h	4078;"	d
SCT_EVCTRL8_STATELD_Pos	inc/lpc18xx.h	4077;"	d
SCT_EVCTRL8_STATEV_Msk	inc/lpc18xx.h	4080;"	d
SCT_EVCTRL8_STATEV_Pos	inc/lpc18xx.h	4079;"	d
SCT_EVCTRL9_COMBMODE_Msk	inc/lpc18xx.h	4160;"	d
SCT_EVCTRL9_COMBMODE_Pos	inc/lpc18xx.h	4159;"	d
SCT_EVCTRL9_HEVENT_Msk	inc/lpc18xx.h	4152;"	d
SCT_EVCTRL9_HEVENT_Pos	inc/lpc18xx.h	4151;"	d
SCT_EVCTRL9_IOCOND_Msk	inc/lpc18xx.h	4158;"	d
SCT_EVCTRL9_IOCOND_Pos	inc/lpc18xx.h	4157;"	d
SCT_EVCTRL9_IOSEL_Msk	inc/lpc18xx.h	4156;"	d
SCT_EVCTRL9_IOSEL_Pos	inc/lpc18xx.h	4155;"	d
SCT_EVCTRL9_MATCHSEL_Msk	inc/lpc18xx.h	4150;"	d
SCT_EVCTRL9_MATCHSEL_Pos	inc/lpc18xx.h	4149;"	d
SCT_EVCTRL9_OUTSEL_Msk	inc/lpc18xx.h	4154;"	d
SCT_EVCTRL9_OUTSEL_Pos	inc/lpc18xx.h	4153;"	d
SCT_EVCTRL9_STATELD_Msk	inc/lpc18xx.h	4162;"	d
SCT_EVCTRL9_STATELD_Pos	inc/lpc18xx.h	4161;"	d
SCT_EVCTRL9_STATEV_Msk	inc/lpc18xx.h	4164;"	d
SCT_EVCTRL9_STATEV_Pos	inc/lpc18xx.h	4163;"	d
SCT_EVEN_IEN0_Msk	inc/lpc18xx.h	2324;"	d
SCT_EVEN_IEN0_Pos	inc/lpc18xx.h	2323;"	d
SCT_EVEN_IEN10_Msk	inc/lpc18xx.h	2344;"	d
SCT_EVEN_IEN10_Pos	inc/lpc18xx.h	2343;"	d
SCT_EVEN_IEN11_Msk	inc/lpc18xx.h	2346;"	d
SCT_EVEN_IEN11_Pos	inc/lpc18xx.h	2345;"	d
SCT_EVEN_IEN12_Msk	inc/lpc18xx.h	2348;"	d
SCT_EVEN_IEN12_Pos	inc/lpc18xx.h	2347;"	d
SCT_EVEN_IEN13_Msk	inc/lpc18xx.h	2350;"	d
SCT_EVEN_IEN13_Pos	inc/lpc18xx.h	2349;"	d
SCT_EVEN_IEN14_Msk	inc/lpc18xx.h	2352;"	d
SCT_EVEN_IEN14_Pos	inc/lpc18xx.h	2351;"	d
SCT_EVEN_IEN15_Msk	inc/lpc18xx.h	2354;"	d
SCT_EVEN_IEN15_Pos	inc/lpc18xx.h	2353;"	d
SCT_EVEN_IEN1_Msk	inc/lpc18xx.h	2326;"	d
SCT_EVEN_IEN1_Pos	inc/lpc18xx.h	2325;"	d
SCT_EVEN_IEN2_Msk	inc/lpc18xx.h	2328;"	d
SCT_EVEN_IEN2_Pos	inc/lpc18xx.h	2327;"	d
SCT_EVEN_IEN3_Msk	inc/lpc18xx.h	2330;"	d
SCT_EVEN_IEN3_Pos	inc/lpc18xx.h	2329;"	d
SCT_EVEN_IEN4_Msk	inc/lpc18xx.h	2332;"	d
SCT_EVEN_IEN4_Pos	inc/lpc18xx.h	2331;"	d
SCT_EVEN_IEN5_Msk	inc/lpc18xx.h	2334;"	d
SCT_EVEN_IEN5_Pos	inc/lpc18xx.h	2333;"	d
SCT_EVEN_IEN6_Msk	inc/lpc18xx.h	2336;"	d
SCT_EVEN_IEN6_Pos	inc/lpc18xx.h	2335;"	d
SCT_EVEN_IEN7_Msk	inc/lpc18xx.h	2338;"	d
SCT_EVEN_IEN7_Pos	inc/lpc18xx.h	2337;"	d
SCT_EVEN_IEN8_Msk	inc/lpc18xx.h	2340;"	d
SCT_EVEN_IEN8_Pos	inc/lpc18xx.h	2339;"	d
SCT_EVEN_IEN9_Msk	inc/lpc18xx.h	2342;"	d
SCT_EVEN_IEN9_Pos	inc/lpc18xx.h	2341;"	d
SCT_EVFLAG_FLAG0_Msk	inc/lpc18xx.h	2358;"	d
SCT_EVFLAG_FLAG0_Pos	inc/lpc18xx.h	2357;"	d
SCT_EVFLAG_FLAG10_Msk	inc/lpc18xx.h	2378;"	d
SCT_EVFLAG_FLAG10_Pos	inc/lpc18xx.h	2377;"	d
SCT_EVFLAG_FLAG11_Msk	inc/lpc18xx.h	2380;"	d
SCT_EVFLAG_FLAG11_Pos	inc/lpc18xx.h	2379;"	d
SCT_EVFLAG_FLAG12_Msk	inc/lpc18xx.h	2382;"	d
SCT_EVFLAG_FLAG12_Pos	inc/lpc18xx.h	2381;"	d
SCT_EVFLAG_FLAG13_Msk	inc/lpc18xx.h	2384;"	d
SCT_EVFLAG_FLAG13_Pos	inc/lpc18xx.h	2383;"	d
SCT_EVFLAG_FLAG14_Msk	inc/lpc18xx.h	2386;"	d
SCT_EVFLAG_FLAG14_Pos	inc/lpc18xx.h	2385;"	d
SCT_EVFLAG_FLAG15_Msk	inc/lpc18xx.h	2388;"	d
SCT_EVFLAG_FLAG15_Pos	inc/lpc18xx.h	2387;"	d
SCT_EVFLAG_FLAG1_Msk	inc/lpc18xx.h	2360;"	d
SCT_EVFLAG_FLAG1_Pos	inc/lpc18xx.h	2359;"	d
SCT_EVFLAG_FLAG2_Msk	inc/lpc18xx.h	2362;"	d
SCT_EVFLAG_FLAG2_Pos	inc/lpc18xx.h	2361;"	d
SCT_EVFLAG_FLAG3_Msk	inc/lpc18xx.h	2364;"	d
SCT_EVFLAG_FLAG3_Pos	inc/lpc18xx.h	2363;"	d
SCT_EVFLAG_FLAG4_Msk	inc/lpc18xx.h	2366;"	d
SCT_EVFLAG_FLAG4_Pos	inc/lpc18xx.h	2365;"	d
SCT_EVFLAG_FLAG5_Msk	inc/lpc18xx.h	2368;"	d
SCT_EVFLAG_FLAG5_Pos	inc/lpc18xx.h	2367;"	d
SCT_EVFLAG_FLAG6_Msk	inc/lpc18xx.h	2370;"	d
SCT_EVFLAG_FLAG6_Pos	inc/lpc18xx.h	2369;"	d
SCT_EVFLAG_FLAG7_Msk	inc/lpc18xx.h	2372;"	d
SCT_EVFLAG_FLAG7_Pos	inc/lpc18xx.h	2371;"	d
SCT_EVFLAG_FLAG8_Msk	inc/lpc18xx.h	2374;"	d
SCT_EVFLAG_FLAG8_Pos	inc/lpc18xx.h	2373;"	d
SCT_EVFLAG_FLAG9_Msk	inc/lpc18xx.h	2376;"	d
SCT_EVFLAG_FLAG9_Pos	inc/lpc18xx.h	2375;"	d
SCT_EVSTATEMSK0_STATEMSKn0_Msk	inc/lpc18xx.h	3328;"	d
SCT_EVSTATEMSK0_STATEMSKn0_Pos	inc/lpc18xx.h	3327;"	d
SCT_EVSTATEMSK0_STATEMSKn10_Msk	inc/lpc18xx.h	3348;"	d
SCT_EVSTATEMSK0_STATEMSKn10_Pos	inc/lpc18xx.h	3347;"	d
SCT_EVSTATEMSK0_STATEMSKn11_Msk	inc/lpc18xx.h	3350;"	d
SCT_EVSTATEMSK0_STATEMSKn11_Pos	inc/lpc18xx.h	3349;"	d
SCT_EVSTATEMSK0_STATEMSKn12_Msk	inc/lpc18xx.h	3352;"	d
SCT_EVSTATEMSK0_STATEMSKn12_Pos	inc/lpc18xx.h	3351;"	d
SCT_EVSTATEMSK0_STATEMSKn13_Msk	inc/lpc18xx.h	3354;"	d
SCT_EVSTATEMSK0_STATEMSKn13_Pos	inc/lpc18xx.h	3353;"	d
SCT_EVSTATEMSK0_STATEMSKn14_Msk	inc/lpc18xx.h	3356;"	d
SCT_EVSTATEMSK0_STATEMSKn14_Pos	inc/lpc18xx.h	3355;"	d
SCT_EVSTATEMSK0_STATEMSKn15_Msk	inc/lpc18xx.h	3358;"	d
SCT_EVSTATEMSK0_STATEMSKn15_Pos	inc/lpc18xx.h	3357;"	d
SCT_EVSTATEMSK0_STATEMSKn16_Msk	inc/lpc18xx.h	3360;"	d
SCT_EVSTATEMSK0_STATEMSKn16_Pos	inc/lpc18xx.h	3359;"	d
SCT_EVSTATEMSK0_STATEMSKn17_Msk	inc/lpc18xx.h	3362;"	d
SCT_EVSTATEMSK0_STATEMSKn17_Pos	inc/lpc18xx.h	3361;"	d
SCT_EVSTATEMSK0_STATEMSKn18_Msk	inc/lpc18xx.h	3364;"	d
SCT_EVSTATEMSK0_STATEMSKn18_Pos	inc/lpc18xx.h	3363;"	d
SCT_EVSTATEMSK0_STATEMSKn19_Msk	inc/lpc18xx.h	3366;"	d
SCT_EVSTATEMSK0_STATEMSKn19_Pos	inc/lpc18xx.h	3365;"	d
SCT_EVSTATEMSK0_STATEMSKn1_Msk	inc/lpc18xx.h	3330;"	d
SCT_EVSTATEMSK0_STATEMSKn1_Pos	inc/lpc18xx.h	3329;"	d
SCT_EVSTATEMSK0_STATEMSKn20_Msk	inc/lpc18xx.h	3368;"	d
SCT_EVSTATEMSK0_STATEMSKn20_Pos	inc/lpc18xx.h	3367;"	d
SCT_EVSTATEMSK0_STATEMSKn21_Msk	inc/lpc18xx.h	3370;"	d
SCT_EVSTATEMSK0_STATEMSKn21_Pos	inc/lpc18xx.h	3369;"	d
SCT_EVSTATEMSK0_STATEMSKn22_Msk	inc/lpc18xx.h	3372;"	d
SCT_EVSTATEMSK0_STATEMSKn22_Pos	inc/lpc18xx.h	3371;"	d
SCT_EVSTATEMSK0_STATEMSKn23_Msk	inc/lpc18xx.h	3374;"	d
SCT_EVSTATEMSK0_STATEMSKn23_Pos	inc/lpc18xx.h	3373;"	d
SCT_EVSTATEMSK0_STATEMSKn24_Msk	inc/lpc18xx.h	3376;"	d
SCT_EVSTATEMSK0_STATEMSKn24_Pos	inc/lpc18xx.h	3375;"	d
SCT_EVSTATEMSK0_STATEMSKn25_Msk	inc/lpc18xx.h	3378;"	d
SCT_EVSTATEMSK0_STATEMSKn25_Pos	inc/lpc18xx.h	3377;"	d
SCT_EVSTATEMSK0_STATEMSKn26_Msk	inc/lpc18xx.h	3380;"	d
SCT_EVSTATEMSK0_STATEMSKn26_Pos	inc/lpc18xx.h	3379;"	d
SCT_EVSTATEMSK0_STATEMSKn27_Msk	inc/lpc18xx.h	3382;"	d
SCT_EVSTATEMSK0_STATEMSKn27_Pos	inc/lpc18xx.h	3381;"	d
SCT_EVSTATEMSK0_STATEMSKn28_Msk	inc/lpc18xx.h	3384;"	d
SCT_EVSTATEMSK0_STATEMSKn28_Pos	inc/lpc18xx.h	3383;"	d
SCT_EVSTATEMSK0_STATEMSKn29_Msk	inc/lpc18xx.h	3386;"	d
SCT_EVSTATEMSK0_STATEMSKn29_Pos	inc/lpc18xx.h	3385;"	d
SCT_EVSTATEMSK0_STATEMSKn2_Msk	inc/lpc18xx.h	3332;"	d
SCT_EVSTATEMSK0_STATEMSKn2_Pos	inc/lpc18xx.h	3331;"	d
SCT_EVSTATEMSK0_STATEMSKn30_Msk	inc/lpc18xx.h	3388;"	d
SCT_EVSTATEMSK0_STATEMSKn30_Pos	inc/lpc18xx.h	3387;"	d
SCT_EVSTATEMSK0_STATEMSKn31_Msk	inc/lpc18xx.h	3390;"	d
SCT_EVSTATEMSK0_STATEMSKn31_Pos	inc/lpc18xx.h	3389;"	d
SCT_EVSTATEMSK0_STATEMSKn3_Msk	inc/lpc18xx.h	3334;"	d
SCT_EVSTATEMSK0_STATEMSKn3_Pos	inc/lpc18xx.h	3333;"	d
SCT_EVSTATEMSK0_STATEMSKn4_Msk	inc/lpc18xx.h	3336;"	d
SCT_EVSTATEMSK0_STATEMSKn4_Pos	inc/lpc18xx.h	3335;"	d
SCT_EVSTATEMSK0_STATEMSKn5_Msk	inc/lpc18xx.h	3338;"	d
SCT_EVSTATEMSK0_STATEMSKn5_Pos	inc/lpc18xx.h	3337;"	d
SCT_EVSTATEMSK0_STATEMSKn6_Msk	inc/lpc18xx.h	3340;"	d
SCT_EVSTATEMSK0_STATEMSKn6_Pos	inc/lpc18xx.h	3339;"	d
SCT_EVSTATEMSK0_STATEMSKn7_Msk	inc/lpc18xx.h	3342;"	d
SCT_EVSTATEMSK0_STATEMSKn7_Pos	inc/lpc18xx.h	3341;"	d
SCT_EVSTATEMSK0_STATEMSKn8_Msk	inc/lpc18xx.h	3344;"	d
SCT_EVSTATEMSK0_STATEMSKn8_Pos	inc/lpc18xx.h	3343;"	d
SCT_EVSTATEMSK0_STATEMSKn9_Msk	inc/lpc18xx.h	3346;"	d
SCT_EVSTATEMSK0_STATEMSKn9_Pos	inc/lpc18xx.h	3345;"	d
SCT_EVSTATEMSK10_STATEMSKn0_Msk	inc/lpc18xx.h	4168;"	d
SCT_EVSTATEMSK10_STATEMSKn0_Pos	inc/lpc18xx.h	4167;"	d
SCT_EVSTATEMSK10_STATEMSKn10_Msk	inc/lpc18xx.h	4188;"	d
SCT_EVSTATEMSK10_STATEMSKn10_Pos	inc/lpc18xx.h	4187;"	d
SCT_EVSTATEMSK10_STATEMSKn11_Msk	inc/lpc18xx.h	4190;"	d
SCT_EVSTATEMSK10_STATEMSKn11_Pos	inc/lpc18xx.h	4189;"	d
SCT_EVSTATEMSK10_STATEMSKn12_Msk	inc/lpc18xx.h	4192;"	d
SCT_EVSTATEMSK10_STATEMSKn12_Pos	inc/lpc18xx.h	4191;"	d
SCT_EVSTATEMSK10_STATEMSKn13_Msk	inc/lpc18xx.h	4194;"	d
SCT_EVSTATEMSK10_STATEMSKn13_Pos	inc/lpc18xx.h	4193;"	d
SCT_EVSTATEMSK10_STATEMSKn14_Msk	inc/lpc18xx.h	4196;"	d
SCT_EVSTATEMSK10_STATEMSKn14_Pos	inc/lpc18xx.h	4195;"	d
SCT_EVSTATEMSK10_STATEMSKn15_Msk	inc/lpc18xx.h	4198;"	d
SCT_EVSTATEMSK10_STATEMSKn15_Pos	inc/lpc18xx.h	4197;"	d
SCT_EVSTATEMSK10_STATEMSKn16_Msk	inc/lpc18xx.h	4200;"	d
SCT_EVSTATEMSK10_STATEMSKn16_Pos	inc/lpc18xx.h	4199;"	d
SCT_EVSTATEMSK10_STATEMSKn17_Msk	inc/lpc18xx.h	4202;"	d
SCT_EVSTATEMSK10_STATEMSKn17_Pos	inc/lpc18xx.h	4201;"	d
SCT_EVSTATEMSK10_STATEMSKn18_Msk	inc/lpc18xx.h	4204;"	d
SCT_EVSTATEMSK10_STATEMSKn18_Pos	inc/lpc18xx.h	4203;"	d
SCT_EVSTATEMSK10_STATEMSKn19_Msk	inc/lpc18xx.h	4206;"	d
SCT_EVSTATEMSK10_STATEMSKn19_Pos	inc/lpc18xx.h	4205;"	d
SCT_EVSTATEMSK10_STATEMSKn1_Msk	inc/lpc18xx.h	4170;"	d
SCT_EVSTATEMSK10_STATEMSKn1_Pos	inc/lpc18xx.h	4169;"	d
SCT_EVSTATEMSK10_STATEMSKn20_Msk	inc/lpc18xx.h	4208;"	d
SCT_EVSTATEMSK10_STATEMSKn20_Pos	inc/lpc18xx.h	4207;"	d
SCT_EVSTATEMSK10_STATEMSKn21_Msk	inc/lpc18xx.h	4210;"	d
SCT_EVSTATEMSK10_STATEMSKn21_Pos	inc/lpc18xx.h	4209;"	d
SCT_EVSTATEMSK10_STATEMSKn22_Msk	inc/lpc18xx.h	4212;"	d
SCT_EVSTATEMSK10_STATEMSKn22_Pos	inc/lpc18xx.h	4211;"	d
SCT_EVSTATEMSK10_STATEMSKn23_Msk	inc/lpc18xx.h	4214;"	d
SCT_EVSTATEMSK10_STATEMSKn23_Pos	inc/lpc18xx.h	4213;"	d
SCT_EVSTATEMSK10_STATEMSKn24_Msk	inc/lpc18xx.h	4216;"	d
SCT_EVSTATEMSK10_STATEMSKn24_Pos	inc/lpc18xx.h	4215;"	d
SCT_EVSTATEMSK10_STATEMSKn25_Msk	inc/lpc18xx.h	4218;"	d
SCT_EVSTATEMSK10_STATEMSKn25_Pos	inc/lpc18xx.h	4217;"	d
SCT_EVSTATEMSK10_STATEMSKn26_Msk	inc/lpc18xx.h	4220;"	d
SCT_EVSTATEMSK10_STATEMSKn26_Pos	inc/lpc18xx.h	4219;"	d
SCT_EVSTATEMSK10_STATEMSKn27_Msk	inc/lpc18xx.h	4222;"	d
SCT_EVSTATEMSK10_STATEMSKn27_Pos	inc/lpc18xx.h	4221;"	d
SCT_EVSTATEMSK10_STATEMSKn28_Msk	inc/lpc18xx.h	4224;"	d
SCT_EVSTATEMSK10_STATEMSKn28_Pos	inc/lpc18xx.h	4223;"	d
SCT_EVSTATEMSK10_STATEMSKn29_Msk	inc/lpc18xx.h	4226;"	d
SCT_EVSTATEMSK10_STATEMSKn29_Pos	inc/lpc18xx.h	4225;"	d
SCT_EVSTATEMSK10_STATEMSKn2_Msk	inc/lpc18xx.h	4172;"	d
SCT_EVSTATEMSK10_STATEMSKn2_Pos	inc/lpc18xx.h	4171;"	d
SCT_EVSTATEMSK10_STATEMSKn30_Msk	inc/lpc18xx.h	4228;"	d
SCT_EVSTATEMSK10_STATEMSKn30_Pos	inc/lpc18xx.h	4227;"	d
SCT_EVSTATEMSK10_STATEMSKn31_Msk	inc/lpc18xx.h	4230;"	d
SCT_EVSTATEMSK10_STATEMSKn31_Pos	inc/lpc18xx.h	4229;"	d
SCT_EVSTATEMSK10_STATEMSKn3_Msk	inc/lpc18xx.h	4174;"	d
SCT_EVSTATEMSK10_STATEMSKn3_Pos	inc/lpc18xx.h	4173;"	d
SCT_EVSTATEMSK10_STATEMSKn4_Msk	inc/lpc18xx.h	4176;"	d
SCT_EVSTATEMSK10_STATEMSKn4_Pos	inc/lpc18xx.h	4175;"	d
SCT_EVSTATEMSK10_STATEMSKn5_Msk	inc/lpc18xx.h	4178;"	d
SCT_EVSTATEMSK10_STATEMSKn5_Pos	inc/lpc18xx.h	4177;"	d
SCT_EVSTATEMSK10_STATEMSKn6_Msk	inc/lpc18xx.h	4180;"	d
SCT_EVSTATEMSK10_STATEMSKn6_Pos	inc/lpc18xx.h	4179;"	d
SCT_EVSTATEMSK10_STATEMSKn7_Msk	inc/lpc18xx.h	4182;"	d
SCT_EVSTATEMSK10_STATEMSKn7_Pos	inc/lpc18xx.h	4181;"	d
SCT_EVSTATEMSK10_STATEMSKn8_Msk	inc/lpc18xx.h	4184;"	d
SCT_EVSTATEMSK10_STATEMSKn8_Pos	inc/lpc18xx.h	4183;"	d
SCT_EVSTATEMSK10_STATEMSKn9_Msk	inc/lpc18xx.h	4186;"	d
SCT_EVSTATEMSK10_STATEMSKn9_Pos	inc/lpc18xx.h	4185;"	d
SCT_EVSTATEMSK11_STATEMSKn0_Msk	inc/lpc18xx.h	4252;"	d
SCT_EVSTATEMSK11_STATEMSKn0_Pos	inc/lpc18xx.h	4251;"	d
SCT_EVSTATEMSK11_STATEMSKn10_Msk	inc/lpc18xx.h	4272;"	d
SCT_EVSTATEMSK11_STATEMSKn10_Pos	inc/lpc18xx.h	4271;"	d
SCT_EVSTATEMSK11_STATEMSKn11_Msk	inc/lpc18xx.h	4274;"	d
SCT_EVSTATEMSK11_STATEMSKn11_Pos	inc/lpc18xx.h	4273;"	d
SCT_EVSTATEMSK11_STATEMSKn12_Msk	inc/lpc18xx.h	4276;"	d
SCT_EVSTATEMSK11_STATEMSKn12_Pos	inc/lpc18xx.h	4275;"	d
SCT_EVSTATEMSK11_STATEMSKn13_Msk	inc/lpc18xx.h	4278;"	d
SCT_EVSTATEMSK11_STATEMSKn13_Pos	inc/lpc18xx.h	4277;"	d
SCT_EVSTATEMSK11_STATEMSKn14_Msk	inc/lpc18xx.h	4280;"	d
SCT_EVSTATEMSK11_STATEMSKn14_Pos	inc/lpc18xx.h	4279;"	d
SCT_EVSTATEMSK11_STATEMSKn15_Msk	inc/lpc18xx.h	4282;"	d
SCT_EVSTATEMSK11_STATEMSKn15_Pos	inc/lpc18xx.h	4281;"	d
SCT_EVSTATEMSK11_STATEMSKn16_Msk	inc/lpc18xx.h	4284;"	d
SCT_EVSTATEMSK11_STATEMSKn16_Pos	inc/lpc18xx.h	4283;"	d
SCT_EVSTATEMSK11_STATEMSKn17_Msk	inc/lpc18xx.h	4286;"	d
SCT_EVSTATEMSK11_STATEMSKn17_Pos	inc/lpc18xx.h	4285;"	d
SCT_EVSTATEMSK11_STATEMSKn18_Msk	inc/lpc18xx.h	4288;"	d
SCT_EVSTATEMSK11_STATEMSKn18_Pos	inc/lpc18xx.h	4287;"	d
SCT_EVSTATEMSK11_STATEMSKn19_Msk	inc/lpc18xx.h	4290;"	d
SCT_EVSTATEMSK11_STATEMSKn19_Pos	inc/lpc18xx.h	4289;"	d
SCT_EVSTATEMSK11_STATEMSKn1_Msk	inc/lpc18xx.h	4254;"	d
SCT_EVSTATEMSK11_STATEMSKn1_Pos	inc/lpc18xx.h	4253;"	d
SCT_EVSTATEMSK11_STATEMSKn20_Msk	inc/lpc18xx.h	4292;"	d
SCT_EVSTATEMSK11_STATEMSKn20_Pos	inc/lpc18xx.h	4291;"	d
SCT_EVSTATEMSK11_STATEMSKn21_Msk	inc/lpc18xx.h	4294;"	d
SCT_EVSTATEMSK11_STATEMSKn21_Pos	inc/lpc18xx.h	4293;"	d
SCT_EVSTATEMSK11_STATEMSKn22_Msk	inc/lpc18xx.h	4296;"	d
SCT_EVSTATEMSK11_STATEMSKn22_Pos	inc/lpc18xx.h	4295;"	d
SCT_EVSTATEMSK11_STATEMSKn23_Msk	inc/lpc18xx.h	4298;"	d
SCT_EVSTATEMSK11_STATEMSKn23_Pos	inc/lpc18xx.h	4297;"	d
SCT_EVSTATEMSK11_STATEMSKn24_Msk	inc/lpc18xx.h	4300;"	d
SCT_EVSTATEMSK11_STATEMSKn24_Pos	inc/lpc18xx.h	4299;"	d
SCT_EVSTATEMSK11_STATEMSKn25_Msk	inc/lpc18xx.h	4302;"	d
SCT_EVSTATEMSK11_STATEMSKn25_Pos	inc/lpc18xx.h	4301;"	d
SCT_EVSTATEMSK11_STATEMSKn26_Msk	inc/lpc18xx.h	4304;"	d
SCT_EVSTATEMSK11_STATEMSKn26_Pos	inc/lpc18xx.h	4303;"	d
SCT_EVSTATEMSK11_STATEMSKn27_Msk	inc/lpc18xx.h	4306;"	d
SCT_EVSTATEMSK11_STATEMSKn27_Pos	inc/lpc18xx.h	4305;"	d
SCT_EVSTATEMSK11_STATEMSKn28_Msk	inc/lpc18xx.h	4308;"	d
SCT_EVSTATEMSK11_STATEMSKn28_Pos	inc/lpc18xx.h	4307;"	d
SCT_EVSTATEMSK11_STATEMSKn29_Msk	inc/lpc18xx.h	4310;"	d
SCT_EVSTATEMSK11_STATEMSKn29_Pos	inc/lpc18xx.h	4309;"	d
SCT_EVSTATEMSK11_STATEMSKn2_Msk	inc/lpc18xx.h	4256;"	d
SCT_EVSTATEMSK11_STATEMSKn2_Pos	inc/lpc18xx.h	4255;"	d
SCT_EVSTATEMSK11_STATEMSKn30_Msk	inc/lpc18xx.h	4312;"	d
SCT_EVSTATEMSK11_STATEMSKn30_Pos	inc/lpc18xx.h	4311;"	d
SCT_EVSTATEMSK11_STATEMSKn31_Msk	inc/lpc18xx.h	4314;"	d
SCT_EVSTATEMSK11_STATEMSKn31_Pos	inc/lpc18xx.h	4313;"	d
SCT_EVSTATEMSK11_STATEMSKn3_Msk	inc/lpc18xx.h	4258;"	d
SCT_EVSTATEMSK11_STATEMSKn3_Pos	inc/lpc18xx.h	4257;"	d
SCT_EVSTATEMSK11_STATEMSKn4_Msk	inc/lpc18xx.h	4260;"	d
SCT_EVSTATEMSK11_STATEMSKn4_Pos	inc/lpc18xx.h	4259;"	d
SCT_EVSTATEMSK11_STATEMSKn5_Msk	inc/lpc18xx.h	4262;"	d
SCT_EVSTATEMSK11_STATEMSKn5_Pos	inc/lpc18xx.h	4261;"	d
SCT_EVSTATEMSK11_STATEMSKn6_Msk	inc/lpc18xx.h	4264;"	d
SCT_EVSTATEMSK11_STATEMSKn6_Pos	inc/lpc18xx.h	4263;"	d
SCT_EVSTATEMSK11_STATEMSKn7_Msk	inc/lpc18xx.h	4266;"	d
SCT_EVSTATEMSK11_STATEMSKn7_Pos	inc/lpc18xx.h	4265;"	d
SCT_EVSTATEMSK11_STATEMSKn8_Msk	inc/lpc18xx.h	4268;"	d
SCT_EVSTATEMSK11_STATEMSKn8_Pos	inc/lpc18xx.h	4267;"	d
SCT_EVSTATEMSK11_STATEMSKn9_Msk	inc/lpc18xx.h	4270;"	d
SCT_EVSTATEMSK11_STATEMSKn9_Pos	inc/lpc18xx.h	4269;"	d
SCT_EVSTATEMSK12_STATEMSKn0_Msk	inc/lpc18xx.h	4336;"	d
SCT_EVSTATEMSK12_STATEMSKn0_Pos	inc/lpc18xx.h	4335;"	d
SCT_EVSTATEMSK12_STATEMSKn10_Msk	inc/lpc18xx.h	4356;"	d
SCT_EVSTATEMSK12_STATEMSKn10_Pos	inc/lpc18xx.h	4355;"	d
SCT_EVSTATEMSK12_STATEMSKn11_Msk	inc/lpc18xx.h	4358;"	d
SCT_EVSTATEMSK12_STATEMSKn11_Pos	inc/lpc18xx.h	4357;"	d
SCT_EVSTATEMSK12_STATEMSKn12_Msk	inc/lpc18xx.h	4360;"	d
SCT_EVSTATEMSK12_STATEMSKn12_Pos	inc/lpc18xx.h	4359;"	d
SCT_EVSTATEMSK12_STATEMSKn13_Msk	inc/lpc18xx.h	4362;"	d
SCT_EVSTATEMSK12_STATEMSKn13_Pos	inc/lpc18xx.h	4361;"	d
SCT_EVSTATEMSK12_STATEMSKn14_Msk	inc/lpc18xx.h	4364;"	d
SCT_EVSTATEMSK12_STATEMSKn14_Pos	inc/lpc18xx.h	4363;"	d
SCT_EVSTATEMSK12_STATEMSKn15_Msk	inc/lpc18xx.h	4366;"	d
SCT_EVSTATEMSK12_STATEMSKn15_Pos	inc/lpc18xx.h	4365;"	d
SCT_EVSTATEMSK12_STATEMSKn16_Msk	inc/lpc18xx.h	4368;"	d
SCT_EVSTATEMSK12_STATEMSKn16_Pos	inc/lpc18xx.h	4367;"	d
SCT_EVSTATEMSK12_STATEMSKn17_Msk	inc/lpc18xx.h	4370;"	d
SCT_EVSTATEMSK12_STATEMSKn17_Pos	inc/lpc18xx.h	4369;"	d
SCT_EVSTATEMSK12_STATEMSKn18_Msk	inc/lpc18xx.h	4372;"	d
SCT_EVSTATEMSK12_STATEMSKn18_Pos	inc/lpc18xx.h	4371;"	d
SCT_EVSTATEMSK12_STATEMSKn19_Msk	inc/lpc18xx.h	4374;"	d
SCT_EVSTATEMSK12_STATEMSKn19_Pos	inc/lpc18xx.h	4373;"	d
SCT_EVSTATEMSK12_STATEMSKn1_Msk	inc/lpc18xx.h	4338;"	d
SCT_EVSTATEMSK12_STATEMSKn1_Pos	inc/lpc18xx.h	4337;"	d
SCT_EVSTATEMSK12_STATEMSKn20_Msk	inc/lpc18xx.h	4376;"	d
SCT_EVSTATEMSK12_STATEMSKn20_Pos	inc/lpc18xx.h	4375;"	d
SCT_EVSTATEMSK12_STATEMSKn21_Msk	inc/lpc18xx.h	4378;"	d
SCT_EVSTATEMSK12_STATEMSKn21_Pos	inc/lpc18xx.h	4377;"	d
SCT_EVSTATEMSK12_STATEMSKn22_Msk	inc/lpc18xx.h	4380;"	d
SCT_EVSTATEMSK12_STATEMSKn22_Pos	inc/lpc18xx.h	4379;"	d
SCT_EVSTATEMSK12_STATEMSKn23_Msk	inc/lpc18xx.h	4382;"	d
SCT_EVSTATEMSK12_STATEMSKn23_Pos	inc/lpc18xx.h	4381;"	d
SCT_EVSTATEMSK12_STATEMSKn24_Msk	inc/lpc18xx.h	4384;"	d
SCT_EVSTATEMSK12_STATEMSKn24_Pos	inc/lpc18xx.h	4383;"	d
SCT_EVSTATEMSK12_STATEMSKn25_Msk	inc/lpc18xx.h	4386;"	d
SCT_EVSTATEMSK12_STATEMSKn25_Pos	inc/lpc18xx.h	4385;"	d
SCT_EVSTATEMSK12_STATEMSKn26_Msk	inc/lpc18xx.h	4388;"	d
SCT_EVSTATEMSK12_STATEMSKn26_Pos	inc/lpc18xx.h	4387;"	d
SCT_EVSTATEMSK12_STATEMSKn27_Msk	inc/lpc18xx.h	4390;"	d
SCT_EVSTATEMSK12_STATEMSKn27_Pos	inc/lpc18xx.h	4389;"	d
SCT_EVSTATEMSK12_STATEMSKn28_Msk	inc/lpc18xx.h	4392;"	d
SCT_EVSTATEMSK12_STATEMSKn28_Pos	inc/lpc18xx.h	4391;"	d
SCT_EVSTATEMSK12_STATEMSKn29_Msk	inc/lpc18xx.h	4394;"	d
SCT_EVSTATEMSK12_STATEMSKn29_Pos	inc/lpc18xx.h	4393;"	d
SCT_EVSTATEMSK12_STATEMSKn2_Msk	inc/lpc18xx.h	4340;"	d
SCT_EVSTATEMSK12_STATEMSKn2_Pos	inc/lpc18xx.h	4339;"	d
SCT_EVSTATEMSK12_STATEMSKn30_Msk	inc/lpc18xx.h	4396;"	d
SCT_EVSTATEMSK12_STATEMSKn30_Pos	inc/lpc18xx.h	4395;"	d
SCT_EVSTATEMSK12_STATEMSKn31_Msk	inc/lpc18xx.h	4398;"	d
SCT_EVSTATEMSK12_STATEMSKn31_Pos	inc/lpc18xx.h	4397;"	d
SCT_EVSTATEMSK12_STATEMSKn3_Msk	inc/lpc18xx.h	4342;"	d
SCT_EVSTATEMSK12_STATEMSKn3_Pos	inc/lpc18xx.h	4341;"	d
SCT_EVSTATEMSK12_STATEMSKn4_Msk	inc/lpc18xx.h	4344;"	d
SCT_EVSTATEMSK12_STATEMSKn4_Pos	inc/lpc18xx.h	4343;"	d
SCT_EVSTATEMSK12_STATEMSKn5_Msk	inc/lpc18xx.h	4346;"	d
SCT_EVSTATEMSK12_STATEMSKn5_Pos	inc/lpc18xx.h	4345;"	d
SCT_EVSTATEMSK12_STATEMSKn6_Msk	inc/lpc18xx.h	4348;"	d
SCT_EVSTATEMSK12_STATEMSKn6_Pos	inc/lpc18xx.h	4347;"	d
SCT_EVSTATEMSK12_STATEMSKn7_Msk	inc/lpc18xx.h	4350;"	d
SCT_EVSTATEMSK12_STATEMSKn7_Pos	inc/lpc18xx.h	4349;"	d
SCT_EVSTATEMSK12_STATEMSKn8_Msk	inc/lpc18xx.h	4352;"	d
SCT_EVSTATEMSK12_STATEMSKn8_Pos	inc/lpc18xx.h	4351;"	d
SCT_EVSTATEMSK12_STATEMSKn9_Msk	inc/lpc18xx.h	4354;"	d
SCT_EVSTATEMSK12_STATEMSKn9_Pos	inc/lpc18xx.h	4353;"	d
SCT_EVSTATEMSK13_STATEMSKn0_Msk	inc/lpc18xx.h	4420;"	d
SCT_EVSTATEMSK13_STATEMSKn0_Pos	inc/lpc18xx.h	4419;"	d
SCT_EVSTATEMSK13_STATEMSKn10_Msk	inc/lpc18xx.h	4440;"	d
SCT_EVSTATEMSK13_STATEMSKn10_Pos	inc/lpc18xx.h	4439;"	d
SCT_EVSTATEMSK13_STATEMSKn11_Msk	inc/lpc18xx.h	4442;"	d
SCT_EVSTATEMSK13_STATEMSKn11_Pos	inc/lpc18xx.h	4441;"	d
SCT_EVSTATEMSK13_STATEMSKn12_Msk	inc/lpc18xx.h	4444;"	d
SCT_EVSTATEMSK13_STATEMSKn12_Pos	inc/lpc18xx.h	4443;"	d
SCT_EVSTATEMSK13_STATEMSKn13_Msk	inc/lpc18xx.h	4446;"	d
SCT_EVSTATEMSK13_STATEMSKn13_Pos	inc/lpc18xx.h	4445;"	d
SCT_EVSTATEMSK13_STATEMSKn14_Msk	inc/lpc18xx.h	4448;"	d
SCT_EVSTATEMSK13_STATEMSKn14_Pos	inc/lpc18xx.h	4447;"	d
SCT_EVSTATEMSK13_STATEMSKn15_Msk	inc/lpc18xx.h	4450;"	d
SCT_EVSTATEMSK13_STATEMSKn15_Pos	inc/lpc18xx.h	4449;"	d
SCT_EVSTATEMSK13_STATEMSKn16_Msk	inc/lpc18xx.h	4452;"	d
SCT_EVSTATEMSK13_STATEMSKn16_Pos	inc/lpc18xx.h	4451;"	d
SCT_EVSTATEMSK13_STATEMSKn17_Msk	inc/lpc18xx.h	4454;"	d
SCT_EVSTATEMSK13_STATEMSKn17_Pos	inc/lpc18xx.h	4453;"	d
SCT_EVSTATEMSK13_STATEMSKn18_Msk	inc/lpc18xx.h	4456;"	d
SCT_EVSTATEMSK13_STATEMSKn18_Pos	inc/lpc18xx.h	4455;"	d
SCT_EVSTATEMSK13_STATEMSKn19_Msk	inc/lpc18xx.h	4458;"	d
SCT_EVSTATEMSK13_STATEMSKn19_Pos	inc/lpc18xx.h	4457;"	d
SCT_EVSTATEMSK13_STATEMSKn1_Msk	inc/lpc18xx.h	4422;"	d
SCT_EVSTATEMSK13_STATEMSKn1_Pos	inc/lpc18xx.h	4421;"	d
SCT_EVSTATEMSK13_STATEMSKn20_Msk	inc/lpc18xx.h	4460;"	d
SCT_EVSTATEMSK13_STATEMSKn20_Pos	inc/lpc18xx.h	4459;"	d
SCT_EVSTATEMSK13_STATEMSKn21_Msk	inc/lpc18xx.h	4462;"	d
SCT_EVSTATEMSK13_STATEMSKn21_Pos	inc/lpc18xx.h	4461;"	d
SCT_EVSTATEMSK13_STATEMSKn22_Msk	inc/lpc18xx.h	4464;"	d
SCT_EVSTATEMSK13_STATEMSKn22_Pos	inc/lpc18xx.h	4463;"	d
SCT_EVSTATEMSK13_STATEMSKn23_Msk	inc/lpc18xx.h	4466;"	d
SCT_EVSTATEMSK13_STATEMSKn23_Pos	inc/lpc18xx.h	4465;"	d
SCT_EVSTATEMSK13_STATEMSKn24_Msk	inc/lpc18xx.h	4468;"	d
SCT_EVSTATEMSK13_STATEMSKn24_Pos	inc/lpc18xx.h	4467;"	d
SCT_EVSTATEMSK13_STATEMSKn25_Msk	inc/lpc18xx.h	4470;"	d
SCT_EVSTATEMSK13_STATEMSKn25_Pos	inc/lpc18xx.h	4469;"	d
SCT_EVSTATEMSK13_STATEMSKn26_Msk	inc/lpc18xx.h	4472;"	d
SCT_EVSTATEMSK13_STATEMSKn26_Pos	inc/lpc18xx.h	4471;"	d
SCT_EVSTATEMSK13_STATEMSKn27_Msk	inc/lpc18xx.h	4474;"	d
SCT_EVSTATEMSK13_STATEMSKn27_Pos	inc/lpc18xx.h	4473;"	d
SCT_EVSTATEMSK13_STATEMSKn28_Msk	inc/lpc18xx.h	4476;"	d
SCT_EVSTATEMSK13_STATEMSKn28_Pos	inc/lpc18xx.h	4475;"	d
SCT_EVSTATEMSK13_STATEMSKn29_Msk	inc/lpc18xx.h	4478;"	d
SCT_EVSTATEMSK13_STATEMSKn29_Pos	inc/lpc18xx.h	4477;"	d
SCT_EVSTATEMSK13_STATEMSKn2_Msk	inc/lpc18xx.h	4424;"	d
SCT_EVSTATEMSK13_STATEMSKn2_Pos	inc/lpc18xx.h	4423;"	d
SCT_EVSTATEMSK13_STATEMSKn30_Msk	inc/lpc18xx.h	4480;"	d
SCT_EVSTATEMSK13_STATEMSKn30_Pos	inc/lpc18xx.h	4479;"	d
SCT_EVSTATEMSK13_STATEMSKn31_Msk	inc/lpc18xx.h	4482;"	d
SCT_EVSTATEMSK13_STATEMSKn31_Pos	inc/lpc18xx.h	4481;"	d
SCT_EVSTATEMSK13_STATEMSKn3_Msk	inc/lpc18xx.h	4426;"	d
SCT_EVSTATEMSK13_STATEMSKn3_Pos	inc/lpc18xx.h	4425;"	d
SCT_EVSTATEMSK13_STATEMSKn4_Msk	inc/lpc18xx.h	4428;"	d
SCT_EVSTATEMSK13_STATEMSKn4_Pos	inc/lpc18xx.h	4427;"	d
SCT_EVSTATEMSK13_STATEMSKn5_Msk	inc/lpc18xx.h	4430;"	d
SCT_EVSTATEMSK13_STATEMSKn5_Pos	inc/lpc18xx.h	4429;"	d
SCT_EVSTATEMSK13_STATEMSKn6_Msk	inc/lpc18xx.h	4432;"	d
SCT_EVSTATEMSK13_STATEMSKn6_Pos	inc/lpc18xx.h	4431;"	d
SCT_EVSTATEMSK13_STATEMSKn7_Msk	inc/lpc18xx.h	4434;"	d
SCT_EVSTATEMSK13_STATEMSKn7_Pos	inc/lpc18xx.h	4433;"	d
SCT_EVSTATEMSK13_STATEMSKn8_Msk	inc/lpc18xx.h	4436;"	d
SCT_EVSTATEMSK13_STATEMSKn8_Pos	inc/lpc18xx.h	4435;"	d
SCT_EVSTATEMSK13_STATEMSKn9_Msk	inc/lpc18xx.h	4438;"	d
SCT_EVSTATEMSK13_STATEMSKn9_Pos	inc/lpc18xx.h	4437;"	d
SCT_EVSTATEMSK14_STATEMSKn0_Msk	inc/lpc18xx.h	4504;"	d
SCT_EVSTATEMSK14_STATEMSKn0_Pos	inc/lpc18xx.h	4503;"	d
SCT_EVSTATEMSK14_STATEMSKn10_Msk	inc/lpc18xx.h	4524;"	d
SCT_EVSTATEMSK14_STATEMSKn10_Pos	inc/lpc18xx.h	4523;"	d
SCT_EVSTATEMSK14_STATEMSKn11_Msk	inc/lpc18xx.h	4526;"	d
SCT_EVSTATEMSK14_STATEMSKn11_Pos	inc/lpc18xx.h	4525;"	d
SCT_EVSTATEMSK14_STATEMSKn12_Msk	inc/lpc18xx.h	4528;"	d
SCT_EVSTATEMSK14_STATEMSKn12_Pos	inc/lpc18xx.h	4527;"	d
SCT_EVSTATEMSK14_STATEMSKn13_Msk	inc/lpc18xx.h	4530;"	d
SCT_EVSTATEMSK14_STATEMSKn13_Pos	inc/lpc18xx.h	4529;"	d
SCT_EVSTATEMSK14_STATEMSKn14_Msk	inc/lpc18xx.h	4532;"	d
SCT_EVSTATEMSK14_STATEMSKn14_Pos	inc/lpc18xx.h	4531;"	d
SCT_EVSTATEMSK14_STATEMSKn15_Msk	inc/lpc18xx.h	4534;"	d
SCT_EVSTATEMSK14_STATEMSKn15_Pos	inc/lpc18xx.h	4533;"	d
SCT_EVSTATEMSK14_STATEMSKn16_Msk	inc/lpc18xx.h	4536;"	d
SCT_EVSTATEMSK14_STATEMSKn16_Pos	inc/lpc18xx.h	4535;"	d
SCT_EVSTATEMSK14_STATEMSKn17_Msk	inc/lpc18xx.h	4538;"	d
SCT_EVSTATEMSK14_STATEMSKn17_Pos	inc/lpc18xx.h	4537;"	d
SCT_EVSTATEMSK14_STATEMSKn18_Msk	inc/lpc18xx.h	4540;"	d
SCT_EVSTATEMSK14_STATEMSKn18_Pos	inc/lpc18xx.h	4539;"	d
SCT_EVSTATEMSK14_STATEMSKn19_Msk	inc/lpc18xx.h	4542;"	d
SCT_EVSTATEMSK14_STATEMSKn19_Pos	inc/lpc18xx.h	4541;"	d
SCT_EVSTATEMSK14_STATEMSKn1_Msk	inc/lpc18xx.h	4506;"	d
SCT_EVSTATEMSK14_STATEMSKn1_Pos	inc/lpc18xx.h	4505;"	d
SCT_EVSTATEMSK14_STATEMSKn20_Msk	inc/lpc18xx.h	4544;"	d
SCT_EVSTATEMSK14_STATEMSKn20_Pos	inc/lpc18xx.h	4543;"	d
SCT_EVSTATEMSK14_STATEMSKn21_Msk	inc/lpc18xx.h	4546;"	d
SCT_EVSTATEMSK14_STATEMSKn21_Pos	inc/lpc18xx.h	4545;"	d
SCT_EVSTATEMSK14_STATEMSKn22_Msk	inc/lpc18xx.h	4548;"	d
SCT_EVSTATEMSK14_STATEMSKn22_Pos	inc/lpc18xx.h	4547;"	d
SCT_EVSTATEMSK14_STATEMSKn23_Msk	inc/lpc18xx.h	4550;"	d
SCT_EVSTATEMSK14_STATEMSKn23_Pos	inc/lpc18xx.h	4549;"	d
SCT_EVSTATEMSK14_STATEMSKn24_Msk	inc/lpc18xx.h	4552;"	d
SCT_EVSTATEMSK14_STATEMSKn24_Pos	inc/lpc18xx.h	4551;"	d
SCT_EVSTATEMSK14_STATEMSKn25_Msk	inc/lpc18xx.h	4554;"	d
SCT_EVSTATEMSK14_STATEMSKn25_Pos	inc/lpc18xx.h	4553;"	d
SCT_EVSTATEMSK14_STATEMSKn26_Msk	inc/lpc18xx.h	4556;"	d
SCT_EVSTATEMSK14_STATEMSKn26_Pos	inc/lpc18xx.h	4555;"	d
SCT_EVSTATEMSK14_STATEMSKn27_Msk	inc/lpc18xx.h	4558;"	d
SCT_EVSTATEMSK14_STATEMSKn27_Pos	inc/lpc18xx.h	4557;"	d
SCT_EVSTATEMSK14_STATEMSKn28_Msk	inc/lpc18xx.h	4560;"	d
SCT_EVSTATEMSK14_STATEMSKn28_Pos	inc/lpc18xx.h	4559;"	d
SCT_EVSTATEMSK14_STATEMSKn29_Msk	inc/lpc18xx.h	4562;"	d
SCT_EVSTATEMSK14_STATEMSKn29_Pos	inc/lpc18xx.h	4561;"	d
SCT_EVSTATEMSK14_STATEMSKn2_Msk	inc/lpc18xx.h	4508;"	d
SCT_EVSTATEMSK14_STATEMSKn2_Pos	inc/lpc18xx.h	4507;"	d
SCT_EVSTATEMSK14_STATEMSKn30_Msk	inc/lpc18xx.h	4564;"	d
SCT_EVSTATEMSK14_STATEMSKn30_Pos	inc/lpc18xx.h	4563;"	d
SCT_EVSTATEMSK14_STATEMSKn31_Msk	inc/lpc18xx.h	4566;"	d
SCT_EVSTATEMSK14_STATEMSKn31_Pos	inc/lpc18xx.h	4565;"	d
SCT_EVSTATEMSK14_STATEMSKn3_Msk	inc/lpc18xx.h	4510;"	d
SCT_EVSTATEMSK14_STATEMSKn3_Pos	inc/lpc18xx.h	4509;"	d
SCT_EVSTATEMSK14_STATEMSKn4_Msk	inc/lpc18xx.h	4512;"	d
SCT_EVSTATEMSK14_STATEMSKn4_Pos	inc/lpc18xx.h	4511;"	d
SCT_EVSTATEMSK14_STATEMSKn5_Msk	inc/lpc18xx.h	4514;"	d
SCT_EVSTATEMSK14_STATEMSKn5_Pos	inc/lpc18xx.h	4513;"	d
SCT_EVSTATEMSK14_STATEMSKn6_Msk	inc/lpc18xx.h	4516;"	d
SCT_EVSTATEMSK14_STATEMSKn6_Pos	inc/lpc18xx.h	4515;"	d
SCT_EVSTATEMSK14_STATEMSKn7_Msk	inc/lpc18xx.h	4518;"	d
SCT_EVSTATEMSK14_STATEMSKn7_Pos	inc/lpc18xx.h	4517;"	d
SCT_EVSTATEMSK14_STATEMSKn8_Msk	inc/lpc18xx.h	4520;"	d
SCT_EVSTATEMSK14_STATEMSKn8_Pos	inc/lpc18xx.h	4519;"	d
SCT_EVSTATEMSK14_STATEMSKn9_Msk	inc/lpc18xx.h	4522;"	d
SCT_EVSTATEMSK14_STATEMSKn9_Pos	inc/lpc18xx.h	4521;"	d
SCT_EVSTATEMSK15_STATEMSKn0_Msk	inc/lpc18xx.h	4588;"	d
SCT_EVSTATEMSK15_STATEMSKn0_Pos	inc/lpc18xx.h	4587;"	d
SCT_EVSTATEMSK15_STATEMSKn10_Msk	inc/lpc18xx.h	4608;"	d
SCT_EVSTATEMSK15_STATEMSKn10_Pos	inc/lpc18xx.h	4607;"	d
SCT_EVSTATEMSK15_STATEMSKn11_Msk	inc/lpc18xx.h	4610;"	d
SCT_EVSTATEMSK15_STATEMSKn11_Pos	inc/lpc18xx.h	4609;"	d
SCT_EVSTATEMSK15_STATEMSKn12_Msk	inc/lpc18xx.h	4612;"	d
SCT_EVSTATEMSK15_STATEMSKn12_Pos	inc/lpc18xx.h	4611;"	d
SCT_EVSTATEMSK15_STATEMSKn13_Msk	inc/lpc18xx.h	4614;"	d
SCT_EVSTATEMSK15_STATEMSKn13_Pos	inc/lpc18xx.h	4613;"	d
SCT_EVSTATEMSK15_STATEMSKn14_Msk	inc/lpc18xx.h	4616;"	d
SCT_EVSTATEMSK15_STATEMSKn14_Pos	inc/lpc18xx.h	4615;"	d
SCT_EVSTATEMSK15_STATEMSKn15_Msk	inc/lpc18xx.h	4618;"	d
SCT_EVSTATEMSK15_STATEMSKn15_Pos	inc/lpc18xx.h	4617;"	d
SCT_EVSTATEMSK15_STATEMSKn16_Msk	inc/lpc18xx.h	4620;"	d
SCT_EVSTATEMSK15_STATEMSKn16_Pos	inc/lpc18xx.h	4619;"	d
SCT_EVSTATEMSK15_STATEMSKn17_Msk	inc/lpc18xx.h	4622;"	d
SCT_EVSTATEMSK15_STATEMSKn17_Pos	inc/lpc18xx.h	4621;"	d
SCT_EVSTATEMSK15_STATEMSKn18_Msk	inc/lpc18xx.h	4624;"	d
SCT_EVSTATEMSK15_STATEMSKn18_Pos	inc/lpc18xx.h	4623;"	d
SCT_EVSTATEMSK15_STATEMSKn19_Msk	inc/lpc18xx.h	4626;"	d
SCT_EVSTATEMSK15_STATEMSKn19_Pos	inc/lpc18xx.h	4625;"	d
SCT_EVSTATEMSK15_STATEMSKn1_Msk	inc/lpc18xx.h	4590;"	d
SCT_EVSTATEMSK15_STATEMSKn1_Pos	inc/lpc18xx.h	4589;"	d
SCT_EVSTATEMSK15_STATEMSKn20_Msk	inc/lpc18xx.h	4628;"	d
SCT_EVSTATEMSK15_STATEMSKn20_Pos	inc/lpc18xx.h	4627;"	d
SCT_EVSTATEMSK15_STATEMSKn21_Msk	inc/lpc18xx.h	4630;"	d
SCT_EVSTATEMSK15_STATEMSKn21_Pos	inc/lpc18xx.h	4629;"	d
SCT_EVSTATEMSK15_STATEMSKn22_Msk	inc/lpc18xx.h	4632;"	d
SCT_EVSTATEMSK15_STATEMSKn22_Pos	inc/lpc18xx.h	4631;"	d
SCT_EVSTATEMSK15_STATEMSKn23_Msk	inc/lpc18xx.h	4634;"	d
SCT_EVSTATEMSK15_STATEMSKn23_Pos	inc/lpc18xx.h	4633;"	d
SCT_EVSTATEMSK15_STATEMSKn24_Msk	inc/lpc18xx.h	4636;"	d
SCT_EVSTATEMSK15_STATEMSKn24_Pos	inc/lpc18xx.h	4635;"	d
SCT_EVSTATEMSK15_STATEMSKn25_Msk	inc/lpc18xx.h	4638;"	d
SCT_EVSTATEMSK15_STATEMSKn25_Pos	inc/lpc18xx.h	4637;"	d
SCT_EVSTATEMSK15_STATEMSKn26_Msk	inc/lpc18xx.h	4640;"	d
SCT_EVSTATEMSK15_STATEMSKn26_Pos	inc/lpc18xx.h	4639;"	d
SCT_EVSTATEMSK15_STATEMSKn27_Msk	inc/lpc18xx.h	4642;"	d
SCT_EVSTATEMSK15_STATEMSKn27_Pos	inc/lpc18xx.h	4641;"	d
SCT_EVSTATEMSK15_STATEMSKn28_Msk	inc/lpc18xx.h	4644;"	d
SCT_EVSTATEMSK15_STATEMSKn28_Pos	inc/lpc18xx.h	4643;"	d
SCT_EVSTATEMSK15_STATEMSKn29_Msk	inc/lpc18xx.h	4646;"	d
SCT_EVSTATEMSK15_STATEMSKn29_Pos	inc/lpc18xx.h	4645;"	d
SCT_EVSTATEMSK15_STATEMSKn2_Msk	inc/lpc18xx.h	4592;"	d
SCT_EVSTATEMSK15_STATEMSKn2_Pos	inc/lpc18xx.h	4591;"	d
SCT_EVSTATEMSK15_STATEMSKn30_Msk	inc/lpc18xx.h	4648;"	d
SCT_EVSTATEMSK15_STATEMSKn30_Pos	inc/lpc18xx.h	4647;"	d
SCT_EVSTATEMSK15_STATEMSKn31_Msk	inc/lpc18xx.h	4650;"	d
SCT_EVSTATEMSK15_STATEMSKn31_Pos	inc/lpc18xx.h	4649;"	d
SCT_EVSTATEMSK15_STATEMSKn3_Msk	inc/lpc18xx.h	4594;"	d
SCT_EVSTATEMSK15_STATEMSKn3_Pos	inc/lpc18xx.h	4593;"	d
SCT_EVSTATEMSK15_STATEMSKn4_Msk	inc/lpc18xx.h	4596;"	d
SCT_EVSTATEMSK15_STATEMSKn4_Pos	inc/lpc18xx.h	4595;"	d
SCT_EVSTATEMSK15_STATEMSKn5_Msk	inc/lpc18xx.h	4598;"	d
SCT_EVSTATEMSK15_STATEMSKn5_Pos	inc/lpc18xx.h	4597;"	d
SCT_EVSTATEMSK15_STATEMSKn6_Msk	inc/lpc18xx.h	4600;"	d
SCT_EVSTATEMSK15_STATEMSKn6_Pos	inc/lpc18xx.h	4599;"	d
SCT_EVSTATEMSK15_STATEMSKn7_Msk	inc/lpc18xx.h	4602;"	d
SCT_EVSTATEMSK15_STATEMSKn7_Pos	inc/lpc18xx.h	4601;"	d
SCT_EVSTATEMSK15_STATEMSKn8_Msk	inc/lpc18xx.h	4604;"	d
SCT_EVSTATEMSK15_STATEMSKn8_Pos	inc/lpc18xx.h	4603;"	d
SCT_EVSTATEMSK15_STATEMSKn9_Msk	inc/lpc18xx.h	4606;"	d
SCT_EVSTATEMSK15_STATEMSKn9_Pos	inc/lpc18xx.h	4605;"	d
SCT_EVSTATEMSK1_STATEMSKn0_Msk	inc/lpc18xx.h	3412;"	d
SCT_EVSTATEMSK1_STATEMSKn0_Pos	inc/lpc18xx.h	3411;"	d
SCT_EVSTATEMSK1_STATEMSKn10_Msk	inc/lpc18xx.h	3432;"	d
SCT_EVSTATEMSK1_STATEMSKn10_Pos	inc/lpc18xx.h	3431;"	d
SCT_EVSTATEMSK1_STATEMSKn11_Msk	inc/lpc18xx.h	3434;"	d
SCT_EVSTATEMSK1_STATEMSKn11_Pos	inc/lpc18xx.h	3433;"	d
SCT_EVSTATEMSK1_STATEMSKn12_Msk	inc/lpc18xx.h	3436;"	d
SCT_EVSTATEMSK1_STATEMSKn12_Pos	inc/lpc18xx.h	3435;"	d
SCT_EVSTATEMSK1_STATEMSKn13_Msk	inc/lpc18xx.h	3438;"	d
SCT_EVSTATEMSK1_STATEMSKn13_Pos	inc/lpc18xx.h	3437;"	d
SCT_EVSTATEMSK1_STATEMSKn14_Msk	inc/lpc18xx.h	3440;"	d
SCT_EVSTATEMSK1_STATEMSKn14_Pos	inc/lpc18xx.h	3439;"	d
SCT_EVSTATEMSK1_STATEMSKn15_Msk	inc/lpc18xx.h	3442;"	d
SCT_EVSTATEMSK1_STATEMSKn15_Pos	inc/lpc18xx.h	3441;"	d
SCT_EVSTATEMSK1_STATEMSKn16_Msk	inc/lpc18xx.h	3444;"	d
SCT_EVSTATEMSK1_STATEMSKn16_Pos	inc/lpc18xx.h	3443;"	d
SCT_EVSTATEMSK1_STATEMSKn17_Msk	inc/lpc18xx.h	3446;"	d
SCT_EVSTATEMSK1_STATEMSKn17_Pos	inc/lpc18xx.h	3445;"	d
SCT_EVSTATEMSK1_STATEMSKn18_Msk	inc/lpc18xx.h	3448;"	d
SCT_EVSTATEMSK1_STATEMSKn18_Pos	inc/lpc18xx.h	3447;"	d
SCT_EVSTATEMSK1_STATEMSKn19_Msk	inc/lpc18xx.h	3450;"	d
SCT_EVSTATEMSK1_STATEMSKn19_Pos	inc/lpc18xx.h	3449;"	d
SCT_EVSTATEMSK1_STATEMSKn1_Msk	inc/lpc18xx.h	3414;"	d
SCT_EVSTATEMSK1_STATEMSKn1_Pos	inc/lpc18xx.h	3413;"	d
SCT_EVSTATEMSK1_STATEMSKn20_Msk	inc/lpc18xx.h	3452;"	d
SCT_EVSTATEMSK1_STATEMSKn20_Pos	inc/lpc18xx.h	3451;"	d
SCT_EVSTATEMSK1_STATEMSKn21_Msk	inc/lpc18xx.h	3454;"	d
SCT_EVSTATEMSK1_STATEMSKn21_Pos	inc/lpc18xx.h	3453;"	d
SCT_EVSTATEMSK1_STATEMSKn22_Msk	inc/lpc18xx.h	3456;"	d
SCT_EVSTATEMSK1_STATEMSKn22_Pos	inc/lpc18xx.h	3455;"	d
SCT_EVSTATEMSK1_STATEMSKn23_Msk	inc/lpc18xx.h	3458;"	d
SCT_EVSTATEMSK1_STATEMSKn23_Pos	inc/lpc18xx.h	3457;"	d
SCT_EVSTATEMSK1_STATEMSKn24_Msk	inc/lpc18xx.h	3460;"	d
SCT_EVSTATEMSK1_STATEMSKn24_Pos	inc/lpc18xx.h	3459;"	d
SCT_EVSTATEMSK1_STATEMSKn25_Msk	inc/lpc18xx.h	3462;"	d
SCT_EVSTATEMSK1_STATEMSKn25_Pos	inc/lpc18xx.h	3461;"	d
SCT_EVSTATEMSK1_STATEMSKn26_Msk	inc/lpc18xx.h	3464;"	d
SCT_EVSTATEMSK1_STATEMSKn26_Pos	inc/lpc18xx.h	3463;"	d
SCT_EVSTATEMSK1_STATEMSKn27_Msk	inc/lpc18xx.h	3466;"	d
SCT_EVSTATEMSK1_STATEMSKn27_Pos	inc/lpc18xx.h	3465;"	d
SCT_EVSTATEMSK1_STATEMSKn28_Msk	inc/lpc18xx.h	3468;"	d
SCT_EVSTATEMSK1_STATEMSKn28_Pos	inc/lpc18xx.h	3467;"	d
SCT_EVSTATEMSK1_STATEMSKn29_Msk	inc/lpc18xx.h	3470;"	d
SCT_EVSTATEMSK1_STATEMSKn29_Pos	inc/lpc18xx.h	3469;"	d
SCT_EVSTATEMSK1_STATEMSKn2_Msk	inc/lpc18xx.h	3416;"	d
SCT_EVSTATEMSK1_STATEMSKn2_Pos	inc/lpc18xx.h	3415;"	d
SCT_EVSTATEMSK1_STATEMSKn30_Msk	inc/lpc18xx.h	3472;"	d
SCT_EVSTATEMSK1_STATEMSKn30_Pos	inc/lpc18xx.h	3471;"	d
SCT_EVSTATEMSK1_STATEMSKn31_Msk	inc/lpc18xx.h	3474;"	d
SCT_EVSTATEMSK1_STATEMSKn31_Pos	inc/lpc18xx.h	3473;"	d
SCT_EVSTATEMSK1_STATEMSKn3_Msk	inc/lpc18xx.h	3418;"	d
SCT_EVSTATEMSK1_STATEMSKn3_Pos	inc/lpc18xx.h	3417;"	d
SCT_EVSTATEMSK1_STATEMSKn4_Msk	inc/lpc18xx.h	3420;"	d
SCT_EVSTATEMSK1_STATEMSKn4_Pos	inc/lpc18xx.h	3419;"	d
SCT_EVSTATEMSK1_STATEMSKn5_Msk	inc/lpc18xx.h	3422;"	d
SCT_EVSTATEMSK1_STATEMSKn5_Pos	inc/lpc18xx.h	3421;"	d
SCT_EVSTATEMSK1_STATEMSKn6_Msk	inc/lpc18xx.h	3424;"	d
SCT_EVSTATEMSK1_STATEMSKn6_Pos	inc/lpc18xx.h	3423;"	d
SCT_EVSTATEMSK1_STATEMSKn7_Msk	inc/lpc18xx.h	3426;"	d
SCT_EVSTATEMSK1_STATEMSKn7_Pos	inc/lpc18xx.h	3425;"	d
SCT_EVSTATEMSK1_STATEMSKn8_Msk	inc/lpc18xx.h	3428;"	d
SCT_EVSTATEMSK1_STATEMSKn8_Pos	inc/lpc18xx.h	3427;"	d
SCT_EVSTATEMSK1_STATEMSKn9_Msk	inc/lpc18xx.h	3430;"	d
SCT_EVSTATEMSK1_STATEMSKn9_Pos	inc/lpc18xx.h	3429;"	d
SCT_EVSTATEMSK2_STATEMSKn0_Msk	inc/lpc18xx.h	3496;"	d
SCT_EVSTATEMSK2_STATEMSKn0_Pos	inc/lpc18xx.h	3495;"	d
SCT_EVSTATEMSK2_STATEMSKn10_Msk	inc/lpc18xx.h	3516;"	d
SCT_EVSTATEMSK2_STATEMSKn10_Pos	inc/lpc18xx.h	3515;"	d
SCT_EVSTATEMSK2_STATEMSKn11_Msk	inc/lpc18xx.h	3518;"	d
SCT_EVSTATEMSK2_STATEMSKn11_Pos	inc/lpc18xx.h	3517;"	d
SCT_EVSTATEMSK2_STATEMSKn12_Msk	inc/lpc18xx.h	3520;"	d
SCT_EVSTATEMSK2_STATEMSKn12_Pos	inc/lpc18xx.h	3519;"	d
SCT_EVSTATEMSK2_STATEMSKn13_Msk	inc/lpc18xx.h	3522;"	d
SCT_EVSTATEMSK2_STATEMSKn13_Pos	inc/lpc18xx.h	3521;"	d
SCT_EVSTATEMSK2_STATEMSKn14_Msk	inc/lpc18xx.h	3524;"	d
SCT_EVSTATEMSK2_STATEMSKn14_Pos	inc/lpc18xx.h	3523;"	d
SCT_EVSTATEMSK2_STATEMSKn15_Msk	inc/lpc18xx.h	3526;"	d
SCT_EVSTATEMSK2_STATEMSKn15_Pos	inc/lpc18xx.h	3525;"	d
SCT_EVSTATEMSK2_STATEMSKn16_Msk	inc/lpc18xx.h	3528;"	d
SCT_EVSTATEMSK2_STATEMSKn16_Pos	inc/lpc18xx.h	3527;"	d
SCT_EVSTATEMSK2_STATEMSKn17_Msk	inc/lpc18xx.h	3530;"	d
SCT_EVSTATEMSK2_STATEMSKn17_Pos	inc/lpc18xx.h	3529;"	d
SCT_EVSTATEMSK2_STATEMSKn18_Msk	inc/lpc18xx.h	3532;"	d
SCT_EVSTATEMSK2_STATEMSKn18_Pos	inc/lpc18xx.h	3531;"	d
SCT_EVSTATEMSK2_STATEMSKn19_Msk	inc/lpc18xx.h	3534;"	d
SCT_EVSTATEMSK2_STATEMSKn19_Pos	inc/lpc18xx.h	3533;"	d
SCT_EVSTATEMSK2_STATEMSKn1_Msk	inc/lpc18xx.h	3498;"	d
SCT_EVSTATEMSK2_STATEMSKn1_Pos	inc/lpc18xx.h	3497;"	d
SCT_EVSTATEMSK2_STATEMSKn20_Msk	inc/lpc18xx.h	3536;"	d
SCT_EVSTATEMSK2_STATEMSKn20_Pos	inc/lpc18xx.h	3535;"	d
SCT_EVSTATEMSK2_STATEMSKn21_Msk	inc/lpc18xx.h	3538;"	d
SCT_EVSTATEMSK2_STATEMSKn21_Pos	inc/lpc18xx.h	3537;"	d
SCT_EVSTATEMSK2_STATEMSKn22_Msk	inc/lpc18xx.h	3540;"	d
SCT_EVSTATEMSK2_STATEMSKn22_Pos	inc/lpc18xx.h	3539;"	d
SCT_EVSTATEMSK2_STATEMSKn23_Msk	inc/lpc18xx.h	3542;"	d
SCT_EVSTATEMSK2_STATEMSKn23_Pos	inc/lpc18xx.h	3541;"	d
SCT_EVSTATEMSK2_STATEMSKn24_Msk	inc/lpc18xx.h	3544;"	d
SCT_EVSTATEMSK2_STATEMSKn24_Pos	inc/lpc18xx.h	3543;"	d
SCT_EVSTATEMSK2_STATEMSKn25_Msk	inc/lpc18xx.h	3546;"	d
SCT_EVSTATEMSK2_STATEMSKn25_Pos	inc/lpc18xx.h	3545;"	d
SCT_EVSTATEMSK2_STATEMSKn26_Msk	inc/lpc18xx.h	3548;"	d
SCT_EVSTATEMSK2_STATEMSKn26_Pos	inc/lpc18xx.h	3547;"	d
SCT_EVSTATEMSK2_STATEMSKn27_Msk	inc/lpc18xx.h	3550;"	d
SCT_EVSTATEMSK2_STATEMSKn27_Pos	inc/lpc18xx.h	3549;"	d
SCT_EVSTATEMSK2_STATEMSKn28_Msk	inc/lpc18xx.h	3552;"	d
SCT_EVSTATEMSK2_STATEMSKn28_Pos	inc/lpc18xx.h	3551;"	d
SCT_EVSTATEMSK2_STATEMSKn29_Msk	inc/lpc18xx.h	3554;"	d
SCT_EVSTATEMSK2_STATEMSKn29_Pos	inc/lpc18xx.h	3553;"	d
SCT_EVSTATEMSK2_STATEMSKn2_Msk	inc/lpc18xx.h	3500;"	d
SCT_EVSTATEMSK2_STATEMSKn2_Pos	inc/lpc18xx.h	3499;"	d
SCT_EVSTATEMSK2_STATEMSKn30_Msk	inc/lpc18xx.h	3556;"	d
SCT_EVSTATEMSK2_STATEMSKn30_Pos	inc/lpc18xx.h	3555;"	d
SCT_EVSTATEMSK2_STATEMSKn31_Msk	inc/lpc18xx.h	3558;"	d
SCT_EVSTATEMSK2_STATEMSKn31_Pos	inc/lpc18xx.h	3557;"	d
SCT_EVSTATEMSK2_STATEMSKn3_Msk	inc/lpc18xx.h	3502;"	d
SCT_EVSTATEMSK2_STATEMSKn3_Pos	inc/lpc18xx.h	3501;"	d
SCT_EVSTATEMSK2_STATEMSKn4_Msk	inc/lpc18xx.h	3504;"	d
SCT_EVSTATEMSK2_STATEMSKn4_Pos	inc/lpc18xx.h	3503;"	d
SCT_EVSTATEMSK2_STATEMSKn5_Msk	inc/lpc18xx.h	3506;"	d
SCT_EVSTATEMSK2_STATEMSKn5_Pos	inc/lpc18xx.h	3505;"	d
SCT_EVSTATEMSK2_STATEMSKn6_Msk	inc/lpc18xx.h	3508;"	d
SCT_EVSTATEMSK2_STATEMSKn6_Pos	inc/lpc18xx.h	3507;"	d
SCT_EVSTATEMSK2_STATEMSKn7_Msk	inc/lpc18xx.h	3510;"	d
SCT_EVSTATEMSK2_STATEMSKn7_Pos	inc/lpc18xx.h	3509;"	d
SCT_EVSTATEMSK2_STATEMSKn8_Msk	inc/lpc18xx.h	3512;"	d
SCT_EVSTATEMSK2_STATEMSKn8_Pos	inc/lpc18xx.h	3511;"	d
SCT_EVSTATEMSK2_STATEMSKn9_Msk	inc/lpc18xx.h	3514;"	d
SCT_EVSTATEMSK2_STATEMSKn9_Pos	inc/lpc18xx.h	3513;"	d
SCT_EVSTATEMSK3_STATEMSKn0_Msk	inc/lpc18xx.h	3580;"	d
SCT_EVSTATEMSK3_STATEMSKn0_Pos	inc/lpc18xx.h	3579;"	d
SCT_EVSTATEMSK3_STATEMSKn10_Msk	inc/lpc18xx.h	3600;"	d
SCT_EVSTATEMSK3_STATEMSKn10_Pos	inc/lpc18xx.h	3599;"	d
SCT_EVSTATEMSK3_STATEMSKn11_Msk	inc/lpc18xx.h	3602;"	d
SCT_EVSTATEMSK3_STATEMSKn11_Pos	inc/lpc18xx.h	3601;"	d
SCT_EVSTATEMSK3_STATEMSKn12_Msk	inc/lpc18xx.h	3604;"	d
SCT_EVSTATEMSK3_STATEMSKn12_Pos	inc/lpc18xx.h	3603;"	d
SCT_EVSTATEMSK3_STATEMSKn13_Msk	inc/lpc18xx.h	3606;"	d
SCT_EVSTATEMSK3_STATEMSKn13_Pos	inc/lpc18xx.h	3605;"	d
SCT_EVSTATEMSK3_STATEMSKn14_Msk	inc/lpc18xx.h	3608;"	d
SCT_EVSTATEMSK3_STATEMSKn14_Pos	inc/lpc18xx.h	3607;"	d
SCT_EVSTATEMSK3_STATEMSKn15_Msk	inc/lpc18xx.h	3610;"	d
SCT_EVSTATEMSK3_STATEMSKn15_Pos	inc/lpc18xx.h	3609;"	d
SCT_EVSTATEMSK3_STATEMSKn16_Msk	inc/lpc18xx.h	3612;"	d
SCT_EVSTATEMSK3_STATEMSKn16_Pos	inc/lpc18xx.h	3611;"	d
SCT_EVSTATEMSK3_STATEMSKn17_Msk	inc/lpc18xx.h	3614;"	d
SCT_EVSTATEMSK3_STATEMSKn17_Pos	inc/lpc18xx.h	3613;"	d
SCT_EVSTATEMSK3_STATEMSKn18_Msk	inc/lpc18xx.h	3616;"	d
SCT_EVSTATEMSK3_STATEMSKn18_Pos	inc/lpc18xx.h	3615;"	d
SCT_EVSTATEMSK3_STATEMSKn19_Msk	inc/lpc18xx.h	3618;"	d
SCT_EVSTATEMSK3_STATEMSKn19_Pos	inc/lpc18xx.h	3617;"	d
SCT_EVSTATEMSK3_STATEMSKn1_Msk	inc/lpc18xx.h	3582;"	d
SCT_EVSTATEMSK3_STATEMSKn1_Pos	inc/lpc18xx.h	3581;"	d
SCT_EVSTATEMSK3_STATEMSKn20_Msk	inc/lpc18xx.h	3620;"	d
SCT_EVSTATEMSK3_STATEMSKn20_Pos	inc/lpc18xx.h	3619;"	d
SCT_EVSTATEMSK3_STATEMSKn21_Msk	inc/lpc18xx.h	3622;"	d
SCT_EVSTATEMSK3_STATEMSKn21_Pos	inc/lpc18xx.h	3621;"	d
SCT_EVSTATEMSK3_STATEMSKn22_Msk	inc/lpc18xx.h	3624;"	d
SCT_EVSTATEMSK3_STATEMSKn22_Pos	inc/lpc18xx.h	3623;"	d
SCT_EVSTATEMSK3_STATEMSKn23_Msk	inc/lpc18xx.h	3626;"	d
SCT_EVSTATEMSK3_STATEMSKn23_Pos	inc/lpc18xx.h	3625;"	d
SCT_EVSTATEMSK3_STATEMSKn24_Msk	inc/lpc18xx.h	3628;"	d
SCT_EVSTATEMSK3_STATEMSKn24_Pos	inc/lpc18xx.h	3627;"	d
SCT_EVSTATEMSK3_STATEMSKn25_Msk	inc/lpc18xx.h	3630;"	d
SCT_EVSTATEMSK3_STATEMSKn25_Pos	inc/lpc18xx.h	3629;"	d
SCT_EVSTATEMSK3_STATEMSKn26_Msk	inc/lpc18xx.h	3632;"	d
SCT_EVSTATEMSK3_STATEMSKn26_Pos	inc/lpc18xx.h	3631;"	d
SCT_EVSTATEMSK3_STATEMSKn27_Msk	inc/lpc18xx.h	3634;"	d
SCT_EVSTATEMSK3_STATEMSKn27_Pos	inc/lpc18xx.h	3633;"	d
SCT_EVSTATEMSK3_STATEMSKn28_Msk	inc/lpc18xx.h	3636;"	d
SCT_EVSTATEMSK3_STATEMSKn28_Pos	inc/lpc18xx.h	3635;"	d
SCT_EVSTATEMSK3_STATEMSKn29_Msk	inc/lpc18xx.h	3638;"	d
SCT_EVSTATEMSK3_STATEMSKn29_Pos	inc/lpc18xx.h	3637;"	d
SCT_EVSTATEMSK3_STATEMSKn2_Msk	inc/lpc18xx.h	3584;"	d
SCT_EVSTATEMSK3_STATEMSKn2_Pos	inc/lpc18xx.h	3583;"	d
SCT_EVSTATEMSK3_STATEMSKn30_Msk	inc/lpc18xx.h	3640;"	d
SCT_EVSTATEMSK3_STATEMSKn30_Pos	inc/lpc18xx.h	3639;"	d
SCT_EVSTATEMSK3_STATEMSKn31_Msk	inc/lpc18xx.h	3642;"	d
SCT_EVSTATEMSK3_STATEMSKn31_Pos	inc/lpc18xx.h	3641;"	d
SCT_EVSTATEMSK3_STATEMSKn3_Msk	inc/lpc18xx.h	3586;"	d
SCT_EVSTATEMSK3_STATEMSKn3_Pos	inc/lpc18xx.h	3585;"	d
SCT_EVSTATEMSK3_STATEMSKn4_Msk	inc/lpc18xx.h	3588;"	d
SCT_EVSTATEMSK3_STATEMSKn4_Pos	inc/lpc18xx.h	3587;"	d
SCT_EVSTATEMSK3_STATEMSKn5_Msk	inc/lpc18xx.h	3590;"	d
SCT_EVSTATEMSK3_STATEMSKn5_Pos	inc/lpc18xx.h	3589;"	d
SCT_EVSTATEMSK3_STATEMSKn6_Msk	inc/lpc18xx.h	3592;"	d
SCT_EVSTATEMSK3_STATEMSKn6_Pos	inc/lpc18xx.h	3591;"	d
SCT_EVSTATEMSK3_STATEMSKn7_Msk	inc/lpc18xx.h	3594;"	d
SCT_EVSTATEMSK3_STATEMSKn7_Pos	inc/lpc18xx.h	3593;"	d
SCT_EVSTATEMSK3_STATEMSKn8_Msk	inc/lpc18xx.h	3596;"	d
SCT_EVSTATEMSK3_STATEMSKn8_Pos	inc/lpc18xx.h	3595;"	d
SCT_EVSTATEMSK3_STATEMSKn9_Msk	inc/lpc18xx.h	3598;"	d
SCT_EVSTATEMSK3_STATEMSKn9_Pos	inc/lpc18xx.h	3597;"	d
SCT_EVSTATEMSK4_STATEMSKn0_Msk	inc/lpc18xx.h	3664;"	d
SCT_EVSTATEMSK4_STATEMSKn0_Pos	inc/lpc18xx.h	3663;"	d
SCT_EVSTATEMSK4_STATEMSKn10_Msk	inc/lpc18xx.h	3684;"	d
SCT_EVSTATEMSK4_STATEMSKn10_Pos	inc/lpc18xx.h	3683;"	d
SCT_EVSTATEMSK4_STATEMSKn11_Msk	inc/lpc18xx.h	3686;"	d
SCT_EVSTATEMSK4_STATEMSKn11_Pos	inc/lpc18xx.h	3685;"	d
SCT_EVSTATEMSK4_STATEMSKn12_Msk	inc/lpc18xx.h	3688;"	d
SCT_EVSTATEMSK4_STATEMSKn12_Pos	inc/lpc18xx.h	3687;"	d
SCT_EVSTATEMSK4_STATEMSKn13_Msk	inc/lpc18xx.h	3690;"	d
SCT_EVSTATEMSK4_STATEMSKn13_Pos	inc/lpc18xx.h	3689;"	d
SCT_EVSTATEMSK4_STATEMSKn14_Msk	inc/lpc18xx.h	3692;"	d
SCT_EVSTATEMSK4_STATEMSKn14_Pos	inc/lpc18xx.h	3691;"	d
SCT_EVSTATEMSK4_STATEMSKn15_Msk	inc/lpc18xx.h	3694;"	d
SCT_EVSTATEMSK4_STATEMSKn15_Pos	inc/lpc18xx.h	3693;"	d
SCT_EVSTATEMSK4_STATEMSKn16_Msk	inc/lpc18xx.h	3696;"	d
SCT_EVSTATEMSK4_STATEMSKn16_Pos	inc/lpc18xx.h	3695;"	d
SCT_EVSTATEMSK4_STATEMSKn17_Msk	inc/lpc18xx.h	3698;"	d
SCT_EVSTATEMSK4_STATEMSKn17_Pos	inc/lpc18xx.h	3697;"	d
SCT_EVSTATEMSK4_STATEMSKn18_Msk	inc/lpc18xx.h	3700;"	d
SCT_EVSTATEMSK4_STATEMSKn18_Pos	inc/lpc18xx.h	3699;"	d
SCT_EVSTATEMSK4_STATEMSKn19_Msk	inc/lpc18xx.h	3702;"	d
SCT_EVSTATEMSK4_STATEMSKn19_Pos	inc/lpc18xx.h	3701;"	d
SCT_EVSTATEMSK4_STATEMSKn1_Msk	inc/lpc18xx.h	3666;"	d
SCT_EVSTATEMSK4_STATEMSKn1_Pos	inc/lpc18xx.h	3665;"	d
SCT_EVSTATEMSK4_STATEMSKn20_Msk	inc/lpc18xx.h	3704;"	d
SCT_EVSTATEMSK4_STATEMSKn20_Pos	inc/lpc18xx.h	3703;"	d
SCT_EVSTATEMSK4_STATEMSKn21_Msk	inc/lpc18xx.h	3706;"	d
SCT_EVSTATEMSK4_STATEMSKn21_Pos	inc/lpc18xx.h	3705;"	d
SCT_EVSTATEMSK4_STATEMSKn22_Msk	inc/lpc18xx.h	3708;"	d
SCT_EVSTATEMSK4_STATEMSKn22_Pos	inc/lpc18xx.h	3707;"	d
SCT_EVSTATEMSK4_STATEMSKn23_Msk	inc/lpc18xx.h	3710;"	d
SCT_EVSTATEMSK4_STATEMSKn23_Pos	inc/lpc18xx.h	3709;"	d
SCT_EVSTATEMSK4_STATEMSKn24_Msk	inc/lpc18xx.h	3712;"	d
SCT_EVSTATEMSK4_STATEMSKn24_Pos	inc/lpc18xx.h	3711;"	d
SCT_EVSTATEMSK4_STATEMSKn25_Msk	inc/lpc18xx.h	3714;"	d
SCT_EVSTATEMSK4_STATEMSKn25_Pos	inc/lpc18xx.h	3713;"	d
SCT_EVSTATEMSK4_STATEMSKn26_Msk	inc/lpc18xx.h	3716;"	d
SCT_EVSTATEMSK4_STATEMSKn26_Pos	inc/lpc18xx.h	3715;"	d
SCT_EVSTATEMSK4_STATEMSKn27_Msk	inc/lpc18xx.h	3718;"	d
SCT_EVSTATEMSK4_STATEMSKn27_Pos	inc/lpc18xx.h	3717;"	d
SCT_EVSTATEMSK4_STATEMSKn28_Msk	inc/lpc18xx.h	3720;"	d
SCT_EVSTATEMSK4_STATEMSKn28_Pos	inc/lpc18xx.h	3719;"	d
SCT_EVSTATEMSK4_STATEMSKn29_Msk	inc/lpc18xx.h	3722;"	d
SCT_EVSTATEMSK4_STATEMSKn29_Pos	inc/lpc18xx.h	3721;"	d
SCT_EVSTATEMSK4_STATEMSKn2_Msk	inc/lpc18xx.h	3668;"	d
SCT_EVSTATEMSK4_STATEMSKn2_Pos	inc/lpc18xx.h	3667;"	d
SCT_EVSTATEMSK4_STATEMSKn30_Msk	inc/lpc18xx.h	3724;"	d
SCT_EVSTATEMSK4_STATEMSKn30_Pos	inc/lpc18xx.h	3723;"	d
SCT_EVSTATEMSK4_STATEMSKn31_Msk	inc/lpc18xx.h	3726;"	d
SCT_EVSTATEMSK4_STATEMSKn31_Pos	inc/lpc18xx.h	3725;"	d
SCT_EVSTATEMSK4_STATEMSKn3_Msk	inc/lpc18xx.h	3670;"	d
SCT_EVSTATEMSK4_STATEMSKn3_Pos	inc/lpc18xx.h	3669;"	d
SCT_EVSTATEMSK4_STATEMSKn4_Msk	inc/lpc18xx.h	3672;"	d
SCT_EVSTATEMSK4_STATEMSKn4_Pos	inc/lpc18xx.h	3671;"	d
SCT_EVSTATEMSK4_STATEMSKn5_Msk	inc/lpc18xx.h	3674;"	d
SCT_EVSTATEMSK4_STATEMSKn5_Pos	inc/lpc18xx.h	3673;"	d
SCT_EVSTATEMSK4_STATEMSKn6_Msk	inc/lpc18xx.h	3676;"	d
SCT_EVSTATEMSK4_STATEMSKn6_Pos	inc/lpc18xx.h	3675;"	d
SCT_EVSTATEMSK4_STATEMSKn7_Msk	inc/lpc18xx.h	3678;"	d
SCT_EVSTATEMSK4_STATEMSKn7_Pos	inc/lpc18xx.h	3677;"	d
SCT_EVSTATEMSK4_STATEMSKn8_Msk	inc/lpc18xx.h	3680;"	d
SCT_EVSTATEMSK4_STATEMSKn8_Pos	inc/lpc18xx.h	3679;"	d
SCT_EVSTATEMSK4_STATEMSKn9_Msk	inc/lpc18xx.h	3682;"	d
SCT_EVSTATEMSK4_STATEMSKn9_Pos	inc/lpc18xx.h	3681;"	d
SCT_EVSTATEMSK5_STATEMSKn0_Msk	inc/lpc18xx.h	3748;"	d
SCT_EVSTATEMSK5_STATEMSKn0_Pos	inc/lpc18xx.h	3747;"	d
SCT_EVSTATEMSK5_STATEMSKn10_Msk	inc/lpc18xx.h	3768;"	d
SCT_EVSTATEMSK5_STATEMSKn10_Pos	inc/lpc18xx.h	3767;"	d
SCT_EVSTATEMSK5_STATEMSKn11_Msk	inc/lpc18xx.h	3770;"	d
SCT_EVSTATEMSK5_STATEMSKn11_Pos	inc/lpc18xx.h	3769;"	d
SCT_EVSTATEMSK5_STATEMSKn12_Msk	inc/lpc18xx.h	3772;"	d
SCT_EVSTATEMSK5_STATEMSKn12_Pos	inc/lpc18xx.h	3771;"	d
SCT_EVSTATEMSK5_STATEMSKn13_Msk	inc/lpc18xx.h	3774;"	d
SCT_EVSTATEMSK5_STATEMSKn13_Pos	inc/lpc18xx.h	3773;"	d
SCT_EVSTATEMSK5_STATEMSKn14_Msk	inc/lpc18xx.h	3776;"	d
SCT_EVSTATEMSK5_STATEMSKn14_Pos	inc/lpc18xx.h	3775;"	d
SCT_EVSTATEMSK5_STATEMSKn15_Msk	inc/lpc18xx.h	3778;"	d
SCT_EVSTATEMSK5_STATEMSKn15_Pos	inc/lpc18xx.h	3777;"	d
SCT_EVSTATEMSK5_STATEMSKn16_Msk	inc/lpc18xx.h	3780;"	d
SCT_EVSTATEMSK5_STATEMSKn16_Pos	inc/lpc18xx.h	3779;"	d
SCT_EVSTATEMSK5_STATEMSKn17_Msk	inc/lpc18xx.h	3782;"	d
SCT_EVSTATEMSK5_STATEMSKn17_Pos	inc/lpc18xx.h	3781;"	d
SCT_EVSTATEMSK5_STATEMSKn18_Msk	inc/lpc18xx.h	3784;"	d
SCT_EVSTATEMSK5_STATEMSKn18_Pos	inc/lpc18xx.h	3783;"	d
SCT_EVSTATEMSK5_STATEMSKn19_Msk	inc/lpc18xx.h	3786;"	d
SCT_EVSTATEMSK5_STATEMSKn19_Pos	inc/lpc18xx.h	3785;"	d
SCT_EVSTATEMSK5_STATEMSKn1_Msk	inc/lpc18xx.h	3750;"	d
SCT_EVSTATEMSK5_STATEMSKn1_Pos	inc/lpc18xx.h	3749;"	d
SCT_EVSTATEMSK5_STATEMSKn20_Msk	inc/lpc18xx.h	3788;"	d
SCT_EVSTATEMSK5_STATEMSKn20_Pos	inc/lpc18xx.h	3787;"	d
SCT_EVSTATEMSK5_STATEMSKn21_Msk	inc/lpc18xx.h	3790;"	d
SCT_EVSTATEMSK5_STATEMSKn21_Pos	inc/lpc18xx.h	3789;"	d
SCT_EVSTATEMSK5_STATEMSKn22_Msk	inc/lpc18xx.h	3792;"	d
SCT_EVSTATEMSK5_STATEMSKn22_Pos	inc/lpc18xx.h	3791;"	d
SCT_EVSTATEMSK5_STATEMSKn23_Msk	inc/lpc18xx.h	3794;"	d
SCT_EVSTATEMSK5_STATEMSKn23_Pos	inc/lpc18xx.h	3793;"	d
SCT_EVSTATEMSK5_STATEMSKn24_Msk	inc/lpc18xx.h	3796;"	d
SCT_EVSTATEMSK5_STATEMSKn24_Pos	inc/lpc18xx.h	3795;"	d
SCT_EVSTATEMSK5_STATEMSKn25_Msk	inc/lpc18xx.h	3798;"	d
SCT_EVSTATEMSK5_STATEMSKn25_Pos	inc/lpc18xx.h	3797;"	d
SCT_EVSTATEMSK5_STATEMSKn26_Msk	inc/lpc18xx.h	3800;"	d
SCT_EVSTATEMSK5_STATEMSKn26_Pos	inc/lpc18xx.h	3799;"	d
SCT_EVSTATEMSK5_STATEMSKn27_Msk	inc/lpc18xx.h	3802;"	d
SCT_EVSTATEMSK5_STATEMSKn27_Pos	inc/lpc18xx.h	3801;"	d
SCT_EVSTATEMSK5_STATEMSKn28_Msk	inc/lpc18xx.h	3804;"	d
SCT_EVSTATEMSK5_STATEMSKn28_Pos	inc/lpc18xx.h	3803;"	d
SCT_EVSTATEMSK5_STATEMSKn29_Msk	inc/lpc18xx.h	3806;"	d
SCT_EVSTATEMSK5_STATEMSKn29_Pos	inc/lpc18xx.h	3805;"	d
SCT_EVSTATEMSK5_STATEMSKn2_Msk	inc/lpc18xx.h	3752;"	d
SCT_EVSTATEMSK5_STATEMSKn2_Pos	inc/lpc18xx.h	3751;"	d
SCT_EVSTATEMSK5_STATEMSKn30_Msk	inc/lpc18xx.h	3808;"	d
SCT_EVSTATEMSK5_STATEMSKn30_Pos	inc/lpc18xx.h	3807;"	d
SCT_EVSTATEMSK5_STATEMSKn31_Msk	inc/lpc18xx.h	3810;"	d
SCT_EVSTATEMSK5_STATEMSKn31_Pos	inc/lpc18xx.h	3809;"	d
SCT_EVSTATEMSK5_STATEMSKn3_Msk	inc/lpc18xx.h	3754;"	d
SCT_EVSTATEMSK5_STATEMSKn3_Pos	inc/lpc18xx.h	3753;"	d
SCT_EVSTATEMSK5_STATEMSKn4_Msk	inc/lpc18xx.h	3756;"	d
SCT_EVSTATEMSK5_STATEMSKn4_Pos	inc/lpc18xx.h	3755;"	d
SCT_EVSTATEMSK5_STATEMSKn5_Msk	inc/lpc18xx.h	3758;"	d
SCT_EVSTATEMSK5_STATEMSKn5_Pos	inc/lpc18xx.h	3757;"	d
SCT_EVSTATEMSK5_STATEMSKn6_Msk	inc/lpc18xx.h	3760;"	d
SCT_EVSTATEMSK5_STATEMSKn6_Pos	inc/lpc18xx.h	3759;"	d
SCT_EVSTATEMSK5_STATEMSKn7_Msk	inc/lpc18xx.h	3762;"	d
SCT_EVSTATEMSK5_STATEMSKn7_Pos	inc/lpc18xx.h	3761;"	d
SCT_EVSTATEMSK5_STATEMSKn8_Msk	inc/lpc18xx.h	3764;"	d
SCT_EVSTATEMSK5_STATEMSKn8_Pos	inc/lpc18xx.h	3763;"	d
SCT_EVSTATEMSK5_STATEMSKn9_Msk	inc/lpc18xx.h	3766;"	d
SCT_EVSTATEMSK5_STATEMSKn9_Pos	inc/lpc18xx.h	3765;"	d
SCT_EVSTATEMSK6_STATEMSKn0_Msk	inc/lpc18xx.h	3832;"	d
SCT_EVSTATEMSK6_STATEMSKn0_Pos	inc/lpc18xx.h	3831;"	d
SCT_EVSTATEMSK6_STATEMSKn10_Msk	inc/lpc18xx.h	3852;"	d
SCT_EVSTATEMSK6_STATEMSKn10_Pos	inc/lpc18xx.h	3851;"	d
SCT_EVSTATEMSK6_STATEMSKn11_Msk	inc/lpc18xx.h	3854;"	d
SCT_EVSTATEMSK6_STATEMSKn11_Pos	inc/lpc18xx.h	3853;"	d
SCT_EVSTATEMSK6_STATEMSKn12_Msk	inc/lpc18xx.h	3856;"	d
SCT_EVSTATEMSK6_STATEMSKn12_Pos	inc/lpc18xx.h	3855;"	d
SCT_EVSTATEMSK6_STATEMSKn13_Msk	inc/lpc18xx.h	3858;"	d
SCT_EVSTATEMSK6_STATEMSKn13_Pos	inc/lpc18xx.h	3857;"	d
SCT_EVSTATEMSK6_STATEMSKn14_Msk	inc/lpc18xx.h	3860;"	d
SCT_EVSTATEMSK6_STATEMSKn14_Pos	inc/lpc18xx.h	3859;"	d
SCT_EVSTATEMSK6_STATEMSKn15_Msk	inc/lpc18xx.h	3862;"	d
SCT_EVSTATEMSK6_STATEMSKn15_Pos	inc/lpc18xx.h	3861;"	d
SCT_EVSTATEMSK6_STATEMSKn16_Msk	inc/lpc18xx.h	3864;"	d
SCT_EVSTATEMSK6_STATEMSKn16_Pos	inc/lpc18xx.h	3863;"	d
SCT_EVSTATEMSK6_STATEMSKn17_Msk	inc/lpc18xx.h	3866;"	d
SCT_EVSTATEMSK6_STATEMSKn17_Pos	inc/lpc18xx.h	3865;"	d
SCT_EVSTATEMSK6_STATEMSKn18_Msk	inc/lpc18xx.h	3868;"	d
SCT_EVSTATEMSK6_STATEMSKn18_Pos	inc/lpc18xx.h	3867;"	d
SCT_EVSTATEMSK6_STATEMSKn19_Msk	inc/lpc18xx.h	3870;"	d
SCT_EVSTATEMSK6_STATEMSKn19_Pos	inc/lpc18xx.h	3869;"	d
SCT_EVSTATEMSK6_STATEMSKn1_Msk	inc/lpc18xx.h	3834;"	d
SCT_EVSTATEMSK6_STATEMSKn1_Pos	inc/lpc18xx.h	3833;"	d
SCT_EVSTATEMSK6_STATEMSKn20_Msk	inc/lpc18xx.h	3872;"	d
SCT_EVSTATEMSK6_STATEMSKn20_Pos	inc/lpc18xx.h	3871;"	d
SCT_EVSTATEMSK6_STATEMSKn21_Msk	inc/lpc18xx.h	3874;"	d
SCT_EVSTATEMSK6_STATEMSKn21_Pos	inc/lpc18xx.h	3873;"	d
SCT_EVSTATEMSK6_STATEMSKn22_Msk	inc/lpc18xx.h	3876;"	d
SCT_EVSTATEMSK6_STATEMSKn22_Pos	inc/lpc18xx.h	3875;"	d
SCT_EVSTATEMSK6_STATEMSKn23_Msk	inc/lpc18xx.h	3878;"	d
SCT_EVSTATEMSK6_STATEMSKn23_Pos	inc/lpc18xx.h	3877;"	d
SCT_EVSTATEMSK6_STATEMSKn24_Msk	inc/lpc18xx.h	3880;"	d
SCT_EVSTATEMSK6_STATEMSKn24_Pos	inc/lpc18xx.h	3879;"	d
SCT_EVSTATEMSK6_STATEMSKn25_Msk	inc/lpc18xx.h	3882;"	d
SCT_EVSTATEMSK6_STATEMSKn25_Pos	inc/lpc18xx.h	3881;"	d
SCT_EVSTATEMSK6_STATEMSKn26_Msk	inc/lpc18xx.h	3884;"	d
SCT_EVSTATEMSK6_STATEMSKn26_Pos	inc/lpc18xx.h	3883;"	d
SCT_EVSTATEMSK6_STATEMSKn27_Msk	inc/lpc18xx.h	3886;"	d
SCT_EVSTATEMSK6_STATEMSKn27_Pos	inc/lpc18xx.h	3885;"	d
SCT_EVSTATEMSK6_STATEMSKn28_Msk	inc/lpc18xx.h	3888;"	d
SCT_EVSTATEMSK6_STATEMSKn28_Pos	inc/lpc18xx.h	3887;"	d
SCT_EVSTATEMSK6_STATEMSKn29_Msk	inc/lpc18xx.h	3890;"	d
SCT_EVSTATEMSK6_STATEMSKn29_Pos	inc/lpc18xx.h	3889;"	d
SCT_EVSTATEMSK6_STATEMSKn2_Msk	inc/lpc18xx.h	3836;"	d
SCT_EVSTATEMSK6_STATEMSKn2_Pos	inc/lpc18xx.h	3835;"	d
SCT_EVSTATEMSK6_STATEMSKn30_Msk	inc/lpc18xx.h	3892;"	d
SCT_EVSTATEMSK6_STATEMSKn30_Pos	inc/lpc18xx.h	3891;"	d
SCT_EVSTATEMSK6_STATEMSKn31_Msk	inc/lpc18xx.h	3894;"	d
SCT_EVSTATEMSK6_STATEMSKn31_Pos	inc/lpc18xx.h	3893;"	d
SCT_EVSTATEMSK6_STATEMSKn3_Msk	inc/lpc18xx.h	3838;"	d
SCT_EVSTATEMSK6_STATEMSKn3_Pos	inc/lpc18xx.h	3837;"	d
SCT_EVSTATEMSK6_STATEMSKn4_Msk	inc/lpc18xx.h	3840;"	d
SCT_EVSTATEMSK6_STATEMSKn4_Pos	inc/lpc18xx.h	3839;"	d
SCT_EVSTATEMSK6_STATEMSKn5_Msk	inc/lpc18xx.h	3842;"	d
SCT_EVSTATEMSK6_STATEMSKn5_Pos	inc/lpc18xx.h	3841;"	d
SCT_EVSTATEMSK6_STATEMSKn6_Msk	inc/lpc18xx.h	3844;"	d
SCT_EVSTATEMSK6_STATEMSKn6_Pos	inc/lpc18xx.h	3843;"	d
SCT_EVSTATEMSK6_STATEMSKn7_Msk	inc/lpc18xx.h	3846;"	d
SCT_EVSTATEMSK6_STATEMSKn7_Pos	inc/lpc18xx.h	3845;"	d
SCT_EVSTATEMSK6_STATEMSKn8_Msk	inc/lpc18xx.h	3848;"	d
SCT_EVSTATEMSK6_STATEMSKn8_Pos	inc/lpc18xx.h	3847;"	d
SCT_EVSTATEMSK6_STATEMSKn9_Msk	inc/lpc18xx.h	3850;"	d
SCT_EVSTATEMSK6_STATEMSKn9_Pos	inc/lpc18xx.h	3849;"	d
SCT_EVSTATEMSK7_STATEMSKn0_Msk	inc/lpc18xx.h	3916;"	d
SCT_EVSTATEMSK7_STATEMSKn0_Pos	inc/lpc18xx.h	3915;"	d
SCT_EVSTATEMSK7_STATEMSKn10_Msk	inc/lpc18xx.h	3936;"	d
SCT_EVSTATEMSK7_STATEMSKn10_Pos	inc/lpc18xx.h	3935;"	d
SCT_EVSTATEMSK7_STATEMSKn11_Msk	inc/lpc18xx.h	3938;"	d
SCT_EVSTATEMSK7_STATEMSKn11_Pos	inc/lpc18xx.h	3937;"	d
SCT_EVSTATEMSK7_STATEMSKn12_Msk	inc/lpc18xx.h	3940;"	d
SCT_EVSTATEMSK7_STATEMSKn12_Pos	inc/lpc18xx.h	3939;"	d
SCT_EVSTATEMSK7_STATEMSKn13_Msk	inc/lpc18xx.h	3942;"	d
SCT_EVSTATEMSK7_STATEMSKn13_Pos	inc/lpc18xx.h	3941;"	d
SCT_EVSTATEMSK7_STATEMSKn14_Msk	inc/lpc18xx.h	3944;"	d
SCT_EVSTATEMSK7_STATEMSKn14_Pos	inc/lpc18xx.h	3943;"	d
SCT_EVSTATEMSK7_STATEMSKn15_Msk	inc/lpc18xx.h	3946;"	d
SCT_EVSTATEMSK7_STATEMSKn15_Pos	inc/lpc18xx.h	3945;"	d
SCT_EVSTATEMSK7_STATEMSKn16_Msk	inc/lpc18xx.h	3948;"	d
SCT_EVSTATEMSK7_STATEMSKn16_Pos	inc/lpc18xx.h	3947;"	d
SCT_EVSTATEMSK7_STATEMSKn17_Msk	inc/lpc18xx.h	3950;"	d
SCT_EVSTATEMSK7_STATEMSKn17_Pos	inc/lpc18xx.h	3949;"	d
SCT_EVSTATEMSK7_STATEMSKn18_Msk	inc/lpc18xx.h	3952;"	d
SCT_EVSTATEMSK7_STATEMSKn18_Pos	inc/lpc18xx.h	3951;"	d
SCT_EVSTATEMSK7_STATEMSKn19_Msk	inc/lpc18xx.h	3954;"	d
SCT_EVSTATEMSK7_STATEMSKn19_Pos	inc/lpc18xx.h	3953;"	d
SCT_EVSTATEMSK7_STATEMSKn1_Msk	inc/lpc18xx.h	3918;"	d
SCT_EVSTATEMSK7_STATEMSKn1_Pos	inc/lpc18xx.h	3917;"	d
SCT_EVSTATEMSK7_STATEMSKn20_Msk	inc/lpc18xx.h	3956;"	d
SCT_EVSTATEMSK7_STATEMSKn20_Pos	inc/lpc18xx.h	3955;"	d
SCT_EVSTATEMSK7_STATEMSKn21_Msk	inc/lpc18xx.h	3958;"	d
SCT_EVSTATEMSK7_STATEMSKn21_Pos	inc/lpc18xx.h	3957;"	d
SCT_EVSTATEMSK7_STATEMSKn22_Msk	inc/lpc18xx.h	3960;"	d
SCT_EVSTATEMSK7_STATEMSKn22_Pos	inc/lpc18xx.h	3959;"	d
SCT_EVSTATEMSK7_STATEMSKn23_Msk	inc/lpc18xx.h	3962;"	d
SCT_EVSTATEMSK7_STATEMSKn23_Pos	inc/lpc18xx.h	3961;"	d
SCT_EVSTATEMSK7_STATEMSKn24_Msk	inc/lpc18xx.h	3964;"	d
SCT_EVSTATEMSK7_STATEMSKn24_Pos	inc/lpc18xx.h	3963;"	d
SCT_EVSTATEMSK7_STATEMSKn25_Msk	inc/lpc18xx.h	3966;"	d
SCT_EVSTATEMSK7_STATEMSKn25_Pos	inc/lpc18xx.h	3965;"	d
SCT_EVSTATEMSK7_STATEMSKn26_Msk	inc/lpc18xx.h	3968;"	d
SCT_EVSTATEMSK7_STATEMSKn26_Pos	inc/lpc18xx.h	3967;"	d
SCT_EVSTATEMSK7_STATEMSKn27_Msk	inc/lpc18xx.h	3970;"	d
SCT_EVSTATEMSK7_STATEMSKn27_Pos	inc/lpc18xx.h	3969;"	d
SCT_EVSTATEMSK7_STATEMSKn28_Msk	inc/lpc18xx.h	3972;"	d
SCT_EVSTATEMSK7_STATEMSKn28_Pos	inc/lpc18xx.h	3971;"	d
SCT_EVSTATEMSK7_STATEMSKn29_Msk	inc/lpc18xx.h	3974;"	d
SCT_EVSTATEMSK7_STATEMSKn29_Pos	inc/lpc18xx.h	3973;"	d
SCT_EVSTATEMSK7_STATEMSKn2_Msk	inc/lpc18xx.h	3920;"	d
SCT_EVSTATEMSK7_STATEMSKn2_Pos	inc/lpc18xx.h	3919;"	d
SCT_EVSTATEMSK7_STATEMSKn30_Msk	inc/lpc18xx.h	3976;"	d
SCT_EVSTATEMSK7_STATEMSKn30_Pos	inc/lpc18xx.h	3975;"	d
SCT_EVSTATEMSK7_STATEMSKn31_Msk	inc/lpc18xx.h	3978;"	d
SCT_EVSTATEMSK7_STATEMSKn31_Pos	inc/lpc18xx.h	3977;"	d
SCT_EVSTATEMSK7_STATEMSKn3_Msk	inc/lpc18xx.h	3922;"	d
SCT_EVSTATEMSK7_STATEMSKn3_Pos	inc/lpc18xx.h	3921;"	d
SCT_EVSTATEMSK7_STATEMSKn4_Msk	inc/lpc18xx.h	3924;"	d
SCT_EVSTATEMSK7_STATEMSKn4_Pos	inc/lpc18xx.h	3923;"	d
SCT_EVSTATEMSK7_STATEMSKn5_Msk	inc/lpc18xx.h	3926;"	d
SCT_EVSTATEMSK7_STATEMSKn5_Pos	inc/lpc18xx.h	3925;"	d
SCT_EVSTATEMSK7_STATEMSKn6_Msk	inc/lpc18xx.h	3928;"	d
SCT_EVSTATEMSK7_STATEMSKn6_Pos	inc/lpc18xx.h	3927;"	d
SCT_EVSTATEMSK7_STATEMSKn7_Msk	inc/lpc18xx.h	3930;"	d
SCT_EVSTATEMSK7_STATEMSKn7_Pos	inc/lpc18xx.h	3929;"	d
SCT_EVSTATEMSK7_STATEMSKn8_Msk	inc/lpc18xx.h	3932;"	d
SCT_EVSTATEMSK7_STATEMSKn8_Pos	inc/lpc18xx.h	3931;"	d
SCT_EVSTATEMSK7_STATEMSKn9_Msk	inc/lpc18xx.h	3934;"	d
SCT_EVSTATEMSK7_STATEMSKn9_Pos	inc/lpc18xx.h	3933;"	d
SCT_EVSTATEMSK8_STATEMSKn0_Msk	inc/lpc18xx.h	4000;"	d
SCT_EVSTATEMSK8_STATEMSKn0_Pos	inc/lpc18xx.h	3999;"	d
SCT_EVSTATEMSK8_STATEMSKn10_Msk	inc/lpc18xx.h	4020;"	d
SCT_EVSTATEMSK8_STATEMSKn10_Pos	inc/lpc18xx.h	4019;"	d
SCT_EVSTATEMSK8_STATEMSKn11_Msk	inc/lpc18xx.h	4022;"	d
SCT_EVSTATEMSK8_STATEMSKn11_Pos	inc/lpc18xx.h	4021;"	d
SCT_EVSTATEMSK8_STATEMSKn12_Msk	inc/lpc18xx.h	4024;"	d
SCT_EVSTATEMSK8_STATEMSKn12_Pos	inc/lpc18xx.h	4023;"	d
SCT_EVSTATEMSK8_STATEMSKn13_Msk	inc/lpc18xx.h	4026;"	d
SCT_EVSTATEMSK8_STATEMSKn13_Pos	inc/lpc18xx.h	4025;"	d
SCT_EVSTATEMSK8_STATEMSKn14_Msk	inc/lpc18xx.h	4028;"	d
SCT_EVSTATEMSK8_STATEMSKn14_Pos	inc/lpc18xx.h	4027;"	d
SCT_EVSTATEMSK8_STATEMSKn15_Msk	inc/lpc18xx.h	4030;"	d
SCT_EVSTATEMSK8_STATEMSKn15_Pos	inc/lpc18xx.h	4029;"	d
SCT_EVSTATEMSK8_STATEMSKn16_Msk	inc/lpc18xx.h	4032;"	d
SCT_EVSTATEMSK8_STATEMSKn16_Pos	inc/lpc18xx.h	4031;"	d
SCT_EVSTATEMSK8_STATEMSKn17_Msk	inc/lpc18xx.h	4034;"	d
SCT_EVSTATEMSK8_STATEMSKn17_Pos	inc/lpc18xx.h	4033;"	d
SCT_EVSTATEMSK8_STATEMSKn18_Msk	inc/lpc18xx.h	4036;"	d
SCT_EVSTATEMSK8_STATEMSKn18_Pos	inc/lpc18xx.h	4035;"	d
SCT_EVSTATEMSK8_STATEMSKn19_Msk	inc/lpc18xx.h	4038;"	d
SCT_EVSTATEMSK8_STATEMSKn19_Pos	inc/lpc18xx.h	4037;"	d
SCT_EVSTATEMSK8_STATEMSKn1_Msk	inc/lpc18xx.h	4002;"	d
SCT_EVSTATEMSK8_STATEMSKn1_Pos	inc/lpc18xx.h	4001;"	d
SCT_EVSTATEMSK8_STATEMSKn20_Msk	inc/lpc18xx.h	4040;"	d
SCT_EVSTATEMSK8_STATEMSKn20_Pos	inc/lpc18xx.h	4039;"	d
SCT_EVSTATEMSK8_STATEMSKn21_Msk	inc/lpc18xx.h	4042;"	d
SCT_EVSTATEMSK8_STATEMSKn21_Pos	inc/lpc18xx.h	4041;"	d
SCT_EVSTATEMSK8_STATEMSKn22_Msk	inc/lpc18xx.h	4044;"	d
SCT_EVSTATEMSK8_STATEMSKn22_Pos	inc/lpc18xx.h	4043;"	d
SCT_EVSTATEMSK8_STATEMSKn23_Msk	inc/lpc18xx.h	4046;"	d
SCT_EVSTATEMSK8_STATEMSKn23_Pos	inc/lpc18xx.h	4045;"	d
SCT_EVSTATEMSK8_STATEMSKn24_Msk	inc/lpc18xx.h	4048;"	d
SCT_EVSTATEMSK8_STATEMSKn24_Pos	inc/lpc18xx.h	4047;"	d
SCT_EVSTATEMSK8_STATEMSKn25_Msk	inc/lpc18xx.h	4050;"	d
SCT_EVSTATEMSK8_STATEMSKn25_Pos	inc/lpc18xx.h	4049;"	d
SCT_EVSTATEMSK8_STATEMSKn26_Msk	inc/lpc18xx.h	4052;"	d
SCT_EVSTATEMSK8_STATEMSKn26_Pos	inc/lpc18xx.h	4051;"	d
SCT_EVSTATEMSK8_STATEMSKn27_Msk	inc/lpc18xx.h	4054;"	d
SCT_EVSTATEMSK8_STATEMSKn27_Pos	inc/lpc18xx.h	4053;"	d
SCT_EVSTATEMSK8_STATEMSKn28_Msk	inc/lpc18xx.h	4056;"	d
SCT_EVSTATEMSK8_STATEMSKn28_Pos	inc/lpc18xx.h	4055;"	d
SCT_EVSTATEMSK8_STATEMSKn29_Msk	inc/lpc18xx.h	4058;"	d
SCT_EVSTATEMSK8_STATEMSKn29_Pos	inc/lpc18xx.h	4057;"	d
SCT_EVSTATEMSK8_STATEMSKn2_Msk	inc/lpc18xx.h	4004;"	d
SCT_EVSTATEMSK8_STATEMSKn2_Pos	inc/lpc18xx.h	4003;"	d
SCT_EVSTATEMSK8_STATEMSKn30_Msk	inc/lpc18xx.h	4060;"	d
SCT_EVSTATEMSK8_STATEMSKn30_Pos	inc/lpc18xx.h	4059;"	d
SCT_EVSTATEMSK8_STATEMSKn31_Msk	inc/lpc18xx.h	4062;"	d
SCT_EVSTATEMSK8_STATEMSKn31_Pos	inc/lpc18xx.h	4061;"	d
SCT_EVSTATEMSK8_STATEMSKn3_Msk	inc/lpc18xx.h	4006;"	d
SCT_EVSTATEMSK8_STATEMSKn3_Pos	inc/lpc18xx.h	4005;"	d
SCT_EVSTATEMSK8_STATEMSKn4_Msk	inc/lpc18xx.h	4008;"	d
SCT_EVSTATEMSK8_STATEMSKn4_Pos	inc/lpc18xx.h	4007;"	d
SCT_EVSTATEMSK8_STATEMSKn5_Msk	inc/lpc18xx.h	4010;"	d
SCT_EVSTATEMSK8_STATEMSKn5_Pos	inc/lpc18xx.h	4009;"	d
SCT_EVSTATEMSK8_STATEMSKn6_Msk	inc/lpc18xx.h	4012;"	d
SCT_EVSTATEMSK8_STATEMSKn6_Pos	inc/lpc18xx.h	4011;"	d
SCT_EVSTATEMSK8_STATEMSKn7_Msk	inc/lpc18xx.h	4014;"	d
SCT_EVSTATEMSK8_STATEMSKn7_Pos	inc/lpc18xx.h	4013;"	d
SCT_EVSTATEMSK8_STATEMSKn8_Msk	inc/lpc18xx.h	4016;"	d
SCT_EVSTATEMSK8_STATEMSKn8_Pos	inc/lpc18xx.h	4015;"	d
SCT_EVSTATEMSK8_STATEMSKn9_Msk	inc/lpc18xx.h	4018;"	d
SCT_EVSTATEMSK8_STATEMSKn9_Pos	inc/lpc18xx.h	4017;"	d
SCT_EVSTATEMSK9_STATEMSKn0_Msk	inc/lpc18xx.h	4084;"	d
SCT_EVSTATEMSK9_STATEMSKn0_Pos	inc/lpc18xx.h	4083;"	d
SCT_EVSTATEMSK9_STATEMSKn10_Msk	inc/lpc18xx.h	4104;"	d
SCT_EVSTATEMSK9_STATEMSKn10_Pos	inc/lpc18xx.h	4103;"	d
SCT_EVSTATEMSK9_STATEMSKn11_Msk	inc/lpc18xx.h	4106;"	d
SCT_EVSTATEMSK9_STATEMSKn11_Pos	inc/lpc18xx.h	4105;"	d
SCT_EVSTATEMSK9_STATEMSKn12_Msk	inc/lpc18xx.h	4108;"	d
SCT_EVSTATEMSK9_STATEMSKn12_Pos	inc/lpc18xx.h	4107;"	d
SCT_EVSTATEMSK9_STATEMSKn13_Msk	inc/lpc18xx.h	4110;"	d
SCT_EVSTATEMSK9_STATEMSKn13_Pos	inc/lpc18xx.h	4109;"	d
SCT_EVSTATEMSK9_STATEMSKn14_Msk	inc/lpc18xx.h	4112;"	d
SCT_EVSTATEMSK9_STATEMSKn14_Pos	inc/lpc18xx.h	4111;"	d
SCT_EVSTATEMSK9_STATEMSKn15_Msk	inc/lpc18xx.h	4114;"	d
SCT_EVSTATEMSK9_STATEMSKn15_Pos	inc/lpc18xx.h	4113;"	d
SCT_EVSTATEMSK9_STATEMSKn16_Msk	inc/lpc18xx.h	4116;"	d
SCT_EVSTATEMSK9_STATEMSKn16_Pos	inc/lpc18xx.h	4115;"	d
SCT_EVSTATEMSK9_STATEMSKn17_Msk	inc/lpc18xx.h	4118;"	d
SCT_EVSTATEMSK9_STATEMSKn17_Pos	inc/lpc18xx.h	4117;"	d
SCT_EVSTATEMSK9_STATEMSKn18_Msk	inc/lpc18xx.h	4120;"	d
SCT_EVSTATEMSK9_STATEMSKn18_Pos	inc/lpc18xx.h	4119;"	d
SCT_EVSTATEMSK9_STATEMSKn19_Msk	inc/lpc18xx.h	4122;"	d
SCT_EVSTATEMSK9_STATEMSKn19_Pos	inc/lpc18xx.h	4121;"	d
SCT_EVSTATEMSK9_STATEMSKn1_Msk	inc/lpc18xx.h	4086;"	d
SCT_EVSTATEMSK9_STATEMSKn1_Pos	inc/lpc18xx.h	4085;"	d
SCT_EVSTATEMSK9_STATEMSKn20_Msk	inc/lpc18xx.h	4124;"	d
SCT_EVSTATEMSK9_STATEMSKn20_Pos	inc/lpc18xx.h	4123;"	d
SCT_EVSTATEMSK9_STATEMSKn21_Msk	inc/lpc18xx.h	4126;"	d
SCT_EVSTATEMSK9_STATEMSKn21_Pos	inc/lpc18xx.h	4125;"	d
SCT_EVSTATEMSK9_STATEMSKn22_Msk	inc/lpc18xx.h	4128;"	d
SCT_EVSTATEMSK9_STATEMSKn22_Pos	inc/lpc18xx.h	4127;"	d
SCT_EVSTATEMSK9_STATEMSKn23_Msk	inc/lpc18xx.h	4130;"	d
SCT_EVSTATEMSK9_STATEMSKn23_Pos	inc/lpc18xx.h	4129;"	d
SCT_EVSTATEMSK9_STATEMSKn24_Msk	inc/lpc18xx.h	4132;"	d
SCT_EVSTATEMSK9_STATEMSKn24_Pos	inc/lpc18xx.h	4131;"	d
SCT_EVSTATEMSK9_STATEMSKn25_Msk	inc/lpc18xx.h	4134;"	d
SCT_EVSTATEMSK9_STATEMSKn25_Pos	inc/lpc18xx.h	4133;"	d
SCT_EVSTATEMSK9_STATEMSKn26_Msk	inc/lpc18xx.h	4136;"	d
SCT_EVSTATEMSK9_STATEMSKn26_Pos	inc/lpc18xx.h	4135;"	d
SCT_EVSTATEMSK9_STATEMSKn27_Msk	inc/lpc18xx.h	4138;"	d
SCT_EVSTATEMSK9_STATEMSKn27_Pos	inc/lpc18xx.h	4137;"	d
SCT_EVSTATEMSK9_STATEMSKn28_Msk	inc/lpc18xx.h	4140;"	d
SCT_EVSTATEMSK9_STATEMSKn28_Pos	inc/lpc18xx.h	4139;"	d
SCT_EVSTATEMSK9_STATEMSKn29_Msk	inc/lpc18xx.h	4142;"	d
SCT_EVSTATEMSK9_STATEMSKn29_Pos	inc/lpc18xx.h	4141;"	d
SCT_EVSTATEMSK9_STATEMSKn2_Msk	inc/lpc18xx.h	4088;"	d
SCT_EVSTATEMSK9_STATEMSKn2_Pos	inc/lpc18xx.h	4087;"	d
SCT_EVSTATEMSK9_STATEMSKn30_Msk	inc/lpc18xx.h	4144;"	d
SCT_EVSTATEMSK9_STATEMSKn30_Pos	inc/lpc18xx.h	4143;"	d
SCT_EVSTATEMSK9_STATEMSKn31_Msk	inc/lpc18xx.h	4146;"	d
SCT_EVSTATEMSK9_STATEMSKn31_Pos	inc/lpc18xx.h	4145;"	d
SCT_EVSTATEMSK9_STATEMSKn3_Msk	inc/lpc18xx.h	4090;"	d
SCT_EVSTATEMSK9_STATEMSKn3_Pos	inc/lpc18xx.h	4089;"	d
SCT_EVSTATEMSK9_STATEMSKn4_Msk	inc/lpc18xx.h	4092;"	d
SCT_EVSTATEMSK9_STATEMSKn4_Pos	inc/lpc18xx.h	4091;"	d
SCT_EVSTATEMSK9_STATEMSKn5_Msk	inc/lpc18xx.h	4094;"	d
SCT_EVSTATEMSK9_STATEMSKn5_Pos	inc/lpc18xx.h	4093;"	d
SCT_EVSTATEMSK9_STATEMSKn6_Msk	inc/lpc18xx.h	4096;"	d
SCT_EVSTATEMSK9_STATEMSKn6_Pos	inc/lpc18xx.h	4095;"	d
SCT_EVSTATEMSK9_STATEMSKn7_Msk	inc/lpc18xx.h	4098;"	d
SCT_EVSTATEMSK9_STATEMSKn7_Pos	inc/lpc18xx.h	4097;"	d
SCT_EVSTATEMSK9_STATEMSKn8_Msk	inc/lpc18xx.h	4100;"	d
SCT_EVSTATEMSK9_STATEMSKn8_Pos	inc/lpc18xx.h	4099;"	d
SCT_EVSTATEMSK9_STATEMSKn9_Msk	inc/lpc18xx.h	4102;"	d
SCT_EVSTATEMSK9_STATEMSKn9_Pos	inc/lpc18xx.h	4101;"	d
SCT_HALT_HALTMSK_H_Msk	inc/lpc18xx.h	2018;"	d
SCT_HALT_HALTMSK_H_Pos	inc/lpc18xx.h	2017;"	d
SCT_HALT_HALTMSK_L_Msk	inc/lpc18xx.h	2016;"	d
SCT_HALT_HALTMSK_L_Pos	inc/lpc18xx.h	2015;"	d
SCT_INPUT_AIN0_Msk	inc/lpc18xx.h	2046;"	d
SCT_INPUT_AIN0_Pos	inc/lpc18xx.h	2045;"	d
SCT_INPUT_AIN1_Msk	inc/lpc18xx.h	2048;"	d
SCT_INPUT_AIN1_Pos	inc/lpc18xx.h	2047;"	d
SCT_INPUT_AIN2_Msk	inc/lpc18xx.h	2050;"	d
SCT_INPUT_AIN2_Pos	inc/lpc18xx.h	2049;"	d
SCT_INPUT_AIN3_Msk	inc/lpc18xx.h	2052;"	d
SCT_INPUT_AIN3_Pos	inc/lpc18xx.h	2051;"	d
SCT_INPUT_AIN4_Msk	inc/lpc18xx.h	2054;"	d
SCT_INPUT_AIN4_Pos	inc/lpc18xx.h	2053;"	d
SCT_INPUT_AIN5_Msk	inc/lpc18xx.h	2056;"	d
SCT_INPUT_AIN5_Pos	inc/lpc18xx.h	2055;"	d
SCT_INPUT_AIN6_Msk	inc/lpc18xx.h	2058;"	d
SCT_INPUT_AIN6_Pos	inc/lpc18xx.h	2057;"	d
SCT_INPUT_AIN7_Msk	inc/lpc18xx.h	2060;"	d
SCT_INPUT_AIN7_Pos	inc/lpc18xx.h	2059;"	d
SCT_INPUT_SIN0_Msk	inc/lpc18xx.h	2062;"	d
SCT_INPUT_SIN0_Pos	inc/lpc18xx.h	2061;"	d
SCT_INPUT_SIN1_Msk	inc/lpc18xx.h	2064;"	d
SCT_INPUT_SIN1_Pos	inc/lpc18xx.h	2063;"	d
SCT_INPUT_SIN2_Msk	inc/lpc18xx.h	2066;"	d
SCT_INPUT_SIN2_Pos	inc/lpc18xx.h	2065;"	d
SCT_INPUT_SIN3_Msk	inc/lpc18xx.h	2068;"	d
SCT_INPUT_SIN3_Pos	inc/lpc18xx.h	2067;"	d
SCT_INPUT_SIN4_Msk	inc/lpc18xx.h	2070;"	d
SCT_INPUT_SIN4_Pos	inc/lpc18xx.h	2069;"	d
SCT_INPUT_SIN5_Msk	inc/lpc18xx.h	2072;"	d
SCT_INPUT_SIN5_Pos	inc/lpc18xx.h	2071;"	d
SCT_INPUT_SIN6_Msk	inc/lpc18xx.h	2074;"	d
SCT_INPUT_SIN6_Pos	inc/lpc18xx.h	2073;"	d
SCT_INPUT_SIN7_Msk	inc/lpc18xx.h	2076;"	d
SCT_INPUT_SIN7_Pos	inc/lpc18xx.h	2075;"	d
SCT_IRQn	inc/lpc18xx.h	/^  SCT_IRQn                          = 10,   \/*!<  10  SCT                              *\/$/;"	e	enum:__anon1
SCT_LIMIT_LIMMSK_H_Msk	inc/lpc18xx.h	2012;"	d
SCT_LIMIT_LIMMSK_H_Pos	inc/lpc18xx.h	2011;"	d
SCT_LIMIT_LIMMSK_L_Msk	inc/lpc18xx.h	2010;"	d
SCT_LIMIT_LIMMSK_L_Pos	inc/lpc18xx.h	2009;"	d
SCT_MATCH0_MATCHn_H_Msk	inc/lpc18xx.h	2466;"	d
SCT_MATCH0_MATCHn_H_Pos	inc/lpc18xx.h	2465;"	d
SCT_MATCH0_MATCHn_L_Msk	inc/lpc18xx.h	2464;"	d
SCT_MATCH0_MATCHn_L_Pos	inc/lpc18xx.h	2463;"	d
SCT_MATCH10_MATCHn_H_Msk	inc/lpc18xx.h	2592;"	d
SCT_MATCH10_MATCHn_H_Pos	inc/lpc18xx.h	2591;"	d
SCT_MATCH10_MATCHn_L_Msk	inc/lpc18xx.h	2590;"	d
SCT_MATCH10_MATCHn_L_Pos	inc/lpc18xx.h	2589;"	d
SCT_MATCH11_MATCHn_H_Msk	inc/lpc18xx.h	2604;"	d
SCT_MATCH11_MATCHn_H_Pos	inc/lpc18xx.h	2603;"	d
SCT_MATCH11_MATCHn_L_Msk	inc/lpc18xx.h	2602;"	d
SCT_MATCH11_MATCHn_L_Pos	inc/lpc18xx.h	2601;"	d
SCT_MATCH12_MATCHn_H_Msk	inc/lpc18xx.h	2610;"	d
SCT_MATCH12_MATCHn_H_Pos	inc/lpc18xx.h	2609;"	d
SCT_MATCH12_MATCHn_L_Msk	inc/lpc18xx.h	2608;"	d
SCT_MATCH12_MATCHn_L_Pos	inc/lpc18xx.h	2607;"	d
SCT_MATCH13_MATCHn_H_Msk	inc/lpc18xx.h	2628;"	d
SCT_MATCH13_MATCHn_H_Pos	inc/lpc18xx.h	2627;"	d
SCT_MATCH13_MATCHn_L_Msk	inc/lpc18xx.h	2626;"	d
SCT_MATCH13_MATCHn_L_Pos	inc/lpc18xx.h	2625;"	d
SCT_MATCH14_MATCHn_H_Msk	inc/lpc18xx.h	2634;"	d
SCT_MATCH14_MATCHn_H_Pos	inc/lpc18xx.h	2633;"	d
SCT_MATCH14_MATCHn_L_Msk	inc/lpc18xx.h	2632;"	d
SCT_MATCH14_MATCHn_L_Pos	inc/lpc18xx.h	2631;"	d
SCT_MATCH15_MATCHn_H_Msk	inc/lpc18xx.h	2646;"	d
SCT_MATCH15_MATCHn_H_Pos	inc/lpc18xx.h	2645;"	d
SCT_MATCH15_MATCHn_L_Msk	inc/lpc18xx.h	2644;"	d
SCT_MATCH15_MATCHn_L_Pos	inc/lpc18xx.h	2643;"	d
SCT_MATCH1_MATCHn_H_Msk	inc/lpc18xx.h	2478;"	d
SCT_MATCH1_MATCHn_H_Pos	inc/lpc18xx.h	2477;"	d
SCT_MATCH1_MATCHn_L_Msk	inc/lpc18xx.h	2476;"	d
SCT_MATCH1_MATCHn_L_Pos	inc/lpc18xx.h	2475;"	d
SCT_MATCH2_MATCHn_H_Msk	inc/lpc18xx.h	2490;"	d
SCT_MATCH2_MATCHn_H_Pos	inc/lpc18xx.h	2489;"	d
SCT_MATCH2_MATCHn_L_Msk	inc/lpc18xx.h	2488;"	d
SCT_MATCH2_MATCHn_L_Pos	inc/lpc18xx.h	2487;"	d
SCT_MATCH3_MATCHn_H_Msk	inc/lpc18xx.h	2508;"	d
SCT_MATCH3_MATCHn_H_Pos	inc/lpc18xx.h	2507;"	d
SCT_MATCH3_MATCHn_L_Msk	inc/lpc18xx.h	2506;"	d
SCT_MATCH3_MATCHn_L_Pos	inc/lpc18xx.h	2505;"	d
SCT_MATCH4_MATCHn_H_Msk	inc/lpc18xx.h	2514;"	d
SCT_MATCH4_MATCHn_H_Pos	inc/lpc18xx.h	2513;"	d
SCT_MATCH4_MATCHn_L_Msk	inc/lpc18xx.h	2512;"	d
SCT_MATCH4_MATCHn_L_Pos	inc/lpc18xx.h	2511;"	d
SCT_MATCH5_MATCHn_H_Msk	inc/lpc18xx.h	2526;"	d
SCT_MATCH5_MATCHn_H_Pos	inc/lpc18xx.h	2525;"	d
SCT_MATCH5_MATCHn_L_Msk	inc/lpc18xx.h	2524;"	d
SCT_MATCH5_MATCHn_L_Pos	inc/lpc18xx.h	2523;"	d
SCT_MATCH6_MATCHn_H_Msk	inc/lpc18xx.h	2538;"	d
SCT_MATCH6_MATCHn_H_Pos	inc/lpc18xx.h	2537;"	d
SCT_MATCH6_MATCHn_L_Msk	inc/lpc18xx.h	2536;"	d
SCT_MATCH6_MATCHn_L_Pos	inc/lpc18xx.h	2535;"	d
SCT_MATCH7_MATCHn_H_Msk	inc/lpc18xx.h	2556;"	d
SCT_MATCH7_MATCHn_H_Pos	inc/lpc18xx.h	2555;"	d
SCT_MATCH7_MATCHn_L_Msk	inc/lpc18xx.h	2554;"	d
SCT_MATCH7_MATCHn_L_Pos	inc/lpc18xx.h	2553;"	d
SCT_MATCH8_MATCHn_H_Msk	inc/lpc18xx.h	2568;"	d
SCT_MATCH8_MATCHn_H_Pos	inc/lpc18xx.h	2567;"	d
SCT_MATCH8_MATCHn_L_Msk	inc/lpc18xx.h	2566;"	d
SCT_MATCH8_MATCHn_L_Pos	inc/lpc18xx.h	2565;"	d
SCT_MATCH9_MATCHn_H_Msk	inc/lpc18xx.h	2574;"	d
SCT_MATCH9_MATCHn_H_Pos	inc/lpc18xx.h	2573;"	d
SCT_MATCH9_MATCHn_L_Msk	inc/lpc18xx.h	2572;"	d
SCT_MATCH9_MATCHn_L_Pos	inc/lpc18xx.h	2571;"	d
SCT_MATCHREL0_RELOADn_H_Msk	inc/lpc18xx.h	2658;"	d
SCT_MATCHREL0_RELOADn_H_Pos	inc/lpc18xx.h	2657;"	d
SCT_MATCHREL0_RELOADn_L_Msk	inc/lpc18xx.h	2656;"	d
SCT_MATCHREL0_RELOADn_L_Pos	inc/lpc18xx.h	2655;"	d
SCT_MATCHREL10_RELOADn_H_Msk	inc/lpc18xx.h	3078;"	d
SCT_MATCHREL10_RELOADn_H_Pos	inc/lpc18xx.h	3077;"	d
SCT_MATCHREL10_RELOADn_L_Msk	inc/lpc18xx.h	3076;"	d
SCT_MATCHREL10_RELOADn_L_Pos	inc/lpc18xx.h	3075;"	d
SCT_MATCHREL11_RELOADn_H_Msk	inc/lpc18xx.h	3120;"	d
SCT_MATCHREL11_RELOADn_H_Pos	inc/lpc18xx.h	3119;"	d
SCT_MATCHREL11_RELOADn_L_Msk	inc/lpc18xx.h	3118;"	d
SCT_MATCHREL11_RELOADn_L_Pos	inc/lpc18xx.h	3117;"	d
SCT_MATCHREL12_RELOADn_H_Msk	inc/lpc18xx.h	3162;"	d
SCT_MATCHREL12_RELOADn_H_Pos	inc/lpc18xx.h	3161;"	d
SCT_MATCHREL12_RELOADn_L_Msk	inc/lpc18xx.h	3160;"	d
SCT_MATCHREL12_RELOADn_L_Pos	inc/lpc18xx.h	3159;"	d
SCT_MATCHREL13_RELOADn_H_Msk	inc/lpc18xx.h	3204;"	d
SCT_MATCHREL13_RELOADn_H_Pos	inc/lpc18xx.h	3203;"	d
SCT_MATCHREL13_RELOADn_L_Msk	inc/lpc18xx.h	3202;"	d
SCT_MATCHREL13_RELOADn_L_Pos	inc/lpc18xx.h	3201;"	d
SCT_MATCHREL14_RELOADn_H_Msk	inc/lpc18xx.h	3246;"	d
SCT_MATCHREL14_RELOADn_H_Pos	inc/lpc18xx.h	3245;"	d
SCT_MATCHREL14_RELOADn_L_Msk	inc/lpc18xx.h	3244;"	d
SCT_MATCHREL14_RELOADn_L_Pos	inc/lpc18xx.h	3243;"	d
SCT_MATCHREL15_RELOADn_H_Msk	inc/lpc18xx.h	3288;"	d
SCT_MATCHREL15_RELOADn_H_Pos	inc/lpc18xx.h	3287;"	d
SCT_MATCHREL15_RELOADn_L_Msk	inc/lpc18xx.h	3286;"	d
SCT_MATCHREL15_RELOADn_L_Pos	inc/lpc18xx.h	3285;"	d
SCT_MATCHREL1_RELOADn_H_Msk	inc/lpc18xx.h	2700;"	d
SCT_MATCHREL1_RELOADn_H_Pos	inc/lpc18xx.h	2699;"	d
SCT_MATCHREL1_RELOADn_L_Msk	inc/lpc18xx.h	2698;"	d
SCT_MATCHREL1_RELOADn_L_Pos	inc/lpc18xx.h	2697;"	d
SCT_MATCHREL2_RELOADn_H_Msk	inc/lpc18xx.h	2742;"	d
SCT_MATCHREL2_RELOADn_H_Pos	inc/lpc18xx.h	2741;"	d
SCT_MATCHREL2_RELOADn_L_Msk	inc/lpc18xx.h	2740;"	d
SCT_MATCHREL2_RELOADn_L_Pos	inc/lpc18xx.h	2739;"	d
SCT_MATCHREL3_RELOADn_H_Msk	inc/lpc18xx.h	2784;"	d
SCT_MATCHREL3_RELOADn_H_Pos	inc/lpc18xx.h	2783;"	d
SCT_MATCHREL3_RELOADn_L_Msk	inc/lpc18xx.h	2782;"	d
SCT_MATCHREL3_RELOADn_L_Pos	inc/lpc18xx.h	2781;"	d
SCT_MATCHREL4_RELOADn_H_Msk	inc/lpc18xx.h	2862;"	d
SCT_MATCHREL4_RELOADn_H_Pos	inc/lpc18xx.h	2861;"	d
SCT_MATCHREL4_RELOADn_L_Msk	inc/lpc18xx.h	2860;"	d
SCT_MATCHREL4_RELOADn_L_Pos	inc/lpc18xx.h	2859;"	d
SCT_MATCHREL5_RELOADn_H_Msk	inc/lpc18xx.h	2904;"	d
SCT_MATCHREL5_RELOADn_H_Pos	inc/lpc18xx.h	2903;"	d
SCT_MATCHREL5_RELOADn_L_Msk	inc/lpc18xx.h	2902;"	d
SCT_MATCHREL5_RELOADn_L_Pos	inc/lpc18xx.h	2901;"	d
SCT_MATCHREL6_RELOADn_H_Msk	inc/lpc18xx.h	2910;"	d
SCT_MATCHREL6_RELOADn_H_Pos	inc/lpc18xx.h	2909;"	d
SCT_MATCHREL6_RELOADn_L_Msk	inc/lpc18xx.h	2908;"	d
SCT_MATCHREL6_RELOADn_L_Pos	inc/lpc18xx.h	2907;"	d
SCT_MATCHREL7_RELOADn_H_Msk	inc/lpc18xx.h	2988;"	d
SCT_MATCHREL7_RELOADn_H_Pos	inc/lpc18xx.h	2987;"	d
SCT_MATCHREL7_RELOADn_L_Msk	inc/lpc18xx.h	2986;"	d
SCT_MATCHREL7_RELOADn_L_Pos	inc/lpc18xx.h	2985;"	d
SCT_MATCHREL8_RELOADn_H_Msk	inc/lpc18xx.h	3030;"	d
SCT_MATCHREL8_RELOADn_H_Pos	inc/lpc18xx.h	3029;"	d
SCT_MATCHREL8_RELOADn_L_Msk	inc/lpc18xx.h	3028;"	d
SCT_MATCHREL8_RELOADn_L_Pos	inc/lpc18xx.h	3027;"	d
SCT_MATCHREL9_RELOADn_H_Msk	inc/lpc18xx.h	3036;"	d
SCT_MATCHREL9_RELOADn_H_Pos	inc/lpc18xx.h	3035;"	d
SCT_MATCHREL9_RELOADn_L_Msk	inc/lpc18xx.h	3034;"	d
SCT_MATCHREL9_RELOADn_L_Pos	inc/lpc18xx.h	3033;"	d
SCT_OUTPUTCLR0_CLRn0_Msk	inc/lpc18xx.h	4706;"	d
SCT_OUTPUTCLR0_CLRn0_Pos	inc/lpc18xx.h	4705;"	d
SCT_OUTPUTCLR0_CLRn10_Msk	inc/lpc18xx.h	4726;"	d
SCT_OUTPUTCLR0_CLRn10_Pos	inc/lpc18xx.h	4725;"	d
SCT_OUTPUTCLR0_CLRn11_Msk	inc/lpc18xx.h	4728;"	d
SCT_OUTPUTCLR0_CLRn11_Pos	inc/lpc18xx.h	4727;"	d
SCT_OUTPUTCLR0_CLRn12_Msk	inc/lpc18xx.h	4730;"	d
SCT_OUTPUTCLR0_CLRn12_Pos	inc/lpc18xx.h	4729;"	d
SCT_OUTPUTCLR0_CLRn13_Msk	inc/lpc18xx.h	4732;"	d
SCT_OUTPUTCLR0_CLRn13_Pos	inc/lpc18xx.h	4731;"	d
SCT_OUTPUTCLR0_CLRn14_Msk	inc/lpc18xx.h	4734;"	d
SCT_OUTPUTCLR0_CLRn14_Pos	inc/lpc18xx.h	4733;"	d
SCT_OUTPUTCLR0_CLRn15_Msk	inc/lpc18xx.h	4736;"	d
SCT_OUTPUTCLR0_CLRn15_Pos	inc/lpc18xx.h	4735;"	d
SCT_OUTPUTCLR0_CLRn1_Msk	inc/lpc18xx.h	4708;"	d
SCT_OUTPUTCLR0_CLRn1_Pos	inc/lpc18xx.h	4707;"	d
SCT_OUTPUTCLR0_CLRn2_Msk	inc/lpc18xx.h	4710;"	d
SCT_OUTPUTCLR0_CLRn2_Pos	inc/lpc18xx.h	4709;"	d
SCT_OUTPUTCLR0_CLRn3_Msk	inc/lpc18xx.h	4712;"	d
SCT_OUTPUTCLR0_CLRn3_Pos	inc/lpc18xx.h	4711;"	d
SCT_OUTPUTCLR0_CLRn4_Msk	inc/lpc18xx.h	4714;"	d
SCT_OUTPUTCLR0_CLRn4_Pos	inc/lpc18xx.h	4713;"	d
SCT_OUTPUTCLR0_CLRn5_Msk	inc/lpc18xx.h	4716;"	d
SCT_OUTPUTCLR0_CLRn5_Pos	inc/lpc18xx.h	4715;"	d
SCT_OUTPUTCLR0_CLRn6_Msk	inc/lpc18xx.h	4718;"	d
SCT_OUTPUTCLR0_CLRn6_Pos	inc/lpc18xx.h	4717;"	d
SCT_OUTPUTCLR0_CLRn7_Msk	inc/lpc18xx.h	4720;"	d
SCT_OUTPUTCLR0_CLRn7_Pos	inc/lpc18xx.h	4719;"	d
SCT_OUTPUTCLR0_CLRn8_Msk	inc/lpc18xx.h	4722;"	d
SCT_OUTPUTCLR0_CLRn8_Pos	inc/lpc18xx.h	4721;"	d
SCT_OUTPUTCLR0_CLRn9_Msk	inc/lpc18xx.h	4724;"	d
SCT_OUTPUTCLR0_CLRn9_Pos	inc/lpc18xx.h	4723;"	d
SCT_OUTPUTCLR10_CLRn0_Msk	inc/lpc18xx.h	5386;"	d
SCT_OUTPUTCLR10_CLRn0_Pos	inc/lpc18xx.h	5385;"	d
SCT_OUTPUTCLR10_CLRn10_Msk	inc/lpc18xx.h	5406;"	d
SCT_OUTPUTCLR10_CLRn10_Pos	inc/lpc18xx.h	5405;"	d
SCT_OUTPUTCLR10_CLRn11_Msk	inc/lpc18xx.h	5408;"	d
SCT_OUTPUTCLR10_CLRn11_Pos	inc/lpc18xx.h	5407;"	d
SCT_OUTPUTCLR10_CLRn12_Msk	inc/lpc18xx.h	5410;"	d
SCT_OUTPUTCLR10_CLRn12_Pos	inc/lpc18xx.h	5409;"	d
SCT_OUTPUTCLR10_CLRn13_Msk	inc/lpc18xx.h	5412;"	d
SCT_OUTPUTCLR10_CLRn13_Pos	inc/lpc18xx.h	5411;"	d
SCT_OUTPUTCLR10_CLRn14_Msk	inc/lpc18xx.h	5414;"	d
SCT_OUTPUTCLR10_CLRn14_Pos	inc/lpc18xx.h	5413;"	d
SCT_OUTPUTCLR10_CLRn15_Msk	inc/lpc18xx.h	5416;"	d
SCT_OUTPUTCLR10_CLRn15_Pos	inc/lpc18xx.h	5415;"	d
SCT_OUTPUTCLR10_CLRn1_Msk	inc/lpc18xx.h	5388;"	d
SCT_OUTPUTCLR10_CLRn1_Pos	inc/lpc18xx.h	5387;"	d
SCT_OUTPUTCLR10_CLRn2_Msk	inc/lpc18xx.h	5390;"	d
SCT_OUTPUTCLR10_CLRn2_Pos	inc/lpc18xx.h	5389;"	d
SCT_OUTPUTCLR10_CLRn3_Msk	inc/lpc18xx.h	5392;"	d
SCT_OUTPUTCLR10_CLRn3_Pos	inc/lpc18xx.h	5391;"	d
SCT_OUTPUTCLR10_CLRn4_Msk	inc/lpc18xx.h	5394;"	d
SCT_OUTPUTCLR10_CLRn4_Pos	inc/lpc18xx.h	5393;"	d
SCT_OUTPUTCLR10_CLRn5_Msk	inc/lpc18xx.h	5396;"	d
SCT_OUTPUTCLR10_CLRn5_Pos	inc/lpc18xx.h	5395;"	d
SCT_OUTPUTCLR10_CLRn6_Msk	inc/lpc18xx.h	5398;"	d
SCT_OUTPUTCLR10_CLRn6_Pos	inc/lpc18xx.h	5397;"	d
SCT_OUTPUTCLR10_CLRn7_Msk	inc/lpc18xx.h	5400;"	d
SCT_OUTPUTCLR10_CLRn7_Pos	inc/lpc18xx.h	5399;"	d
SCT_OUTPUTCLR10_CLRn8_Msk	inc/lpc18xx.h	5402;"	d
SCT_OUTPUTCLR10_CLRn8_Pos	inc/lpc18xx.h	5401;"	d
SCT_OUTPUTCLR10_CLRn9_Msk	inc/lpc18xx.h	5404;"	d
SCT_OUTPUTCLR10_CLRn9_Pos	inc/lpc18xx.h	5403;"	d
SCT_OUTPUTCLR11_CLRn0_Msk	inc/lpc18xx.h	5454;"	d
SCT_OUTPUTCLR11_CLRn0_Pos	inc/lpc18xx.h	5453;"	d
SCT_OUTPUTCLR11_CLRn10_Msk	inc/lpc18xx.h	5474;"	d
SCT_OUTPUTCLR11_CLRn10_Pos	inc/lpc18xx.h	5473;"	d
SCT_OUTPUTCLR11_CLRn11_Msk	inc/lpc18xx.h	5476;"	d
SCT_OUTPUTCLR11_CLRn11_Pos	inc/lpc18xx.h	5475;"	d
SCT_OUTPUTCLR11_CLRn12_Msk	inc/lpc18xx.h	5478;"	d
SCT_OUTPUTCLR11_CLRn12_Pos	inc/lpc18xx.h	5477;"	d
SCT_OUTPUTCLR11_CLRn13_Msk	inc/lpc18xx.h	5480;"	d
SCT_OUTPUTCLR11_CLRn13_Pos	inc/lpc18xx.h	5479;"	d
SCT_OUTPUTCLR11_CLRn14_Msk	inc/lpc18xx.h	5482;"	d
SCT_OUTPUTCLR11_CLRn14_Pos	inc/lpc18xx.h	5481;"	d
SCT_OUTPUTCLR11_CLRn15_Msk	inc/lpc18xx.h	5484;"	d
SCT_OUTPUTCLR11_CLRn15_Pos	inc/lpc18xx.h	5483;"	d
SCT_OUTPUTCLR11_CLRn1_Msk	inc/lpc18xx.h	5456;"	d
SCT_OUTPUTCLR11_CLRn1_Pos	inc/lpc18xx.h	5455;"	d
SCT_OUTPUTCLR11_CLRn2_Msk	inc/lpc18xx.h	5458;"	d
SCT_OUTPUTCLR11_CLRn2_Pos	inc/lpc18xx.h	5457;"	d
SCT_OUTPUTCLR11_CLRn3_Msk	inc/lpc18xx.h	5460;"	d
SCT_OUTPUTCLR11_CLRn3_Pos	inc/lpc18xx.h	5459;"	d
SCT_OUTPUTCLR11_CLRn4_Msk	inc/lpc18xx.h	5462;"	d
SCT_OUTPUTCLR11_CLRn4_Pos	inc/lpc18xx.h	5461;"	d
SCT_OUTPUTCLR11_CLRn5_Msk	inc/lpc18xx.h	5464;"	d
SCT_OUTPUTCLR11_CLRn5_Pos	inc/lpc18xx.h	5463;"	d
SCT_OUTPUTCLR11_CLRn6_Msk	inc/lpc18xx.h	5466;"	d
SCT_OUTPUTCLR11_CLRn6_Pos	inc/lpc18xx.h	5465;"	d
SCT_OUTPUTCLR11_CLRn7_Msk	inc/lpc18xx.h	5468;"	d
SCT_OUTPUTCLR11_CLRn7_Pos	inc/lpc18xx.h	5467;"	d
SCT_OUTPUTCLR11_CLRn8_Msk	inc/lpc18xx.h	5470;"	d
SCT_OUTPUTCLR11_CLRn8_Pos	inc/lpc18xx.h	5469;"	d
SCT_OUTPUTCLR11_CLRn9_Msk	inc/lpc18xx.h	5472;"	d
SCT_OUTPUTCLR11_CLRn9_Pos	inc/lpc18xx.h	5471;"	d
SCT_OUTPUTCLR12_CLRn0_Msk	inc/lpc18xx.h	5522;"	d
SCT_OUTPUTCLR12_CLRn0_Pos	inc/lpc18xx.h	5521;"	d
SCT_OUTPUTCLR12_CLRn10_Msk	inc/lpc18xx.h	5542;"	d
SCT_OUTPUTCLR12_CLRn10_Pos	inc/lpc18xx.h	5541;"	d
SCT_OUTPUTCLR12_CLRn11_Msk	inc/lpc18xx.h	5544;"	d
SCT_OUTPUTCLR12_CLRn11_Pos	inc/lpc18xx.h	5543;"	d
SCT_OUTPUTCLR12_CLRn12_Msk	inc/lpc18xx.h	5546;"	d
SCT_OUTPUTCLR12_CLRn12_Pos	inc/lpc18xx.h	5545;"	d
SCT_OUTPUTCLR12_CLRn13_Msk	inc/lpc18xx.h	5548;"	d
SCT_OUTPUTCLR12_CLRn13_Pos	inc/lpc18xx.h	5547;"	d
SCT_OUTPUTCLR12_CLRn14_Msk	inc/lpc18xx.h	5550;"	d
SCT_OUTPUTCLR12_CLRn14_Pos	inc/lpc18xx.h	5549;"	d
SCT_OUTPUTCLR12_CLRn15_Msk	inc/lpc18xx.h	5552;"	d
SCT_OUTPUTCLR12_CLRn15_Pos	inc/lpc18xx.h	5551;"	d
SCT_OUTPUTCLR12_CLRn1_Msk	inc/lpc18xx.h	5524;"	d
SCT_OUTPUTCLR12_CLRn1_Pos	inc/lpc18xx.h	5523;"	d
SCT_OUTPUTCLR12_CLRn2_Msk	inc/lpc18xx.h	5526;"	d
SCT_OUTPUTCLR12_CLRn2_Pos	inc/lpc18xx.h	5525;"	d
SCT_OUTPUTCLR12_CLRn3_Msk	inc/lpc18xx.h	5528;"	d
SCT_OUTPUTCLR12_CLRn3_Pos	inc/lpc18xx.h	5527;"	d
SCT_OUTPUTCLR12_CLRn4_Msk	inc/lpc18xx.h	5530;"	d
SCT_OUTPUTCLR12_CLRn4_Pos	inc/lpc18xx.h	5529;"	d
SCT_OUTPUTCLR12_CLRn5_Msk	inc/lpc18xx.h	5532;"	d
SCT_OUTPUTCLR12_CLRn5_Pos	inc/lpc18xx.h	5531;"	d
SCT_OUTPUTCLR12_CLRn6_Msk	inc/lpc18xx.h	5534;"	d
SCT_OUTPUTCLR12_CLRn6_Pos	inc/lpc18xx.h	5533;"	d
SCT_OUTPUTCLR12_CLRn7_Msk	inc/lpc18xx.h	5536;"	d
SCT_OUTPUTCLR12_CLRn7_Pos	inc/lpc18xx.h	5535;"	d
SCT_OUTPUTCLR12_CLRn8_Msk	inc/lpc18xx.h	5538;"	d
SCT_OUTPUTCLR12_CLRn8_Pos	inc/lpc18xx.h	5537;"	d
SCT_OUTPUTCLR12_CLRn9_Msk	inc/lpc18xx.h	5540;"	d
SCT_OUTPUTCLR12_CLRn9_Pos	inc/lpc18xx.h	5539;"	d
SCT_OUTPUTCLR13_CLRn0_Msk	inc/lpc18xx.h	5590;"	d
SCT_OUTPUTCLR13_CLRn0_Pos	inc/lpc18xx.h	5589;"	d
SCT_OUTPUTCLR13_CLRn10_Msk	inc/lpc18xx.h	5610;"	d
SCT_OUTPUTCLR13_CLRn10_Pos	inc/lpc18xx.h	5609;"	d
SCT_OUTPUTCLR13_CLRn11_Msk	inc/lpc18xx.h	5612;"	d
SCT_OUTPUTCLR13_CLRn11_Pos	inc/lpc18xx.h	5611;"	d
SCT_OUTPUTCLR13_CLRn12_Msk	inc/lpc18xx.h	5614;"	d
SCT_OUTPUTCLR13_CLRn12_Pos	inc/lpc18xx.h	5613;"	d
SCT_OUTPUTCLR13_CLRn13_Msk	inc/lpc18xx.h	5616;"	d
SCT_OUTPUTCLR13_CLRn13_Pos	inc/lpc18xx.h	5615;"	d
SCT_OUTPUTCLR13_CLRn14_Msk	inc/lpc18xx.h	5618;"	d
SCT_OUTPUTCLR13_CLRn14_Pos	inc/lpc18xx.h	5617;"	d
SCT_OUTPUTCLR13_CLRn15_Msk	inc/lpc18xx.h	5620;"	d
SCT_OUTPUTCLR13_CLRn15_Pos	inc/lpc18xx.h	5619;"	d
SCT_OUTPUTCLR13_CLRn1_Msk	inc/lpc18xx.h	5592;"	d
SCT_OUTPUTCLR13_CLRn1_Pos	inc/lpc18xx.h	5591;"	d
SCT_OUTPUTCLR13_CLRn2_Msk	inc/lpc18xx.h	5594;"	d
SCT_OUTPUTCLR13_CLRn2_Pos	inc/lpc18xx.h	5593;"	d
SCT_OUTPUTCLR13_CLRn3_Msk	inc/lpc18xx.h	5596;"	d
SCT_OUTPUTCLR13_CLRn3_Pos	inc/lpc18xx.h	5595;"	d
SCT_OUTPUTCLR13_CLRn4_Msk	inc/lpc18xx.h	5598;"	d
SCT_OUTPUTCLR13_CLRn4_Pos	inc/lpc18xx.h	5597;"	d
SCT_OUTPUTCLR13_CLRn5_Msk	inc/lpc18xx.h	5600;"	d
SCT_OUTPUTCLR13_CLRn5_Pos	inc/lpc18xx.h	5599;"	d
SCT_OUTPUTCLR13_CLRn6_Msk	inc/lpc18xx.h	5602;"	d
SCT_OUTPUTCLR13_CLRn6_Pos	inc/lpc18xx.h	5601;"	d
SCT_OUTPUTCLR13_CLRn7_Msk	inc/lpc18xx.h	5604;"	d
SCT_OUTPUTCLR13_CLRn7_Pos	inc/lpc18xx.h	5603;"	d
SCT_OUTPUTCLR13_CLRn8_Msk	inc/lpc18xx.h	5606;"	d
SCT_OUTPUTCLR13_CLRn8_Pos	inc/lpc18xx.h	5605;"	d
SCT_OUTPUTCLR13_CLRn9_Msk	inc/lpc18xx.h	5608;"	d
SCT_OUTPUTCLR13_CLRn9_Pos	inc/lpc18xx.h	5607;"	d
SCT_OUTPUTCLR14_CLRn0_Msk	inc/lpc18xx.h	5658;"	d
SCT_OUTPUTCLR14_CLRn0_Pos	inc/lpc18xx.h	5657;"	d
SCT_OUTPUTCLR14_CLRn10_Msk	inc/lpc18xx.h	5678;"	d
SCT_OUTPUTCLR14_CLRn10_Pos	inc/lpc18xx.h	5677;"	d
SCT_OUTPUTCLR14_CLRn11_Msk	inc/lpc18xx.h	5680;"	d
SCT_OUTPUTCLR14_CLRn11_Pos	inc/lpc18xx.h	5679;"	d
SCT_OUTPUTCLR14_CLRn12_Msk	inc/lpc18xx.h	5682;"	d
SCT_OUTPUTCLR14_CLRn12_Pos	inc/lpc18xx.h	5681;"	d
SCT_OUTPUTCLR14_CLRn13_Msk	inc/lpc18xx.h	5684;"	d
SCT_OUTPUTCLR14_CLRn13_Pos	inc/lpc18xx.h	5683;"	d
SCT_OUTPUTCLR14_CLRn14_Msk	inc/lpc18xx.h	5686;"	d
SCT_OUTPUTCLR14_CLRn14_Pos	inc/lpc18xx.h	5685;"	d
SCT_OUTPUTCLR14_CLRn15_Msk	inc/lpc18xx.h	5688;"	d
SCT_OUTPUTCLR14_CLRn15_Pos	inc/lpc18xx.h	5687;"	d
SCT_OUTPUTCLR14_CLRn1_Msk	inc/lpc18xx.h	5660;"	d
SCT_OUTPUTCLR14_CLRn1_Pos	inc/lpc18xx.h	5659;"	d
SCT_OUTPUTCLR14_CLRn2_Msk	inc/lpc18xx.h	5662;"	d
SCT_OUTPUTCLR14_CLRn2_Pos	inc/lpc18xx.h	5661;"	d
SCT_OUTPUTCLR14_CLRn3_Msk	inc/lpc18xx.h	5664;"	d
SCT_OUTPUTCLR14_CLRn3_Pos	inc/lpc18xx.h	5663;"	d
SCT_OUTPUTCLR14_CLRn4_Msk	inc/lpc18xx.h	5666;"	d
SCT_OUTPUTCLR14_CLRn4_Pos	inc/lpc18xx.h	5665;"	d
SCT_OUTPUTCLR14_CLRn5_Msk	inc/lpc18xx.h	5668;"	d
SCT_OUTPUTCLR14_CLRn5_Pos	inc/lpc18xx.h	5667;"	d
SCT_OUTPUTCLR14_CLRn6_Msk	inc/lpc18xx.h	5670;"	d
SCT_OUTPUTCLR14_CLRn6_Pos	inc/lpc18xx.h	5669;"	d
SCT_OUTPUTCLR14_CLRn7_Msk	inc/lpc18xx.h	5672;"	d
SCT_OUTPUTCLR14_CLRn7_Pos	inc/lpc18xx.h	5671;"	d
SCT_OUTPUTCLR14_CLRn8_Msk	inc/lpc18xx.h	5674;"	d
SCT_OUTPUTCLR14_CLRn8_Pos	inc/lpc18xx.h	5673;"	d
SCT_OUTPUTCLR14_CLRn9_Msk	inc/lpc18xx.h	5676;"	d
SCT_OUTPUTCLR14_CLRn9_Pos	inc/lpc18xx.h	5675;"	d
SCT_OUTPUTCLR15_CLRn0_Msk	inc/lpc18xx.h	5726;"	d
SCT_OUTPUTCLR15_CLRn0_Pos	inc/lpc18xx.h	5725;"	d
SCT_OUTPUTCLR15_CLRn10_Msk	inc/lpc18xx.h	5746;"	d
SCT_OUTPUTCLR15_CLRn10_Pos	inc/lpc18xx.h	5745;"	d
SCT_OUTPUTCLR15_CLRn11_Msk	inc/lpc18xx.h	5748;"	d
SCT_OUTPUTCLR15_CLRn11_Pos	inc/lpc18xx.h	5747;"	d
SCT_OUTPUTCLR15_CLRn12_Msk	inc/lpc18xx.h	5750;"	d
SCT_OUTPUTCLR15_CLRn12_Pos	inc/lpc18xx.h	5749;"	d
SCT_OUTPUTCLR15_CLRn13_Msk	inc/lpc18xx.h	5752;"	d
SCT_OUTPUTCLR15_CLRn13_Pos	inc/lpc18xx.h	5751;"	d
SCT_OUTPUTCLR15_CLRn14_Msk	inc/lpc18xx.h	5754;"	d
SCT_OUTPUTCLR15_CLRn14_Pos	inc/lpc18xx.h	5753;"	d
SCT_OUTPUTCLR15_CLRn15_Msk	inc/lpc18xx.h	5756;"	d
SCT_OUTPUTCLR15_CLRn15_Pos	inc/lpc18xx.h	5755;"	d
SCT_OUTPUTCLR15_CLRn1_Msk	inc/lpc18xx.h	5728;"	d
SCT_OUTPUTCLR15_CLRn1_Pos	inc/lpc18xx.h	5727;"	d
SCT_OUTPUTCLR15_CLRn2_Msk	inc/lpc18xx.h	5730;"	d
SCT_OUTPUTCLR15_CLRn2_Pos	inc/lpc18xx.h	5729;"	d
SCT_OUTPUTCLR15_CLRn3_Msk	inc/lpc18xx.h	5732;"	d
SCT_OUTPUTCLR15_CLRn3_Pos	inc/lpc18xx.h	5731;"	d
SCT_OUTPUTCLR15_CLRn4_Msk	inc/lpc18xx.h	5734;"	d
SCT_OUTPUTCLR15_CLRn4_Pos	inc/lpc18xx.h	5733;"	d
SCT_OUTPUTCLR15_CLRn5_Msk	inc/lpc18xx.h	5736;"	d
SCT_OUTPUTCLR15_CLRn5_Pos	inc/lpc18xx.h	5735;"	d
SCT_OUTPUTCLR15_CLRn6_Msk	inc/lpc18xx.h	5738;"	d
SCT_OUTPUTCLR15_CLRn6_Pos	inc/lpc18xx.h	5737;"	d
SCT_OUTPUTCLR15_CLRn7_Msk	inc/lpc18xx.h	5740;"	d
SCT_OUTPUTCLR15_CLRn7_Pos	inc/lpc18xx.h	5739;"	d
SCT_OUTPUTCLR15_CLRn8_Msk	inc/lpc18xx.h	5742;"	d
SCT_OUTPUTCLR15_CLRn8_Pos	inc/lpc18xx.h	5741;"	d
SCT_OUTPUTCLR15_CLRn9_Msk	inc/lpc18xx.h	5744;"	d
SCT_OUTPUTCLR15_CLRn9_Pos	inc/lpc18xx.h	5743;"	d
SCT_OUTPUTCLR1_CLRn0_Msk	inc/lpc18xx.h	4774;"	d
SCT_OUTPUTCLR1_CLRn0_Pos	inc/lpc18xx.h	4773;"	d
SCT_OUTPUTCLR1_CLRn10_Msk	inc/lpc18xx.h	4794;"	d
SCT_OUTPUTCLR1_CLRn10_Pos	inc/lpc18xx.h	4793;"	d
SCT_OUTPUTCLR1_CLRn11_Msk	inc/lpc18xx.h	4796;"	d
SCT_OUTPUTCLR1_CLRn11_Pos	inc/lpc18xx.h	4795;"	d
SCT_OUTPUTCLR1_CLRn12_Msk	inc/lpc18xx.h	4798;"	d
SCT_OUTPUTCLR1_CLRn12_Pos	inc/lpc18xx.h	4797;"	d
SCT_OUTPUTCLR1_CLRn13_Msk	inc/lpc18xx.h	4800;"	d
SCT_OUTPUTCLR1_CLRn13_Pos	inc/lpc18xx.h	4799;"	d
SCT_OUTPUTCLR1_CLRn14_Msk	inc/lpc18xx.h	4802;"	d
SCT_OUTPUTCLR1_CLRn14_Pos	inc/lpc18xx.h	4801;"	d
SCT_OUTPUTCLR1_CLRn15_Msk	inc/lpc18xx.h	4804;"	d
SCT_OUTPUTCLR1_CLRn15_Pos	inc/lpc18xx.h	4803;"	d
SCT_OUTPUTCLR1_CLRn1_Msk	inc/lpc18xx.h	4776;"	d
SCT_OUTPUTCLR1_CLRn1_Pos	inc/lpc18xx.h	4775;"	d
SCT_OUTPUTCLR1_CLRn2_Msk	inc/lpc18xx.h	4778;"	d
SCT_OUTPUTCLR1_CLRn2_Pos	inc/lpc18xx.h	4777;"	d
SCT_OUTPUTCLR1_CLRn3_Msk	inc/lpc18xx.h	4780;"	d
SCT_OUTPUTCLR1_CLRn3_Pos	inc/lpc18xx.h	4779;"	d
SCT_OUTPUTCLR1_CLRn4_Msk	inc/lpc18xx.h	4782;"	d
SCT_OUTPUTCLR1_CLRn4_Pos	inc/lpc18xx.h	4781;"	d
SCT_OUTPUTCLR1_CLRn5_Msk	inc/lpc18xx.h	4784;"	d
SCT_OUTPUTCLR1_CLRn5_Pos	inc/lpc18xx.h	4783;"	d
SCT_OUTPUTCLR1_CLRn6_Msk	inc/lpc18xx.h	4786;"	d
SCT_OUTPUTCLR1_CLRn6_Pos	inc/lpc18xx.h	4785;"	d
SCT_OUTPUTCLR1_CLRn7_Msk	inc/lpc18xx.h	4788;"	d
SCT_OUTPUTCLR1_CLRn7_Pos	inc/lpc18xx.h	4787;"	d
SCT_OUTPUTCLR1_CLRn8_Msk	inc/lpc18xx.h	4790;"	d
SCT_OUTPUTCLR1_CLRn8_Pos	inc/lpc18xx.h	4789;"	d
SCT_OUTPUTCLR1_CLRn9_Msk	inc/lpc18xx.h	4792;"	d
SCT_OUTPUTCLR1_CLRn9_Pos	inc/lpc18xx.h	4791;"	d
SCT_OUTPUTCLR2_CLRn0_Msk	inc/lpc18xx.h	4842;"	d
SCT_OUTPUTCLR2_CLRn0_Pos	inc/lpc18xx.h	4841;"	d
SCT_OUTPUTCLR2_CLRn10_Msk	inc/lpc18xx.h	4862;"	d
SCT_OUTPUTCLR2_CLRn10_Pos	inc/lpc18xx.h	4861;"	d
SCT_OUTPUTCLR2_CLRn11_Msk	inc/lpc18xx.h	4864;"	d
SCT_OUTPUTCLR2_CLRn11_Pos	inc/lpc18xx.h	4863;"	d
SCT_OUTPUTCLR2_CLRn12_Msk	inc/lpc18xx.h	4866;"	d
SCT_OUTPUTCLR2_CLRn12_Pos	inc/lpc18xx.h	4865;"	d
SCT_OUTPUTCLR2_CLRn13_Msk	inc/lpc18xx.h	4868;"	d
SCT_OUTPUTCLR2_CLRn13_Pos	inc/lpc18xx.h	4867;"	d
SCT_OUTPUTCLR2_CLRn14_Msk	inc/lpc18xx.h	4870;"	d
SCT_OUTPUTCLR2_CLRn14_Pos	inc/lpc18xx.h	4869;"	d
SCT_OUTPUTCLR2_CLRn15_Msk	inc/lpc18xx.h	4872;"	d
SCT_OUTPUTCLR2_CLRn15_Pos	inc/lpc18xx.h	4871;"	d
SCT_OUTPUTCLR2_CLRn1_Msk	inc/lpc18xx.h	4844;"	d
SCT_OUTPUTCLR2_CLRn1_Pos	inc/lpc18xx.h	4843;"	d
SCT_OUTPUTCLR2_CLRn2_Msk	inc/lpc18xx.h	4846;"	d
SCT_OUTPUTCLR2_CLRn2_Pos	inc/lpc18xx.h	4845;"	d
SCT_OUTPUTCLR2_CLRn3_Msk	inc/lpc18xx.h	4848;"	d
SCT_OUTPUTCLR2_CLRn3_Pos	inc/lpc18xx.h	4847;"	d
SCT_OUTPUTCLR2_CLRn4_Msk	inc/lpc18xx.h	4850;"	d
SCT_OUTPUTCLR2_CLRn4_Pos	inc/lpc18xx.h	4849;"	d
SCT_OUTPUTCLR2_CLRn5_Msk	inc/lpc18xx.h	4852;"	d
SCT_OUTPUTCLR2_CLRn5_Pos	inc/lpc18xx.h	4851;"	d
SCT_OUTPUTCLR2_CLRn6_Msk	inc/lpc18xx.h	4854;"	d
SCT_OUTPUTCLR2_CLRn6_Pos	inc/lpc18xx.h	4853;"	d
SCT_OUTPUTCLR2_CLRn7_Msk	inc/lpc18xx.h	4856;"	d
SCT_OUTPUTCLR2_CLRn7_Pos	inc/lpc18xx.h	4855;"	d
SCT_OUTPUTCLR2_CLRn8_Msk	inc/lpc18xx.h	4858;"	d
SCT_OUTPUTCLR2_CLRn8_Pos	inc/lpc18xx.h	4857;"	d
SCT_OUTPUTCLR2_CLRn9_Msk	inc/lpc18xx.h	4860;"	d
SCT_OUTPUTCLR2_CLRn9_Pos	inc/lpc18xx.h	4859;"	d
SCT_OUTPUTCLR3_CLRn0_Msk	inc/lpc18xx.h	4910;"	d
SCT_OUTPUTCLR3_CLRn0_Pos	inc/lpc18xx.h	4909;"	d
SCT_OUTPUTCLR3_CLRn10_Msk	inc/lpc18xx.h	4930;"	d
SCT_OUTPUTCLR3_CLRn10_Pos	inc/lpc18xx.h	4929;"	d
SCT_OUTPUTCLR3_CLRn11_Msk	inc/lpc18xx.h	4932;"	d
SCT_OUTPUTCLR3_CLRn11_Pos	inc/lpc18xx.h	4931;"	d
SCT_OUTPUTCLR3_CLRn12_Msk	inc/lpc18xx.h	4934;"	d
SCT_OUTPUTCLR3_CLRn12_Pos	inc/lpc18xx.h	4933;"	d
SCT_OUTPUTCLR3_CLRn13_Msk	inc/lpc18xx.h	4936;"	d
SCT_OUTPUTCLR3_CLRn13_Pos	inc/lpc18xx.h	4935;"	d
SCT_OUTPUTCLR3_CLRn14_Msk	inc/lpc18xx.h	4938;"	d
SCT_OUTPUTCLR3_CLRn14_Pos	inc/lpc18xx.h	4937;"	d
SCT_OUTPUTCLR3_CLRn15_Msk	inc/lpc18xx.h	4940;"	d
SCT_OUTPUTCLR3_CLRn15_Pos	inc/lpc18xx.h	4939;"	d
SCT_OUTPUTCLR3_CLRn1_Msk	inc/lpc18xx.h	4912;"	d
SCT_OUTPUTCLR3_CLRn1_Pos	inc/lpc18xx.h	4911;"	d
SCT_OUTPUTCLR3_CLRn2_Msk	inc/lpc18xx.h	4914;"	d
SCT_OUTPUTCLR3_CLRn2_Pos	inc/lpc18xx.h	4913;"	d
SCT_OUTPUTCLR3_CLRn3_Msk	inc/lpc18xx.h	4916;"	d
SCT_OUTPUTCLR3_CLRn3_Pos	inc/lpc18xx.h	4915;"	d
SCT_OUTPUTCLR3_CLRn4_Msk	inc/lpc18xx.h	4918;"	d
SCT_OUTPUTCLR3_CLRn4_Pos	inc/lpc18xx.h	4917;"	d
SCT_OUTPUTCLR3_CLRn5_Msk	inc/lpc18xx.h	4920;"	d
SCT_OUTPUTCLR3_CLRn5_Pos	inc/lpc18xx.h	4919;"	d
SCT_OUTPUTCLR3_CLRn6_Msk	inc/lpc18xx.h	4922;"	d
SCT_OUTPUTCLR3_CLRn6_Pos	inc/lpc18xx.h	4921;"	d
SCT_OUTPUTCLR3_CLRn7_Msk	inc/lpc18xx.h	4924;"	d
SCT_OUTPUTCLR3_CLRn7_Pos	inc/lpc18xx.h	4923;"	d
SCT_OUTPUTCLR3_CLRn8_Msk	inc/lpc18xx.h	4926;"	d
SCT_OUTPUTCLR3_CLRn8_Pos	inc/lpc18xx.h	4925;"	d
SCT_OUTPUTCLR3_CLRn9_Msk	inc/lpc18xx.h	4928;"	d
SCT_OUTPUTCLR3_CLRn9_Pos	inc/lpc18xx.h	4927;"	d
SCT_OUTPUTCLR4_CLRn0_Msk	inc/lpc18xx.h	4978;"	d
SCT_OUTPUTCLR4_CLRn0_Pos	inc/lpc18xx.h	4977;"	d
SCT_OUTPUTCLR4_CLRn10_Msk	inc/lpc18xx.h	4998;"	d
SCT_OUTPUTCLR4_CLRn10_Pos	inc/lpc18xx.h	4997;"	d
SCT_OUTPUTCLR4_CLRn11_Msk	inc/lpc18xx.h	5000;"	d
SCT_OUTPUTCLR4_CLRn11_Pos	inc/lpc18xx.h	4999;"	d
SCT_OUTPUTCLR4_CLRn12_Msk	inc/lpc18xx.h	5002;"	d
SCT_OUTPUTCLR4_CLRn12_Pos	inc/lpc18xx.h	5001;"	d
SCT_OUTPUTCLR4_CLRn13_Msk	inc/lpc18xx.h	5004;"	d
SCT_OUTPUTCLR4_CLRn13_Pos	inc/lpc18xx.h	5003;"	d
SCT_OUTPUTCLR4_CLRn14_Msk	inc/lpc18xx.h	5006;"	d
SCT_OUTPUTCLR4_CLRn14_Pos	inc/lpc18xx.h	5005;"	d
SCT_OUTPUTCLR4_CLRn15_Msk	inc/lpc18xx.h	5008;"	d
SCT_OUTPUTCLR4_CLRn15_Pos	inc/lpc18xx.h	5007;"	d
SCT_OUTPUTCLR4_CLRn1_Msk	inc/lpc18xx.h	4980;"	d
SCT_OUTPUTCLR4_CLRn1_Pos	inc/lpc18xx.h	4979;"	d
SCT_OUTPUTCLR4_CLRn2_Msk	inc/lpc18xx.h	4982;"	d
SCT_OUTPUTCLR4_CLRn2_Pos	inc/lpc18xx.h	4981;"	d
SCT_OUTPUTCLR4_CLRn3_Msk	inc/lpc18xx.h	4984;"	d
SCT_OUTPUTCLR4_CLRn3_Pos	inc/lpc18xx.h	4983;"	d
SCT_OUTPUTCLR4_CLRn4_Msk	inc/lpc18xx.h	4986;"	d
SCT_OUTPUTCLR4_CLRn4_Pos	inc/lpc18xx.h	4985;"	d
SCT_OUTPUTCLR4_CLRn5_Msk	inc/lpc18xx.h	4988;"	d
SCT_OUTPUTCLR4_CLRn5_Pos	inc/lpc18xx.h	4987;"	d
SCT_OUTPUTCLR4_CLRn6_Msk	inc/lpc18xx.h	4990;"	d
SCT_OUTPUTCLR4_CLRn6_Pos	inc/lpc18xx.h	4989;"	d
SCT_OUTPUTCLR4_CLRn7_Msk	inc/lpc18xx.h	4992;"	d
SCT_OUTPUTCLR4_CLRn7_Pos	inc/lpc18xx.h	4991;"	d
SCT_OUTPUTCLR4_CLRn8_Msk	inc/lpc18xx.h	4994;"	d
SCT_OUTPUTCLR4_CLRn8_Pos	inc/lpc18xx.h	4993;"	d
SCT_OUTPUTCLR4_CLRn9_Msk	inc/lpc18xx.h	4996;"	d
SCT_OUTPUTCLR4_CLRn9_Pos	inc/lpc18xx.h	4995;"	d
SCT_OUTPUTCLR5_CLRn0_Msk	inc/lpc18xx.h	5046;"	d
SCT_OUTPUTCLR5_CLRn0_Pos	inc/lpc18xx.h	5045;"	d
SCT_OUTPUTCLR5_CLRn10_Msk	inc/lpc18xx.h	5066;"	d
SCT_OUTPUTCLR5_CLRn10_Pos	inc/lpc18xx.h	5065;"	d
SCT_OUTPUTCLR5_CLRn11_Msk	inc/lpc18xx.h	5068;"	d
SCT_OUTPUTCLR5_CLRn11_Pos	inc/lpc18xx.h	5067;"	d
SCT_OUTPUTCLR5_CLRn12_Msk	inc/lpc18xx.h	5070;"	d
SCT_OUTPUTCLR5_CLRn12_Pos	inc/lpc18xx.h	5069;"	d
SCT_OUTPUTCLR5_CLRn13_Msk	inc/lpc18xx.h	5072;"	d
SCT_OUTPUTCLR5_CLRn13_Pos	inc/lpc18xx.h	5071;"	d
SCT_OUTPUTCLR5_CLRn14_Msk	inc/lpc18xx.h	5074;"	d
SCT_OUTPUTCLR5_CLRn14_Pos	inc/lpc18xx.h	5073;"	d
SCT_OUTPUTCLR5_CLRn15_Msk	inc/lpc18xx.h	5076;"	d
SCT_OUTPUTCLR5_CLRn15_Pos	inc/lpc18xx.h	5075;"	d
SCT_OUTPUTCLR5_CLRn1_Msk	inc/lpc18xx.h	5048;"	d
SCT_OUTPUTCLR5_CLRn1_Pos	inc/lpc18xx.h	5047;"	d
SCT_OUTPUTCLR5_CLRn2_Msk	inc/lpc18xx.h	5050;"	d
SCT_OUTPUTCLR5_CLRn2_Pos	inc/lpc18xx.h	5049;"	d
SCT_OUTPUTCLR5_CLRn3_Msk	inc/lpc18xx.h	5052;"	d
SCT_OUTPUTCLR5_CLRn3_Pos	inc/lpc18xx.h	5051;"	d
SCT_OUTPUTCLR5_CLRn4_Msk	inc/lpc18xx.h	5054;"	d
SCT_OUTPUTCLR5_CLRn4_Pos	inc/lpc18xx.h	5053;"	d
SCT_OUTPUTCLR5_CLRn5_Msk	inc/lpc18xx.h	5056;"	d
SCT_OUTPUTCLR5_CLRn5_Pos	inc/lpc18xx.h	5055;"	d
SCT_OUTPUTCLR5_CLRn6_Msk	inc/lpc18xx.h	5058;"	d
SCT_OUTPUTCLR5_CLRn6_Pos	inc/lpc18xx.h	5057;"	d
SCT_OUTPUTCLR5_CLRn7_Msk	inc/lpc18xx.h	5060;"	d
SCT_OUTPUTCLR5_CLRn7_Pos	inc/lpc18xx.h	5059;"	d
SCT_OUTPUTCLR5_CLRn8_Msk	inc/lpc18xx.h	5062;"	d
SCT_OUTPUTCLR5_CLRn8_Pos	inc/lpc18xx.h	5061;"	d
SCT_OUTPUTCLR5_CLRn9_Msk	inc/lpc18xx.h	5064;"	d
SCT_OUTPUTCLR5_CLRn9_Pos	inc/lpc18xx.h	5063;"	d
SCT_OUTPUTCLR6_CLRn0_Msk	inc/lpc18xx.h	5114;"	d
SCT_OUTPUTCLR6_CLRn0_Pos	inc/lpc18xx.h	5113;"	d
SCT_OUTPUTCLR6_CLRn10_Msk	inc/lpc18xx.h	5134;"	d
SCT_OUTPUTCLR6_CLRn10_Pos	inc/lpc18xx.h	5133;"	d
SCT_OUTPUTCLR6_CLRn11_Msk	inc/lpc18xx.h	5136;"	d
SCT_OUTPUTCLR6_CLRn11_Pos	inc/lpc18xx.h	5135;"	d
SCT_OUTPUTCLR6_CLRn12_Msk	inc/lpc18xx.h	5138;"	d
SCT_OUTPUTCLR6_CLRn12_Pos	inc/lpc18xx.h	5137;"	d
SCT_OUTPUTCLR6_CLRn13_Msk	inc/lpc18xx.h	5140;"	d
SCT_OUTPUTCLR6_CLRn13_Pos	inc/lpc18xx.h	5139;"	d
SCT_OUTPUTCLR6_CLRn14_Msk	inc/lpc18xx.h	5142;"	d
SCT_OUTPUTCLR6_CLRn14_Pos	inc/lpc18xx.h	5141;"	d
SCT_OUTPUTCLR6_CLRn15_Msk	inc/lpc18xx.h	5144;"	d
SCT_OUTPUTCLR6_CLRn15_Pos	inc/lpc18xx.h	5143;"	d
SCT_OUTPUTCLR6_CLRn1_Msk	inc/lpc18xx.h	5116;"	d
SCT_OUTPUTCLR6_CLRn1_Pos	inc/lpc18xx.h	5115;"	d
SCT_OUTPUTCLR6_CLRn2_Msk	inc/lpc18xx.h	5118;"	d
SCT_OUTPUTCLR6_CLRn2_Pos	inc/lpc18xx.h	5117;"	d
SCT_OUTPUTCLR6_CLRn3_Msk	inc/lpc18xx.h	5120;"	d
SCT_OUTPUTCLR6_CLRn3_Pos	inc/lpc18xx.h	5119;"	d
SCT_OUTPUTCLR6_CLRn4_Msk	inc/lpc18xx.h	5122;"	d
SCT_OUTPUTCLR6_CLRn4_Pos	inc/lpc18xx.h	5121;"	d
SCT_OUTPUTCLR6_CLRn5_Msk	inc/lpc18xx.h	5124;"	d
SCT_OUTPUTCLR6_CLRn5_Pos	inc/lpc18xx.h	5123;"	d
SCT_OUTPUTCLR6_CLRn6_Msk	inc/lpc18xx.h	5126;"	d
SCT_OUTPUTCLR6_CLRn6_Pos	inc/lpc18xx.h	5125;"	d
SCT_OUTPUTCLR6_CLRn7_Msk	inc/lpc18xx.h	5128;"	d
SCT_OUTPUTCLR6_CLRn7_Pos	inc/lpc18xx.h	5127;"	d
SCT_OUTPUTCLR6_CLRn8_Msk	inc/lpc18xx.h	5130;"	d
SCT_OUTPUTCLR6_CLRn8_Pos	inc/lpc18xx.h	5129;"	d
SCT_OUTPUTCLR6_CLRn9_Msk	inc/lpc18xx.h	5132;"	d
SCT_OUTPUTCLR6_CLRn9_Pos	inc/lpc18xx.h	5131;"	d
SCT_OUTPUTCLR7_CLRn0_Msk	inc/lpc18xx.h	5182;"	d
SCT_OUTPUTCLR7_CLRn0_Pos	inc/lpc18xx.h	5181;"	d
SCT_OUTPUTCLR7_CLRn10_Msk	inc/lpc18xx.h	5202;"	d
SCT_OUTPUTCLR7_CLRn10_Pos	inc/lpc18xx.h	5201;"	d
SCT_OUTPUTCLR7_CLRn11_Msk	inc/lpc18xx.h	5204;"	d
SCT_OUTPUTCLR7_CLRn11_Pos	inc/lpc18xx.h	5203;"	d
SCT_OUTPUTCLR7_CLRn12_Msk	inc/lpc18xx.h	5206;"	d
SCT_OUTPUTCLR7_CLRn12_Pos	inc/lpc18xx.h	5205;"	d
SCT_OUTPUTCLR7_CLRn13_Msk	inc/lpc18xx.h	5208;"	d
SCT_OUTPUTCLR7_CLRn13_Pos	inc/lpc18xx.h	5207;"	d
SCT_OUTPUTCLR7_CLRn14_Msk	inc/lpc18xx.h	5210;"	d
SCT_OUTPUTCLR7_CLRn14_Pos	inc/lpc18xx.h	5209;"	d
SCT_OUTPUTCLR7_CLRn15_Msk	inc/lpc18xx.h	5212;"	d
SCT_OUTPUTCLR7_CLRn15_Pos	inc/lpc18xx.h	5211;"	d
SCT_OUTPUTCLR7_CLRn1_Msk	inc/lpc18xx.h	5184;"	d
SCT_OUTPUTCLR7_CLRn1_Pos	inc/lpc18xx.h	5183;"	d
SCT_OUTPUTCLR7_CLRn2_Msk	inc/lpc18xx.h	5186;"	d
SCT_OUTPUTCLR7_CLRn2_Pos	inc/lpc18xx.h	5185;"	d
SCT_OUTPUTCLR7_CLRn3_Msk	inc/lpc18xx.h	5188;"	d
SCT_OUTPUTCLR7_CLRn3_Pos	inc/lpc18xx.h	5187;"	d
SCT_OUTPUTCLR7_CLRn4_Msk	inc/lpc18xx.h	5190;"	d
SCT_OUTPUTCLR7_CLRn4_Pos	inc/lpc18xx.h	5189;"	d
SCT_OUTPUTCLR7_CLRn5_Msk	inc/lpc18xx.h	5192;"	d
SCT_OUTPUTCLR7_CLRn5_Pos	inc/lpc18xx.h	5191;"	d
SCT_OUTPUTCLR7_CLRn6_Msk	inc/lpc18xx.h	5194;"	d
SCT_OUTPUTCLR7_CLRn6_Pos	inc/lpc18xx.h	5193;"	d
SCT_OUTPUTCLR7_CLRn7_Msk	inc/lpc18xx.h	5196;"	d
SCT_OUTPUTCLR7_CLRn7_Pos	inc/lpc18xx.h	5195;"	d
SCT_OUTPUTCLR7_CLRn8_Msk	inc/lpc18xx.h	5198;"	d
SCT_OUTPUTCLR7_CLRn8_Pos	inc/lpc18xx.h	5197;"	d
SCT_OUTPUTCLR7_CLRn9_Msk	inc/lpc18xx.h	5200;"	d
SCT_OUTPUTCLR7_CLRn9_Pos	inc/lpc18xx.h	5199;"	d
SCT_OUTPUTCLR8_CLRn0_Msk	inc/lpc18xx.h	5250;"	d
SCT_OUTPUTCLR8_CLRn0_Pos	inc/lpc18xx.h	5249;"	d
SCT_OUTPUTCLR8_CLRn10_Msk	inc/lpc18xx.h	5270;"	d
SCT_OUTPUTCLR8_CLRn10_Pos	inc/lpc18xx.h	5269;"	d
SCT_OUTPUTCLR8_CLRn11_Msk	inc/lpc18xx.h	5272;"	d
SCT_OUTPUTCLR8_CLRn11_Pos	inc/lpc18xx.h	5271;"	d
SCT_OUTPUTCLR8_CLRn12_Msk	inc/lpc18xx.h	5274;"	d
SCT_OUTPUTCLR8_CLRn12_Pos	inc/lpc18xx.h	5273;"	d
SCT_OUTPUTCLR8_CLRn13_Msk	inc/lpc18xx.h	5276;"	d
SCT_OUTPUTCLR8_CLRn13_Pos	inc/lpc18xx.h	5275;"	d
SCT_OUTPUTCLR8_CLRn14_Msk	inc/lpc18xx.h	5278;"	d
SCT_OUTPUTCLR8_CLRn14_Pos	inc/lpc18xx.h	5277;"	d
SCT_OUTPUTCLR8_CLRn15_Msk	inc/lpc18xx.h	5280;"	d
SCT_OUTPUTCLR8_CLRn15_Pos	inc/lpc18xx.h	5279;"	d
SCT_OUTPUTCLR8_CLRn1_Msk	inc/lpc18xx.h	5252;"	d
SCT_OUTPUTCLR8_CLRn1_Pos	inc/lpc18xx.h	5251;"	d
SCT_OUTPUTCLR8_CLRn2_Msk	inc/lpc18xx.h	5254;"	d
SCT_OUTPUTCLR8_CLRn2_Pos	inc/lpc18xx.h	5253;"	d
SCT_OUTPUTCLR8_CLRn3_Msk	inc/lpc18xx.h	5256;"	d
SCT_OUTPUTCLR8_CLRn3_Pos	inc/lpc18xx.h	5255;"	d
SCT_OUTPUTCLR8_CLRn4_Msk	inc/lpc18xx.h	5258;"	d
SCT_OUTPUTCLR8_CLRn4_Pos	inc/lpc18xx.h	5257;"	d
SCT_OUTPUTCLR8_CLRn5_Msk	inc/lpc18xx.h	5260;"	d
SCT_OUTPUTCLR8_CLRn5_Pos	inc/lpc18xx.h	5259;"	d
SCT_OUTPUTCLR8_CLRn6_Msk	inc/lpc18xx.h	5262;"	d
SCT_OUTPUTCLR8_CLRn6_Pos	inc/lpc18xx.h	5261;"	d
SCT_OUTPUTCLR8_CLRn7_Msk	inc/lpc18xx.h	5264;"	d
SCT_OUTPUTCLR8_CLRn7_Pos	inc/lpc18xx.h	5263;"	d
SCT_OUTPUTCLR8_CLRn8_Msk	inc/lpc18xx.h	5266;"	d
SCT_OUTPUTCLR8_CLRn8_Pos	inc/lpc18xx.h	5265;"	d
SCT_OUTPUTCLR8_CLRn9_Msk	inc/lpc18xx.h	5268;"	d
SCT_OUTPUTCLR8_CLRn9_Pos	inc/lpc18xx.h	5267;"	d
SCT_OUTPUTCLR9_CLRn0_Msk	inc/lpc18xx.h	5318;"	d
SCT_OUTPUTCLR9_CLRn0_Pos	inc/lpc18xx.h	5317;"	d
SCT_OUTPUTCLR9_CLRn10_Msk	inc/lpc18xx.h	5338;"	d
SCT_OUTPUTCLR9_CLRn10_Pos	inc/lpc18xx.h	5337;"	d
SCT_OUTPUTCLR9_CLRn11_Msk	inc/lpc18xx.h	5340;"	d
SCT_OUTPUTCLR9_CLRn11_Pos	inc/lpc18xx.h	5339;"	d
SCT_OUTPUTCLR9_CLRn12_Msk	inc/lpc18xx.h	5342;"	d
SCT_OUTPUTCLR9_CLRn12_Pos	inc/lpc18xx.h	5341;"	d
SCT_OUTPUTCLR9_CLRn13_Msk	inc/lpc18xx.h	5344;"	d
SCT_OUTPUTCLR9_CLRn13_Pos	inc/lpc18xx.h	5343;"	d
SCT_OUTPUTCLR9_CLRn14_Msk	inc/lpc18xx.h	5346;"	d
SCT_OUTPUTCLR9_CLRn14_Pos	inc/lpc18xx.h	5345;"	d
SCT_OUTPUTCLR9_CLRn15_Msk	inc/lpc18xx.h	5348;"	d
SCT_OUTPUTCLR9_CLRn15_Pos	inc/lpc18xx.h	5347;"	d
SCT_OUTPUTCLR9_CLRn1_Msk	inc/lpc18xx.h	5320;"	d
SCT_OUTPUTCLR9_CLRn1_Pos	inc/lpc18xx.h	5319;"	d
SCT_OUTPUTCLR9_CLRn2_Msk	inc/lpc18xx.h	5322;"	d
SCT_OUTPUTCLR9_CLRn2_Pos	inc/lpc18xx.h	5321;"	d
SCT_OUTPUTCLR9_CLRn3_Msk	inc/lpc18xx.h	5324;"	d
SCT_OUTPUTCLR9_CLRn3_Pos	inc/lpc18xx.h	5323;"	d
SCT_OUTPUTCLR9_CLRn4_Msk	inc/lpc18xx.h	5326;"	d
SCT_OUTPUTCLR9_CLRn4_Pos	inc/lpc18xx.h	5325;"	d
SCT_OUTPUTCLR9_CLRn5_Msk	inc/lpc18xx.h	5328;"	d
SCT_OUTPUTCLR9_CLRn5_Pos	inc/lpc18xx.h	5327;"	d
SCT_OUTPUTCLR9_CLRn6_Msk	inc/lpc18xx.h	5330;"	d
SCT_OUTPUTCLR9_CLRn6_Pos	inc/lpc18xx.h	5329;"	d
SCT_OUTPUTCLR9_CLRn7_Msk	inc/lpc18xx.h	5332;"	d
SCT_OUTPUTCLR9_CLRn7_Pos	inc/lpc18xx.h	5331;"	d
SCT_OUTPUTCLR9_CLRn8_Msk	inc/lpc18xx.h	5334;"	d
SCT_OUTPUTCLR9_CLRn8_Pos	inc/lpc18xx.h	5333;"	d
SCT_OUTPUTCLR9_CLRn9_Msk	inc/lpc18xx.h	5336;"	d
SCT_OUTPUTCLR9_CLRn9_Pos	inc/lpc18xx.h	5335;"	d
SCT_OUTPUTDIRCTRL_SETCLR0_Msk	inc/lpc18xx.h	2180;"	d
SCT_OUTPUTDIRCTRL_SETCLR0_Pos	inc/lpc18xx.h	2179;"	d
SCT_OUTPUTDIRCTRL_SETCLR10_Msk	inc/lpc18xx.h	2200;"	d
SCT_OUTPUTDIRCTRL_SETCLR10_Pos	inc/lpc18xx.h	2199;"	d
SCT_OUTPUTDIRCTRL_SETCLR11_Msk	inc/lpc18xx.h	2202;"	d
SCT_OUTPUTDIRCTRL_SETCLR11_Pos	inc/lpc18xx.h	2201;"	d
SCT_OUTPUTDIRCTRL_SETCLR12_Msk	inc/lpc18xx.h	2204;"	d
SCT_OUTPUTDIRCTRL_SETCLR12_Pos	inc/lpc18xx.h	2203;"	d
SCT_OUTPUTDIRCTRL_SETCLR13_Msk	inc/lpc18xx.h	2206;"	d
SCT_OUTPUTDIRCTRL_SETCLR13_Pos	inc/lpc18xx.h	2205;"	d
SCT_OUTPUTDIRCTRL_SETCLR14_Msk	inc/lpc18xx.h	2208;"	d
SCT_OUTPUTDIRCTRL_SETCLR14_Pos	inc/lpc18xx.h	2207;"	d
SCT_OUTPUTDIRCTRL_SETCLR15_Msk	inc/lpc18xx.h	2210;"	d
SCT_OUTPUTDIRCTRL_SETCLR15_Pos	inc/lpc18xx.h	2209;"	d
SCT_OUTPUTDIRCTRL_SETCLR1_Msk	inc/lpc18xx.h	2182;"	d
SCT_OUTPUTDIRCTRL_SETCLR1_Pos	inc/lpc18xx.h	2181;"	d
SCT_OUTPUTDIRCTRL_SETCLR2_Msk	inc/lpc18xx.h	2184;"	d
SCT_OUTPUTDIRCTRL_SETCLR2_Pos	inc/lpc18xx.h	2183;"	d
SCT_OUTPUTDIRCTRL_SETCLR3_Msk	inc/lpc18xx.h	2186;"	d
SCT_OUTPUTDIRCTRL_SETCLR3_Pos	inc/lpc18xx.h	2185;"	d
SCT_OUTPUTDIRCTRL_SETCLR4_Msk	inc/lpc18xx.h	2188;"	d
SCT_OUTPUTDIRCTRL_SETCLR4_Pos	inc/lpc18xx.h	2187;"	d
SCT_OUTPUTDIRCTRL_SETCLR5_Msk	inc/lpc18xx.h	2190;"	d
SCT_OUTPUTDIRCTRL_SETCLR5_Pos	inc/lpc18xx.h	2189;"	d
SCT_OUTPUTDIRCTRL_SETCLR6_Msk	inc/lpc18xx.h	2192;"	d
SCT_OUTPUTDIRCTRL_SETCLR6_Pos	inc/lpc18xx.h	2191;"	d
SCT_OUTPUTDIRCTRL_SETCLR7_Msk	inc/lpc18xx.h	2194;"	d
SCT_OUTPUTDIRCTRL_SETCLR7_Pos	inc/lpc18xx.h	2193;"	d
SCT_OUTPUTDIRCTRL_SETCLR8_Msk	inc/lpc18xx.h	2196;"	d
SCT_OUTPUTDIRCTRL_SETCLR8_Pos	inc/lpc18xx.h	2195;"	d
SCT_OUTPUTDIRCTRL_SETCLR9_Msk	inc/lpc18xx.h	2198;"	d
SCT_OUTPUTDIRCTRL_SETCLR9_Pos	inc/lpc18xx.h	2197;"	d
SCT_OUTPUTSET0_SETn0_Msk	inc/lpc18xx.h	4672;"	d
SCT_OUTPUTSET0_SETn0_Pos	inc/lpc18xx.h	4671;"	d
SCT_OUTPUTSET0_SETn10_Msk	inc/lpc18xx.h	4692;"	d
SCT_OUTPUTSET0_SETn10_Pos	inc/lpc18xx.h	4691;"	d
SCT_OUTPUTSET0_SETn11_Msk	inc/lpc18xx.h	4694;"	d
SCT_OUTPUTSET0_SETn11_Pos	inc/lpc18xx.h	4693;"	d
SCT_OUTPUTSET0_SETn12_Msk	inc/lpc18xx.h	4696;"	d
SCT_OUTPUTSET0_SETn12_Pos	inc/lpc18xx.h	4695;"	d
SCT_OUTPUTSET0_SETn13_Msk	inc/lpc18xx.h	4698;"	d
SCT_OUTPUTSET0_SETn13_Pos	inc/lpc18xx.h	4697;"	d
SCT_OUTPUTSET0_SETn14_Msk	inc/lpc18xx.h	4700;"	d
SCT_OUTPUTSET0_SETn14_Pos	inc/lpc18xx.h	4699;"	d
SCT_OUTPUTSET0_SETn15_Msk	inc/lpc18xx.h	4702;"	d
SCT_OUTPUTSET0_SETn15_Pos	inc/lpc18xx.h	4701;"	d
SCT_OUTPUTSET0_SETn1_Msk	inc/lpc18xx.h	4674;"	d
SCT_OUTPUTSET0_SETn1_Pos	inc/lpc18xx.h	4673;"	d
SCT_OUTPUTSET0_SETn2_Msk	inc/lpc18xx.h	4676;"	d
SCT_OUTPUTSET0_SETn2_Pos	inc/lpc18xx.h	4675;"	d
SCT_OUTPUTSET0_SETn3_Msk	inc/lpc18xx.h	4678;"	d
SCT_OUTPUTSET0_SETn3_Pos	inc/lpc18xx.h	4677;"	d
SCT_OUTPUTSET0_SETn4_Msk	inc/lpc18xx.h	4680;"	d
SCT_OUTPUTSET0_SETn4_Pos	inc/lpc18xx.h	4679;"	d
SCT_OUTPUTSET0_SETn5_Msk	inc/lpc18xx.h	4682;"	d
SCT_OUTPUTSET0_SETn5_Pos	inc/lpc18xx.h	4681;"	d
SCT_OUTPUTSET0_SETn6_Msk	inc/lpc18xx.h	4684;"	d
SCT_OUTPUTSET0_SETn6_Pos	inc/lpc18xx.h	4683;"	d
SCT_OUTPUTSET0_SETn7_Msk	inc/lpc18xx.h	4686;"	d
SCT_OUTPUTSET0_SETn7_Pos	inc/lpc18xx.h	4685;"	d
SCT_OUTPUTSET0_SETn8_Msk	inc/lpc18xx.h	4688;"	d
SCT_OUTPUTSET0_SETn8_Pos	inc/lpc18xx.h	4687;"	d
SCT_OUTPUTSET0_SETn9_Msk	inc/lpc18xx.h	4690;"	d
SCT_OUTPUTSET0_SETn9_Pos	inc/lpc18xx.h	4689;"	d
SCT_OUTPUTSET10_SETn0_Msk	inc/lpc18xx.h	5352;"	d
SCT_OUTPUTSET10_SETn0_Pos	inc/lpc18xx.h	5351;"	d
SCT_OUTPUTSET10_SETn10_Msk	inc/lpc18xx.h	5372;"	d
SCT_OUTPUTSET10_SETn10_Pos	inc/lpc18xx.h	5371;"	d
SCT_OUTPUTSET10_SETn11_Msk	inc/lpc18xx.h	5374;"	d
SCT_OUTPUTSET10_SETn11_Pos	inc/lpc18xx.h	5373;"	d
SCT_OUTPUTSET10_SETn12_Msk	inc/lpc18xx.h	5376;"	d
SCT_OUTPUTSET10_SETn12_Pos	inc/lpc18xx.h	5375;"	d
SCT_OUTPUTSET10_SETn13_Msk	inc/lpc18xx.h	5378;"	d
SCT_OUTPUTSET10_SETn13_Pos	inc/lpc18xx.h	5377;"	d
SCT_OUTPUTSET10_SETn14_Msk	inc/lpc18xx.h	5380;"	d
SCT_OUTPUTSET10_SETn14_Pos	inc/lpc18xx.h	5379;"	d
SCT_OUTPUTSET10_SETn15_Msk	inc/lpc18xx.h	5382;"	d
SCT_OUTPUTSET10_SETn15_Pos	inc/lpc18xx.h	5381;"	d
SCT_OUTPUTSET10_SETn1_Msk	inc/lpc18xx.h	5354;"	d
SCT_OUTPUTSET10_SETn1_Pos	inc/lpc18xx.h	5353;"	d
SCT_OUTPUTSET10_SETn2_Msk	inc/lpc18xx.h	5356;"	d
SCT_OUTPUTSET10_SETn2_Pos	inc/lpc18xx.h	5355;"	d
SCT_OUTPUTSET10_SETn3_Msk	inc/lpc18xx.h	5358;"	d
SCT_OUTPUTSET10_SETn3_Pos	inc/lpc18xx.h	5357;"	d
SCT_OUTPUTSET10_SETn4_Msk	inc/lpc18xx.h	5360;"	d
SCT_OUTPUTSET10_SETn4_Pos	inc/lpc18xx.h	5359;"	d
SCT_OUTPUTSET10_SETn5_Msk	inc/lpc18xx.h	5362;"	d
SCT_OUTPUTSET10_SETn5_Pos	inc/lpc18xx.h	5361;"	d
SCT_OUTPUTSET10_SETn6_Msk	inc/lpc18xx.h	5364;"	d
SCT_OUTPUTSET10_SETn6_Pos	inc/lpc18xx.h	5363;"	d
SCT_OUTPUTSET10_SETn7_Msk	inc/lpc18xx.h	5366;"	d
SCT_OUTPUTSET10_SETn7_Pos	inc/lpc18xx.h	5365;"	d
SCT_OUTPUTSET10_SETn8_Msk	inc/lpc18xx.h	5368;"	d
SCT_OUTPUTSET10_SETn8_Pos	inc/lpc18xx.h	5367;"	d
SCT_OUTPUTSET10_SETn9_Msk	inc/lpc18xx.h	5370;"	d
SCT_OUTPUTSET10_SETn9_Pos	inc/lpc18xx.h	5369;"	d
SCT_OUTPUTSET11_SETn0_Msk	inc/lpc18xx.h	5420;"	d
SCT_OUTPUTSET11_SETn0_Pos	inc/lpc18xx.h	5419;"	d
SCT_OUTPUTSET11_SETn10_Msk	inc/lpc18xx.h	5440;"	d
SCT_OUTPUTSET11_SETn10_Pos	inc/lpc18xx.h	5439;"	d
SCT_OUTPUTSET11_SETn11_Msk	inc/lpc18xx.h	5442;"	d
SCT_OUTPUTSET11_SETn11_Pos	inc/lpc18xx.h	5441;"	d
SCT_OUTPUTSET11_SETn12_Msk	inc/lpc18xx.h	5444;"	d
SCT_OUTPUTSET11_SETn12_Pos	inc/lpc18xx.h	5443;"	d
SCT_OUTPUTSET11_SETn13_Msk	inc/lpc18xx.h	5446;"	d
SCT_OUTPUTSET11_SETn13_Pos	inc/lpc18xx.h	5445;"	d
SCT_OUTPUTSET11_SETn14_Msk	inc/lpc18xx.h	5448;"	d
SCT_OUTPUTSET11_SETn14_Pos	inc/lpc18xx.h	5447;"	d
SCT_OUTPUTSET11_SETn15_Msk	inc/lpc18xx.h	5450;"	d
SCT_OUTPUTSET11_SETn15_Pos	inc/lpc18xx.h	5449;"	d
SCT_OUTPUTSET11_SETn1_Msk	inc/lpc18xx.h	5422;"	d
SCT_OUTPUTSET11_SETn1_Pos	inc/lpc18xx.h	5421;"	d
SCT_OUTPUTSET11_SETn2_Msk	inc/lpc18xx.h	5424;"	d
SCT_OUTPUTSET11_SETn2_Pos	inc/lpc18xx.h	5423;"	d
SCT_OUTPUTSET11_SETn3_Msk	inc/lpc18xx.h	5426;"	d
SCT_OUTPUTSET11_SETn3_Pos	inc/lpc18xx.h	5425;"	d
SCT_OUTPUTSET11_SETn4_Msk	inc/lpc18xx.h	5428;"	d
SCT_OUTPUTSET11_SETn4_Pos	inc/lpc18xx.h	5427;"	d
SCT_OUTPUTSET11_SETn5_Msk	inc/lpc18xx.h	5430;"	d
SCT_OUTPUTSET11_SETn5_Pos	inc/lpc18xx.h	5429;"	d
SCT_OUTPUTSET11_SETn6_Msk	inc/lpc18xx.h	5432;"	d
SCT_OUTPUTSET11_SETn6_Pos	inc/lpc18xx.h	5431;"	d
SCT_OUTPUTSET11_SETn7_Msk	inc/lpc18xx.h	5434;"	d
SCT_OUTPUTSET11_SETn7_Pos	inc/lpc18xx.h	5433;"	d
SCT_OUTPUTSET11_SETn8_Msk	inc/lpc18xx.h	5436;"	d
SCT_OUTPUTSET11_SETn8_Pos	inc/lpc18xx.h	5435;"	d
SCT_OUTPUTSET11_SETn9_Msk	inc/lpc18xx.h	5438;"	d
SCT_OUTPUTSET11_SETn9_Pos	inc/lpc18xx.h	5437;"	d
SCT_OUTPUTSET12_SETn0_Msk	inc/lpc18xx.h	5488;"	d
SCT_OUTPUTSET12_SETn0_Pos	inc/lpc18xx.h	5487;"	d
SCT_OUTPUTSET12_SETn10_Msk	inc/lpc18xx.h	5508;"	d
SCT_OUTPUTSET12_SETn10_Pos	inc/lpc18xx.h	5507;"	d
SCT_OUTPUTSET12_SETn11_Msk	inc/lpc18xx.h	5510;"	d
SCT_OUTPUTSET12_SETn11_Pos	inc/lpc18xx.h	5509;"	d
SCT_OUTPUTSET12_SETn12_Msk	inc/lpc18xx.h	5512;"	d
SCT_OUTPUTSET12_SETn12_Pos	inc/lpc18xx.h	5511;"	d
SCT_OUTPUTSET12_SETn13_Msk	inc/lpc18xx.h	5514;"	d
SCT_OUTPUTSET12_SETn13_Pos	inc/lpc18xx.h	5513;"	d
SCT_OUTPUTSET12_SETn14_Msk	inc/lpc18xx.h	5516;"	d
SCT_OUTPUTSET12_SETn14_Pos	inc/lpc18xx.h	5515;"	d
SCT_OUTPUTSET12_SETn15_Msk	inc/lpc18xx.h	5518;"	d
SCT_OUTPUTSET12_SETn15_Pos	inc/lpc18xx.h	5517;"	d
SCT_OUTPUTSET12_SETn1_Msk	inc/lpc18xx.h	5490;"	d
SCT_OUTPUTSET12_SETn1_Pos	inc/lpc18xx.h	5489;"	d
SCT_OUTPUTSET12_SETn2_Msk	inc/lpc18xx.h	5492;"	d
SCT_OUTPUTSET12_SETn2_Pos	inc/lpc18xx.h	5491;"	d
SCT_OUTPUTSET12_SETn3_Msk	inc/lpc18xx.h	5494;"	d
SCT_OUTPUTSET12_SETn3_Pos	inc/lpc18xx.h	5493;"	d
SCT_OUTPUTSET12_SETn4_Msk	inc/lpc18xx.h	5496;"	d
SCT_OUTPUTSET12_SETn4_Pos	inc/lpc18xx.h	5495;"	d
SCT_OUTPUTSET12_SETn5_Msk	inc/lpc18xx.h	5498;"	d
SCT_OUTPUTSET12_SETn5_Pos	inc/lpc18xx.h	5497;"	d
SCT_OUTPUTSET12_SETn6_Msk	inc/lpc18xx.h	5500;"	d
SCT_OUTPUTSET12_SETn6_Pos	inc/lpc18xx.h	5499;"	d
SCT_OUTPUTSET12_SETn7_Msk	inc/lpc18xx.h	5502;"	d
SCT_OUTPUTSET12_SETn7_Pos	inc/lpc18xx.h	5501;"	d
SCT_OUTPUTSET12_SETn8_Msk	inc/lpc18xx.h	5504;"	d
SCT_OUTPUTSET12_SETn8_Pos	inc/lpc18xx.h	5503;"	d
SCT_OUTPUTSET12_SETn9_Msk	inc/lpc18xx.h	5506;"	d
SCT_OUTPUTSET12_SETn9_Pos	inc/lpc18xx.h	5505;"	d
SCT_OUTPUTSET13_SETn0_Msk	inc/lpc18xx.h	5556;"	d
SCT_OUTPUTSET13_SETn0_Pos	inc/lpc18xx.h	5555;"	d
SCT_OUTPUTSET13_SETn10_Msk	inc/lpc18xx.h	5576;"	d
SCT_OUTPUTSET13_SETn10_Pos	inc/lpc18xx.h	5575;"	d
SCT_OUTPUTSET13_SETn11_Msk	inc/lpc18xx.h	5578;"	d
SCT_OUTPUTSET13_SETn11_Pos	inc/lpc18xx.h	5577;"	d
SCT_OUTPUTSET13_SETn12_Msk	inc/lpc18xx.h	5580;"	d
SCT_OUTPUTSET13_SETn12_Pos	inc/lpc18xx.h	5579;"	d
SCT_OUTPUTSET13_SETn13_Msk	inc/lpc18xx.h	5582;"	d
SCT_OUTPUTSET13_SETn13_Pos	inc/lpc18xx.h	5581;"	d
SCT_OUTPUTSET13_SETn14_Msk	inc/lpc18xx.h	5584;"	d
SCT_OUTPUTSET13_SETn14_Pos	inc/lpc18xx.h	5583;"	d
SCT_OUTPUTSET13_SETn15_Msk	inc/lpc18xx.h	5586;"	d
SCT_OUTPUTSET13_SETn15_Pos	inc/lpc18xx.h	5585;"	d
SCT_OUTPUTSET13_SETn1_Msk	inc/lpc18xx.h	5558;"	d
SCT_OUTPUTSET13_SETn1_Pos	inc/lpc18xx.h	5557;"	d
SCT_OUTPUTSET13_SETn2_Msk	inc/lpc18xx.h	5560;"	d
SCT_OUTPUTSET13_SETn2_Pos	inc/lpc18xx.h	5559;"	d
SCT_OUTPUTSET13_SETn3_Msk	inc/lpc18xx.h	5562;"	d
SCT_OUTPUTSET13_SETn3_Pos	inc/lpc18xx.h	5561;"	d
SCT_OUTPUTSET13_SETn4_Msk	inc/lpc18xx.h	5564;"	d
SCT_OUTPUTSET13_SETn4_Pos	inc/lpc18xx.h	5563;"	d
SCT_OUTPUTSET13_SETn5_Msk	inc/lpc18xx.h	5566;"	d
SCT_OUTPUTSET13_SETn5_Pos	inc/lpc18xx.h	5565;"	d
SCT_OUTPUTSET13_SETn6_Msk	inc/lpc18xx.h	5568;"	d
SCT_OUTPUTSET13_SETn6_Pos	inc/lpc18xx.h	5567;"	d
SCT_OUTPUTSET13_SETn7_Msk	inc/lpc18xx.h	5570;"	d
SCT_OUTPUTSET13_SETn7_Pos	inc/lpc18xx.h	5569;"	d
SCT_OUTPUTSET13_SETn8_Msk	inc/lpc18xx.h	5572;"	d
SCT_OUTPUTSET13_SETn8_Pos	inc/lpc18xx.h	5571;"	d
SCT_OUTPUTSET13_SETn9_Msk	inc/lpc18xx.h	5574;"	d
SCT_OUTPUTSET13_SETn9_Pos	inc/lpc18xx.h	5573;"	d
SCT_OUTPUTSET14_SETn0_Msk	inc/lpc18xx.h	5624;"	d
SCT_OUTPUTSET14_SETn0_Pos	inc/lpc18xx.h	5623;"	d
SCT_OUTPUTSET14_SETn10_Msk	inc/lpc18xx.h	5644;"	d
SCT_OUTPUTSET14_SETn10_Pos	inc/lpc18xx.h	5643;"	d
SCT_OUTPUTSET14_SETn11_Msk	inc/lpc18xx.h	5646;"	d
SCT_OUTPUTSET14_SETn11_Pos	inc/lpc18xx.h	5645;"	d
SCT_OUTPUTSET14_SETn12_Msk	inc/lpc18xx.h	5648;"	d
SCT_OUTPUTSET14_SETn12_Pos	inc/lpc18xx.h	5647;"	d
SCT_OUTPUTSET14_SETn13_Msk	inc/lpc18xx.h	5650;"	d
SCT_OUTPUTSET14_SETn13_Pos	inc/lpc18xx.h	5649;"	d
SCT_OUTPUTSET14_SETn14_Msk	inc/lpc18xx.h	5652;"	d
SCT_OUTPUTSET14_SETn14_Pos	inc/lpc18xx.h	5651;"	d
SCT_OUTPUTSET14_SETn15_Msk	inc/lpc18xx.h	5654;"	d
SCT_OUTPUTSET14_SETn15_Pos	inc/lpc18xx.h	5653;"	d
SCT_OUTPUTSET14_SETn1_Msk	inc/lpc18xx.h	5626;"	d
SCT_OUTPUTSET14_SETn1_Pos	inc/lpc18xx.h	5625;"	d
SCT_OUTPUTSET14_SETn2_Msk	inc/lpc18xx.h	5628;"	d
SCT_OUTPUTSET14_SETn2_Pos	inc/lpc18xx.h	5627;"	d
SCT_OUTPUTSET14_SETn3_Msk	inc/lpc18xx.h	5630;"	d
SCT_OUTPUTSET14_SETn3_Pos	inc/lpc18xx.h	5629;"	d
SCT_OUTPUTSET14_SETn4_Msk	inc/lpc18xx.h	5632;"	d
SCT_OUTPUTSET14_SETn4_Pos	inc/lpc18xx.h	5631;"	d
SCT_OUTPUTSET14_SETn5_Msk	inc/lpc18xx.h	5634;"	d
SCT_OUTPUTSET14_SETn5_Pos	inc/lpc18xx.h	5633;"	d
SCT_OUTPUTSET14_SETn6_Msk	inc/lpc18xx.h	5636;"	d
SCT_OUTPUTSET14_SETn6_Pos	inc/lpc18xx.h	5635;"	d
SCT_OUTPUTSET14_SETn7_Msk	inc/lpc18xx.h	5638;"	d
SCT_OUTPUTSET14_SETn7_Pos	inc/lpc18xx.h	5637;"	d
SCT_OUTPUTSET14_SETn8_Msk	inc/lpc18xx.h	5640;"	d
SCT_OUTPUTSET14_SETn8_Pos	inc/lpc18xx.h	5639;"	d
SCT_OUTPUTSET14_SETn9_Msk	inc/lpc18xx.h	5642;"	d
SCT_OUTPUTSET14_SETn9_Pos	inc/lpc18xx.h	5641;"	d
SCT_OUTPUTSET15_SETn0_Msk	inc/lpc18xx.h	5692;"	d
SCT_OUTPUTSET15_SETn0_Pos	inc/lpc18xx.h	5691;"	d
SCT_OUTPUTSET15_SETn10_Msk	inc/lpc18xx.h	5712;"	d
SCT_OUTPUTSET15_SETn10_Pos	inc/lpc18xx.h	5711;"	d
SCT_OUTPUTSET15_SETn11_Msk	inc/lpc18xx.h	5714;"	d
SCT_OUTPUTSET15_SETn11_Pos	inc/lpc18xx.h	5713;"	d
SCT_OUTPUTSET15_SETn12_Msk	inc/lpc18xx.h	5716;"	d
SCT_OUTPUTSET15_SETn12_Pos	inc/lpc18xx.h	5715;"	d
SCT_OUTPUTSET15_SETn13_Msk	inc/lpc18xx.h	5718;"	d
SCT_OUTPUTSET15_SETn13_Pos	inc/lpc18xx.h	5717;"	d
SCT_OUTPUTSET15_SETn14_Msk	inc/lpc18xx.h	5720;"	d
SCT_OUTPUTSET15_SETn14_Pos	inc/lpc18xx.h	5719;"	d
SCT_OUTPUTSET15_SETn15_Msk	inc/lpc18xx.h	5722;"	d
SCT_OUTPUTSET15_SETn15_Pos	inc/lpc18xx.h	5721;"	d
SCT_OUTPUTSET15_SETn1_Msk	inc/lpc18xx.h	5694;"	d
SCT_OUTPUTSET15_SETn1_Pos	inc/lpc18xx.h	5693;"	d
SCT_OUTPUTSET15_SETn2_Msk	inc/lpc18xx.h	5696;"	d
SCT_OUTPUTSET15_SETn2_Pos	inc/lpc18xx.h	5695;"	d
SCT_OUTPUTSET15_SETn3_Msk	inc/lpc18xx.h	5698;"	d
SCT_OUTPUTSET15_SETn3_Pos	inc/lpc18xx.h	5697;"	d
SCT_OUTPUTSET15_SETn4_Msk	inc/lpc18xx.h	5700;"	d
SCT_OUTPUTSET15_SETn4_Pos	inc/lpc18xx.h	5699;"	d
SCT_OUTPUTSET15_SETn5_Msk	inc/lpc18xx.h	5702;"	d
SCT_OUTPUTSET15_SETn5_Pos	inc/lpc18xx.h	5701;"	d
SCT_OUTPUTSET15_SETn6_Msk	inc/lpc18xx.h	5704;"	d
SCT_OUTPUTSET15_SETn6_Pos	inc/lpc18xx.h	5703;"	d
SCT_OUTPUTSET15_SETn7_Msk	inc/lpc18xx.h	5706;"	d
SCT_OUTPUTSET15_SETn7_Pos	inc/lpc18xx.h	5705;"	d
SCT_OUTPUTSET15_SETn8_Msk	inc/lpc18xx.h	5708;"	d
SCT_OUTPUTSET15_SETn8_Pos	inc/lpc18xx.h	5707;"	d
SCT_OUTPUTSET15_SETn9_Msk	inc/lpc18xx.h	5710;"	d
SCT_OUTPUTSET15_SETn9_Pos	inc/lpc18xx.h	5709;"	d
SCT_OUTPUTSET1_SETn0_Msk	inc/lpc18xx.h	4740;"	d
SCT_OUTPUTSET1_SETn0_Pos	inc/lpc18xx.h	4739;"	d
SCT_OUTPUTSET1_SETn10_Msk	inc/lpc18xx.h	4760;"	d
SCT_OUTPUTSET1_SETn10_Pos	inc/lpc18xx.h	4759;"	d
SCT_OUTPUTSET1_SETn11_Msk	inc/lpc18xx.h	4762;"	d
SCT_OUTPUTSET1_SETn11_Pos	inc/lpc18xx.h	4761;"	d
SCT_OUTPUTSET1_SETn12_Msk	inc/lpc18xx.h	4764;"	d
SCT_OUTPUTSET1_SETn12_Pos	inc/lpc18xx.h	4763;"	d
SCT_OUTPUTSET1_SETn13_Msk	inc/lpc18xx.h	4766;"	d
SCT_OUTPUTSET1_SETn13_Pos	inc/lpc18xx.h	4765;"	d
SCT_OUTPUTSET1_SETn14_Msk	inc/lpc18xx.h	4768;"	d
SCT_OUTPUTSET1_SETn14_Pos	inc/lpc18xx.h	4767;"	d
SCT_OUTPUTSET1_SETn15_Msk	inc/lpc18xx.h	4770;"	d
SCT_OUTPUTSET1_SETn15_Pos	inc/lpc18xx.h	4769;"	d
SCT_OUTPUTSET1_SETn1_Msk	inc/lpc18xx.h	4742;"	d
SCT_OUTPUTSET1_SETn1_Pos	inc/lpc18xx.h	4741;"	d
SCT_OUTPUTSET1_SETn2_Msk	inc/lpc18xx.h	4744;"	d
SCT_OUTPUTSET1_SETn2_Pos	inc/lpc18xx.h	4743;"	d
SCT_OUTPUTSET1_SETn3_Msk	inc/lpc18xx.h	4746;"	d
SCT_OUTPUTSET1_SETn3_Pos	inc/lpc18xx.h	4745;"	d
SCT_OUTPUTSET1_SETn4_Msk	inc/lpc18xx.h	4748;"	d
SCT_OUTPUTSET1_SETn4_Pos	inc/lpc18xx.h	4747;"	d
SCT_OUTPUTSET1_SETn5_Msk	inc/lpc18xx.h	4750;"	d
SCT_OUTPUTSET1_SETn5_Pos	inc/lpc18xx.h	4749;"	d
SCT_OUTPUTSET1_SETn6_Msk	inc/lpc18xx.h	4752;"	d
SCT_OUTPUTSET1_SETn6_Pos	inc/lpc18xx.h	4751;"	d
SCT_OUTPUTSET1_SETn7_Msk	inc/lpc18xx.h	4754;"	d
SCT_OUTPUTSET1_SETn7_Pos	inc/lpc18xx.h	4753;"	d
SCT_OUTPUTSET1_SETn8_Msk	inc/lpc18xx.h	4756;"	d
SCT_OUTPUTSET1_SETn8_Pos	inc/lpc18xx.h	4755;"	d
SCT_OUTPUTSET1_SETn9_Msk	inc/lpc18xx.h	4758;"	d
SCT_OUTPUTSET1_SETn9_Pos	inc/lpc18xx.h	4757;"	d
SCT_OUTPUTSET2_SETn0_Msk	inc/lpc18xx.h	4808;"	d
SCT_OUTPUTSET2_SETn0_Pos	inc/lpc18xx.h	4807;"	d
SCT_OUTPUTSET2_SETn10_Msk	inc/lpc18xx.h	4828;"	d
SCT_OUTPUTSET2_SETn10_Pos	inc/lpc18xx.h	4827;"	d
SCT_OUTPUTSET2_SETn11_Msk	inc/lpc18xx.h	4830;"	d
SCT_OUTPUTSET2_SETn11_Pos	inc/lpc18xx.h	4829;"	d
SCT_OUTPUTSET2_SETn12_Msk	inc/lpc18xx.h	4832;"	d
SCT_OUTPUTSET2_SETn12_Pos	inc/lpc18xx.h	4831;"	d
SCT_OUTPUTSET2_SETn13_Msk	inc/lpc18xx.h	4834;"	d
SCT_OUTPUTSET2_SETn13_Pos	inc/lpc18xx.h	4833;"	d
SCT_OUTPUTSET2_SETn14_Msk	inc/lpc18xx.h	4836;"	d
SCT_OUTPUTSET2_SETn14_Pos	inc/lpc18xx.h	4835;"	d
SCT_OUTPUTSET2_SETn15_Msk	inc/lpc18xx.h	4838;"	d
SCT_OUTPUTSET2_SETn15_Pos	inc/lpc18xx.h	4837;"	d
SCT_OUTPUTSET2_SETn1_Msk	inc/lpc18xx.h	4810;"	d
SCT_OUTPUTSET2_SETn1_Pos	inc/lpc18xx.h	4809;"	d
SCT_OUTPUTSET2_SETn2_Msk	inc/lpc18xx.h	4812;"	d
SCT_OUTPUTSET2_SETn2_Pos	inc/lpc18xx.h	4811;"	d
SCT_OUTPUTSET2_SETn3_Msk	inc/lpc18xx.h	4814;"	d
SCT_OUTPUTSET2_SETn3_Pos	inc/lpc18xx.h	4813;"	d
SCT_OUTPUTSET2_SETn4_Msk	inc/lpc18xx.h	4816;"	d
SCT_OUTPUTSET2_SETn4_Pos	inc/lpc18xx.h	4815;"	d
SCT_OUTPUTSET2_SETn5_Msk	inc/lpc18xx.h	4818;"	d
SCT_OUTPUTSET2_SETn5_Pos	inc/lpc18xx.h	4817;"	d
SCT_OUTPUTSET2_SETn6_Msk	inc/lpc18xx.h	4820;"	d
SCT_OUTPUTSET2_SETn6_Pos	inc/lpc18xx.h	4819;"	d
SCT_OUTPUTSET2_SETn7_Msk	inc/lpc18xx.h	4822;"	d
SCT_OUTPUTSET2_SETn7_Pos	inc/lpc18xx.h	4821;"	d
SCT_OUTPUTSET2_SETn8_Msk	inc/lpc18xx.h	4824;"	d
SCT_OUTPUTSET2_SETn8_Pos	inc/lpc18xx.h	4823;"	d
SCT_OUTPUTSET2_SETn9_Msk	inc/lpc18xx.h	4826;"	d
SCT_OUTPUTSET2_SETn9_Pos	inc/lpc18xx.h	4825;"	d
SCT_OUTPUTSET3_SETn0_Msk	inc/lpc18xx.h	4876;"	d
SCT_OUTPUTSET3_SETn0_Pos	inc/lpc18xx.h	4875;"	d
SCT_OUTPUTSET3_SETn10_Msk	inc/lpc18xx.h	4896;"	d
SCT_OUTPUTSET3_SETn10_Pos	inc/lpc18xx.h	4895;"	d
SCT_OUTPUTSET3_SETn11_Msk	inc/lpc18xx.h	4898;"	d
SCT_OUTPUTSET3_SETn11_Pos	inc/lpc18xx.h	4897;"	d
SCT_OUTPUTSET3_SETn12_Msk	inc/lpc18xx.h	4900;"	d
SCT_OUTPUTSET3_SETn12_Pos	inc/lpc18xx.h	4899;"	d
SCT_OUTPUTSET3_SETn13_Msk	inc/lpc18xx.h	4902;"	d
SCT_OUTPUTSET3_SETn13_Pos	inc/lpc18xx.h	4901;"	d
SCT_OUTPUTSET3_SETn14_Msk	inc/lpc18xx.h	4904;"	d
SCT_OUTPUTSET3_SETn14_Pos	inc/lpc18xx.h	4903;"	d
SCT_OUTPUTSET3_SETn15_Msk	inc/lpc18xx.h	4906;"	d
SCT_OUTPUTSET3_SETn15_Pos	inc/lpc18xx.h	4905;"	d
SCT_OUTPUTSET3_SETn1_Msk	inc/lpc18xx.h	4878;"	d
SCT_OUTPUTSET3_SETn1_Pos	inc/lpc18xx.h	4877;"	d
SCT_OUTPUTSET3_SETn2_Msk	inc/lpc18xx.h	4880;"	d
SCT_OUTPUTSET3_SETn2_Pos	inc/lpc18xx.h	4879;"	d
SCT_OUTPUTSET3_SETn3_Msk	inc/lpc18xx.h	4882;"	d
SCT_OUTPUTSET3_SETn3_Pos	inc/lpc18xx.h	4881;"	d
SCT_OUTPUTSET3_SETn4_Msk	inc/lpc18xx.h	4884;"	d
SCT_OUTPUTSET3_SETn4_Pos	inc/lpc18xx.h	4883;"	d
SCT_OUTPUTSET3_SETn5_Msk	inc/lpc18xx.h	4886;"	d
SCT_OUTPUTSET3_SETn5_Pos	inc/lpc18xx.h	4885;"	d
SCT_OUTPUTSET3_SETn6_Msk	inc/lpc18xx.h	4888;"	d
SCT_OUTPUTSET3_SETn6_Pos	inc/lpc18xx.h	4887;"	d
SCT_OUTPUTSET3_SETn7_Msk	inc/lpc18xx.h	4890;"	d
SCT_OUTPUTSET3_SETn7_Pos	inc/lpc18xx.h	4889;"	d
SCT_OUTPUTSET3_SETn8_Msk	inc/lpc18xx.h	4892;"	d
SCT_OUTPUTSET3_SETn8_Pos	inc/lpc18xx.h	4891;"	d
SCT_OUTPUTSET3_SETn9_Msk	inc/lpc18xx.h	4894;"	d
SCT_OUTPUTSET3_SETn9_Pos	inc/lpc18xx.h	4893;"	d
SCT_OUTPUTSET4_SETn0_Msk	inc/lpc18xx.h	4944;"	d
SCT_OUTPUTSET4_SETn0_Pos	inc/lpc18xx.h	4943;"	d
SCT_OUTPUTSET4_SETn10_Msk	inc/lpc18xx.h	4964;"	d
SCT_OUTPUTSET4_SETn10_Pos	inc/lpc18xx.h	4963;"	d
SCT_OUTPUTSET4_SETn11_Msk	inc/lpc18xx.h	4966;"	d
SCT_OUTPUTSET4_SETn11_Pos	inc/lpc18xx.h	4965;"	d
SCT_OUTPUTSET4_SETn12_Msk	inc/lpc18xx.h	4968;"	d
SCT_OUTPUTSET4_SETn12_Pos	inc/lpc18xx.h	4967;"	d
SCT_OUTPUTSET4_SETn13_Msk	inc/lpc18xx.h	4970;"	d
SCT_OUTPUTSET4_SETn13_Pos	inc/lpc18xx.h	4969;"	d
SCT_OUTPUTSET4_SETn14_Msk	inc/lpc18xx.h	4972;"	d
SCT_OUTPUTSET4_SETn14_Pos	inc/lpc18xx.h	4971;"	d
SCT_OUTPUTSET4_SETn15_Msk	inc/lpc18xx.h	4974;"	d
SCT_OUTPUTSET4_SETn15_Pos	inc/lpc18xx.h	4973;"	d
SCT_OUTPUTSET4_SETn1_Msk	inc/lpc18xx.h	4946;"	d
SCT_OUTPUTSET4_SETn1_Pos	inc/lpc18xx.h	4945;"	d
SCT_OUTPUTSET4_SETn2_Msk	inc/lpc18xx.h	4948;"	d
SCT_OUTPUTSET4_SETn2_Pos	inc/lpc18xx.h	4947;"	d
SCT_OUTPUTSET4_SETn3_Msk	inc/lpc18xx.h	4950;"	d
SCT_OUTPUTSET4_SETn3_Pos	inc/lpc18xx.h	4949;"	d
SCT_OUTPUTSET4_SETn4_Msk	inc/lpc18xx.h	4952;"	d
SCT_OUTPUTSET4_SETn4_Pos	inc/lpc18xx.h	4951;"	d
SCT_OUTPUTSET4_SETn5_Msk	inc/lpc18xx.h	4954;"	d
SCT_OUTPUTSET4_SETn5_Pos	inc/lpc18xx.h	4953;"	d
SCT_OUTPUTSET4_SETn6_Msk	inc/lpc18xx.h	4956;"	d
SCT_OUTPUTSET4_SETn6_Pos	inc/lpc18xx.h	4955;"	d
SCT_OUTPUTSET4_SETn7_Msk	inc/lpc18xx.h	4958;"	d
SCT_OUTPUTSET4_SETn7_Pos	inc/lpc18xx.h	4957;"	d
SCT_OUTPUTSET4_SETn8_Msk	inc/lpc18xx.h	4960;"	d
SCT_OUTPUTSET4_SETn8_Pos	inc/lpc18xx.h	4959;"	d
SCT_OUTPUTSET4_SETn9_Msk	inc/lpc18xx.h	4962;"	d
SCT_OUTPUTSET4_SETn9_Pos	inc/lpc18xx.h	4961;"	d
SCT_OUTPUTSET5_SETn0_Msk	inc/lpc18xx.h	5012;"	d
SCT_OUTPUTSET5_SETn0_Pos	inc/lpc18xx.h	5011;"	d
SCT_OUTPUTSET5_SETn10_Msk	inc/lpc18xx.h	5032;"	d
SCT_OUTPUTSET5_SETn10_Pos	inc/lpc18xx.h	5031;"	d
SCT_OUTPUTSET5_SETn11_Msk	inc/lpc18xx.h	5034;"	d
SCT_OUTPUTSET5_SETn11_Pos	inc/lpc18xx.h	5033;"	d
SCT_OUTPUTSET5_SETn12_Msk	inc/lpc18xx.h	5036;"	d
SCT_OUTPUTSET5_SETn12_Pos	inc/lpc18xx.h	5035;"	d
SCT_OUTPUTSET5_SETn13_Msk	inc/lpc18xx.h	5038;"	d
SCT_OUTPUTSET5_SETn13_Pos	inc/lpc18xx.h	5037;"	d
SCT_OUTPUTSET5_SETn14_Msk	inc/lpc18xx.h	5040;"	d
SCT_OUTPUTSET5_SETn14_Pos	inc/lpc18xx.h	5039;"	d
SCT_OUTPUTSET5_SETn15_Msk	inc/lpc18xx.h	5042;"	d
SCT_OUTPUTSET5_SETn15_Pos	inc/lpc18xx.h	5041;"	d
SCT_OUTPUTSET5_SETn1_Msk	inc/lpc18xx.h	5014;"	d
SCT_OUTPUTSET5_SETn1_Pos	inc/lpc18xx.h	5013;"	d
SCT_OUTPUTSET5_SETn2_Msk	inc/lpc18xx.h	5016;"	d
SCT_OUTPUTSET5_SETn2_Pos	inc/lpc18xx.h	5015;"	d
SCT_OUTPUTSET5_SETn3_Msk	inc/lpc18xx.h	5018;"	d
SCT_OUTPUTSET5_SETn3_Pos	inc/lpc18xx.h	5017;"	d
SCT_OUTPUTSET5_SETn4_Msk	inc/lpc18xx.h	5020;"	d
SCT_OUTPUTSET5_SETn4_Pos	inc/lpc18xx.h	5019;"	d
SCT_OUTPUTSET5_SETn5_Msk	inc/lpc18xx.h	5022;"	d
SCT_OUTPUTSET5_SETn5_Pos	inc/lpc18xx.h	5021;"	d
SCT_OUTPUTSET5_SETn6_Msk	inc/lpc18xx.h	5024;"	d
SCT_OUTPUTSET5_SETn6_Pos	inc/lpc18xx.h	5023;"	d
SCT_OUTPUTSET5_SETn7_Msk	inc/lpc18xx.h	5026;"	d
SCT_OUTPUTSET5_SETn7_Pos	inc/lpc18xx.h	5025;"	d
SCT_OUTPUTSET5_SETn8_Msk	inc/lpc18xx.h	5028;"	d
SCT_OUTPUTSET5_SETn8_Pos	inc/lpc18xx.h	5027;"	d
SCT_OUTPUTSET5_SETn9_Msk	inc/lpc18xx.h	5030;"	d
SCT_OUTPUTSET5_SETn9_Pos	inc/lpc18xx.h	5029;"	d
SCT_OUTPUTSET6_SETn0_Msk	inc/lpc18xx.h	5080;"	d
SCT_OUTPUTSET6_SETn0_Pos	inc/lpc18xx.h	5079;"	d
SCT_OUTPUTSET6_SETn10_Msk	inc/lpc18xx.h	5100;"	d
SCT_OUTPUTSET6_SETn10_Pos	inc/lpc18xx.h	5099;"	d
SCT_OUTPUTSET6_SETn11_Msk	inc/lpc18xx.h	5102;"	d
SCT_OUTPUTSET6_SETn11_Pos	inc/lpc18xx.h	5101;"	d
SCT_OUTPUTSET6_SETn12_Msk	inc/lpc18xx.h	5104;"	d
SCT_OUTPUTSET6_SETn12_Pos	inc/lpc18xx.h	5103;"	d
SCT_OUTPUTSET6_SETn13_Msk	inc/lpc18xx.h	5106;"	d
SCT_OUTPUTSET6_SETn13_Pos	inc/lpc18xx.h	5105;"	d
SCT_OUTPUTSET6_SETn14_Msk	inc/lpc18xx.h	5108;"	d
SCT_OUTPUTSET6_SETn14_Pos	inc/lpc18xx.h	5107;"	d
SCT_OUTPUTSET6_SETn15_Msk	inc/lpc18xx.h	5110;"	d
SCT_OUTPUTSET6_SETn15_Pos	inc/lpc18xx.h	5109;"	d
SCT_OUTPUTSET6_SETn1_Msk	inc/lpc18xx.h	5082;"	d
SCT_OUTPUTSET6_SETn1_Pos	inc/lpc18xx.h	5081;"	d
SCT_OUTPUTSET6_SETn2_Msk	inc/lpc18xx.h	5084;"	d
SCT_OUTPUTSET6_SETn2_Pos	inc/lpc18xx.h	5083;"	d
SCT_OUTPUTSET6_SETn3_Msk	inc/lpc18xx.h	5086;"	d
SCT_OUTPUTSET6_SETn3_Pos	inc/lpc18xx.h	5085;"	d
SCT_OUTPUTSET6_SETn4_Msk	inc/lpc18xx.h	5088;"	d
SCT_OUTPUTSET6_SETn4_Pos	inc/lpc18xx.h	5087;"	d
SCT_OUTPUTSET6_SETn5_Msk	inc/lpc18xx.h	5090;"	d
SCT_OUTPUTSET6_SETn5_Pos	inc/lpc18xx.h	5089;"	d
SCT_OUTPUTSET6_SETn6_Msk	inc/lpc18xx.h	5092;"	d
SCT_OUTPUTSET6_SETn6_Pos	inc/lpc18xx.h	5091;"	d
SCT_OUTPUTSET6_SETn7_Msk	inc/lpc18xx.h	5094;"	d
SCT_OUTPUTSET6_SETn7_Pos	inc/lpc18xx.h	5093;"	d
SCT_OUTPUTSET6_SETn8_Msk	inc/lpc18xx.h	5096;"	d
SCT_OUTPUTSET6_SETn8_Pos	inc/lpc18xx.h	5095;"	d
SCT_OUTPUTSET6_SETn9_Msk	inc/lpc18xx.h	5098;"	d
SCT_OUTPUTSET6_SETn9_Pos	inc/lpc18xx.h	5097;"	d
SCT_OUTPUTSET7_SETn0_Msk	inc/lpc18xx.h	5148;"	d
SCT_OUTPUTSET7_SETn0_Pos	inc/lpc18xx.h	5147;"	d
SCT_OUTPUTSET7_SETn10_Msk	inc/lpc18xx.h	5168;"	d
SCT_OUTPUTSET7_SETn10_Pos	inc/lpc18xx.h	5167;"	d
SCT_OUTPUTSET7_SETn11_Msk	inc/lpc18xx.h	5170;"	d
SCT_OUTPUTSET7_SETn11_Pos	inc/lpc18xx.h	5169;"	d
SCT_OUTPUTSET7_SETn12_Msk	inc/lpc18xx.h	5172;"	d
SCT_OUTPUTSET7_SETn12_Pos	inc/lpc18xx.h	5171;"	d
SCT_OUTPUTSET7_SETn13_Msk	inc/lpc18xx.h	5174;"	d
SCT_OUTPUTSET7_SETn13_Pos	inc/lpc18xx.h	5173;"	d
SCT_OUTPUTSET7_SETn14_Msk	inc/lpc18xx.h	5176;"	d
SCT_OUTPUTSET7_SETn14_Pos	inc/lpc18xx.h	5175;"	d
SCT_OUTPUTSET7_SETn15_Msk	inc/lpc18xx.h	5178;"	d
SCT_OUTPUTSET7_SETn15_Pos	inc/lpc18xx.h	5177;"	d
SCT_OUTPUTSET7_SETn1_Msk	inc/lpc18xx.h	5150;"	d
SCT_OUTPUTSET7_SETn1_Pos	inc/lpc18xx.h	5149;"	d
SCT_OUTPUTSET7_SETn2_Msk	inc/lpc18xx.h	5152;"	d
SCT_OUTPUTSET7_SETn2_Pos	inc/lpc18xx.h	5151;"	d
SCT_OUTPUTSET7_SETn3_Msk	inc/lpc18xx.h	5154;"	d
SCT_OUTPUTSET7_SETn3_Pos	inc/lpc18xx.h	5153;"	d
SCT_OUTPUTSET7_SETn4_Msk	inc/lpc18xx.h	5156;"	d
SCT_OUTPUTSET7_SETn4_Pos	inc/lpc18xx.h	5155;"	d
SCT_OUTPUTSET7_SETn5_Msk	inc/lpc18xx.h	5158;"	d
SCT_OUTPUTSET7_SETn5_Pos	inc/lpc18xx.h	5157;"	d
SCT_OUTPUTSET7_SETn6_Msk	inc/lpc18xx.h	5160;"	d
SCT_OUTPUTSET7_SETn6_Pos	inc/lpc18xx.h	5159;"	d
SCT_OUTPUTSET7_SETn7_Msk	inc/lpc18xx.h	5162;"	d
SCT_OUTPUTSET7_SETn7_Pos	inc/lpc18xx.h	5161;"	d
SCT_OUTPUTSET7_SETn8_Msk	inc/lpc18xx.h	5164;"	d
SCT_OUTPUTSET7_SETn8_Pos	inc/lpc18xx.h	5163;"	d
SCT_OUTPUTSET7_SETn9_Msk	inc/lpc18xx.h	5166;"	d
SCT_OUTPUTSET7_SETn9_Pos	inc/lpc18xx.h	5165;"	d
SCT_OUTPUTSET8_SETn0_Msk	inc/lpc18xx.h	5216;"	d
SCT_OUTPUTSET8_SETn0_Pos	inc/lpc18xx.h	5215;"	d
SCT_OUTPUTSET8_SETn10_Msk	inc/lpc18xx.h	5236;"	d
SCT_OUTPUTSET8_SETn10_Pos	inc/lpc18xx.h	5235;"	d
SCT_OUTPUTSET8_SETn11_Msk	inc/lpc18xx.h	5238;"	d
SCT_OUTPUTSET8_SETn11_Pos	inc/lpc18xx.h	5237;"	d
SCT_OUTPUTSET8_SETn12_Msk	inc/lpc18xx.h	5240;"	d
SCT_OUTPUTSET8_SETn12_Pos	inc/lpc18xx.h	5239;"	d
SCT_OUTPUTSET8_SETn13_Msk	inc/lpc18xx.h	5242;"	d
SCT_OUTPUTSET8_SETn13_Pos	inc/lpc18xx.h	5241;"	d
SCT_OUTPUTSET8_SETn14_Msk	inc/lpc18xx.h	5244;"	d
SCT_OUTPUTSET8_SETn14_Pos	inc/lpc18xx.h	5243;"	d
SCT_OUTPUTSET8_SETn15_Msk	inc/lpc18xx.h	5246;"	d
SCT_OUTPUTSET8_SETn15_Pos	inc/lpc18xx.h	5245;"	d
SCT_OUTPUTSET8_SETn1_Msk	inc/lpc18xx.h	5218;"	d
SCT_OUTPUTSET8_SETn1_Pos	inc/lpc18xx.h	5217;"	d
SCT_OUTPUTSET8_SETn2_Msk	inc/lpc18xx.h	5220;"	d
SCT_OUTPUTSET8_SETn2_Pos	inc/lpc18xx.h	5219;"	d
SCT_OUTPUTSET8_SETn3_Msk	inc/lpc18xx.h	5222;"	d
SCT_OUTPUTSET8_SETn3_Pos	inc/lpc18xx.h	5221;"	d
SCT_OUTPUTSET8_SETn4_Msk	inc/lpc18xx.h	5224;"	d
SCT_OUTPUTSET8_SETn4_Pos	inc/lpc18xx.h	5223;"	d
SCT_OUTPUTSET8_SETn5_Msk	inc/lpc18xx.h	5226;"	d
SCT_OUTPUTSET8_SETn5_Pos	inc/lpc18xx.h	5225;"	d
SCT_OUTPUTSET8_SETn6_Msk	inc/lpc18xx.h	5228;"	d
SCT_OUTPUTSET8_SETn6_Pos	inc/lpc18xx.h	5227;"	d
SCT_OUTPUTSET8_SETn7_Msk	inc/lpc18xx.h	5230;"	d
SCT_OUTPUTSET8_SETn7_Pos	inc/lpc18xx.h	5229;"	d
SCT_OUTPUTSET8_SETn8_Msk	inc/lpc18xx.h	5232;"	d
SCT_OUTPUTSET8_SETn8_Pos	inc/lpc18xx.h	5231;"	d
SCT_OUTPUTSET8_SETn9_Msk	inc/lpc18xx.h	5234;"	d
SCT_OUTPUTSET8_SETn9_Pos	inc/lpc18xx.h	5233;"	d
SCT_OUTPUTSET9_SETn0_Msk	inc/lpc18xx.h	5284;"	d
SCT_OUTPUTSET9_SETn0_Pos	inc/lpc18xx.h	5283;"	d
SCT_OUTPUTSET9_SETn10_Msk	inc/lpc18xx.h	5304;"	d
SCT_OUTPUTSET9_SETn10_Pos	inc/lpc18xx.h	5303;"	d
SCT_OUTPUTSET9_SETn11_Msk	inc/lpc18xx.h	5306;"	d
SCT_OUTPUTSET9_SETn11_Pos	inc/lpc18xx.h	5305;"	d
SCT_OUTPUTSET9_SETn12_Msk	inc/lpc18xx.h	5308;"	d
SCT_OUTPUTSET9_SETn12_Pos	inc/lpc18xx.h	5307;"	d
SCT_OUTPUTSET9_SETn13_Msk	inc/lpc18xx.h	5310;"	d
SCT_OUTPUTSET9_SETn13_Pos	inc/lpc18xx.h	5309;"	d
SCT_OUTPUTSET9_SETn14_Msk	inc/lpc18xx.h	5312;"	d
SCT_OUTPUTSET9_SETn14_Pos	inc/lpc18xx.h	5311;"	d
SCT_OUTPUTSET9_SETn15_Msk	inc/lpc18xx.h	5314;"	d
SCT_OUTPUTSET9_SETn15_Pos	inc/lpc18xx.h	5313;"	d
SCT_OUTPUTSET9_SETn1_Msk	inc/lpc18xx.h	5286;"	d
SCT_OUTPUTSET9_SETn1_Pos	inc/lpc18xx.h	5285;"	d
SCT_OUTPUTSET9_SETn2_Msk	inc/lpc18xx.h	5288;"	d
SCT_OUTPUTSET9_SETn2_Pos	inc/lpc18xx.h	5287;"	d
SCT_OUTPUTSET9_SETn3_Msk	inc/lpc18xx.h	5290;"	d
SCT_OUTPUTSET9_SETn3_Pos	inc/lpc18xx.h	5289;"	d
SCT_OUTPUTSET9_SETn4_Msk	inc/lpc18xx.h	5292;"	d
SCT_OUTPUTSET9_SETn4_Pos	inc/lpc18xx.h	5291;"	d
SCT_OUTPUTSET9_SETn5_Msk	inc/lpc18xx.h	5294;"	d
SCT_OUTPUTSET9_SETn5_Pos	inc/lpc18xx.h	5293;"	d
SCT_OUTPUTSET9_SETn6_Msk	inc/lpc18xx.h	5296;"	d
SCT_OUTPUTSET9_SETn6_Pos	inc/lpc18xx.h	5295;"	d
SCT_OUTPUTSET9_SETn7_Msk	inc/lpc18xx.h	5298;"	d
SCT_OUTPUTSET9_SETn7_Pos	inc/lpc18xx.h	5297;"	d
SCT_OUTPUTSET9_SETn8_Msk	inc/lpc18xx.h	5300;"	d
SCT_OUTPUTSET9_SETn8_Pos	inc/lpc18xx.h	5299;"	d
SCT_OUTPUTSET9_SETn9_Msk	inc/lpc18xx.h	5302;"	d
SCT_OUTPUTSET9_SETn9_Pos	inc/lpc18xx.h	5301;"	d
SCT_OUTPUT_OUT0_Msk	inc/lpc18xx.h	2146;"	d
SCT_OUTPUT_OUT0_Pos	inc/lpc18xx.h	2145;"	d
SCT_OUTPUT_OUT10_Msk	inc/lpc18xx.h	2166;"	d
SCT_OUTPUT_OUT10_Pos	inc/lpc18xx.h	2165;"	d
SCT_OUTPUT_OUT11_Msk	inc/lpc18xx.h	2168;"	d
SCT_OUTPUT_OUT11_Pos	inc/lpc18xx.h	2167;"	d
SCT_OUTPUT_OUT12_Msk	inc/lpc18xx.h	2170;"	d
SCT_OUTPUT_OUT12_Pos	inc/lpc18xx.h	2169;"	d
SCT_OUTPUT_OUT13_Msk	inc/lpc18xx.h	2172;"	d
SCT_OUTPUT_OUT13_Pos	inc/lpc18xx.h	2171;"	d
SCT_OUTPUT_OUT14_Msk	inc/lpc18xx.h	2174;"	d
SCT_OUTPUT_OUT14_Pos	inc/lpc18xx.h	2173;"	d
SCT_OUTPUT_OUT15_Msk	inc/lpc18xx.h	2176;"	d
SCT_OUTPUT_OUT15_Pos	inc/lpc18xx.h	2175;"	d
SCT_OUTPUT_OUT1_Msk	inc/lpc18xx.h	2148;"	d
SCT_OUTPUT_OUT1_Pos	inc/lpc18xx.h	2147;"	d
SCT_OUTPUT_OUT2_Msk	inc/lpc18xx.h	2150;"	d
SCT_OUTPUT_OUT2_Pos	inc/lpc18xx.h	2149;"	d
SCT_OUTPUT_OUT3_Msk	inc/lpc18xx.h	2152;"	d
SCT_OUTPUT_OUT3_Pos	inc/lpc18xx.h	2151;"	d
SCT_OUTPUT_OUT4_Msk	inc/lpc18xx.h	2154;"	d
SCT_OUTPUT_OUT4_Pos	inc/lpc18xx.h	2153;"	d
SCT_OUTPUT_OUT5_Msk	inc/lpc18xx.h	2156;"	d
SCT_OUTPUT_OUT5_Pos	inc/lpc18xx.h	2155;"	d
SCT_OUTPUT_OUT6_Msk	inc/lpc18xx.h	2158;"	d
SCT_OUTPUT_OUT6_Pos	inc/lpc18xx.h	2157;"	d
SCT_OUTPUT_OUT7_Msk	inc/lpc18xx.h	2160;"	d
SCT_OUTPUT_OUT7_Pos	inc/lpc18xx.h	2159;"	d
SCT_OUTPUT_OUT8_Msk	inc/lpc18xx.h	2162;"	d
SCT_OUTPUT_OUT8_Pos	inc/lpc18xx.h	2161;"	d
SCT_OUTPUT_OUT9_Msk	inc/lpc18xx.h	2164;"	d
SCT_OUTPUT_OUT9_Pos	inc/lpc18xx.h	2163;"	d
SCT_REGMODE_REGMOD_H16_Msk	inc/lpc18xx.h	2112;"	d
SCT_REGMODE_REGMOD_H16_Pos	inc/lpc18xx.h	2111;"	d
SCT_REGMODE_REGMOD_H17_Msk	inc/lpc18xx.h	2114;"	d
SCT_REGMODE_REGMOD_H17_Pos	inc/lpc18xx.h	2113;"	d
SCT_REGMODE_REGMOD_H18_Msk	inc/lpc18xx.h	2116;"	d
SCT_REGMODE_REGMOD_H18_Pos	inc/lpc18xx.h	2115;"	d
SCT_REGMODE_REGMOD_H19_Msk	inc/lpc18xx.h	2118;"	d
SCT_REGMODE_REGMOD_H19_Pos	inc/lpc18xx.h	2117;"	d
SCT_REGMODE_REGMOD_H20_Msk	inc/lpc18xx.h	2120;"	d
SCT_REGMODE_REGMOD_H20_Pos	inc/lpc18xx.h	2119;"	d
SCT_REGMODE_REGMOD_H21_Msk	inc/lpc18xx.h	2122;"	d
SCT_REGMODE_REGMOD_H21_Pos	inc/lpc18xx.h	2121;"	d
SCT_REGMODE_REGMOD_H22_Msk	inc/lpc18xx.h	2124;"	d
SCT_REGMODE_REGMOD_H22_Pos	inc/lpc18xx.h	2123;"	d
SCT_REGMODE_REGMOD_H23_Msk	inc/lpc18xx.h	2126;"	d
SCT_REGMODE_REGMOD_H23_Pos	inc/lpc18xx.h	2125;"	d
SCT_REGMODE_REGMOD_H24_Msk	inc/lpc18xx.h	2128;"	d
SCT_REGMODE_REGMOD_H24_Pos	inc/lpc18xx.h	2127;"	d
SCT_REGMODE_REGMOD_H25_Msk	inc/lpc18xx.h	2130;"	d
SCT_REGMODE_REGMOD_H25_Pos	inc/lpc18xx.h	2129;"	d
SCT_REGMODE_REGMOD_H26_Msk	inc/lpc18xx.h	2132;"	d
SCT_REGMODE_REGMOD_H26_Pos	inc/lpc18xx.h	2131;"	d
SCT_REGMODE_REGMOD_H27_Msk	inc/lpc18xx.h	2134;"	d
SCT_REGMODE_REGMOD_H27_Pos	inc/lpc18xx.h	2133;"	d
SCT_REGMODE_REGMOD_H28_Msk	inc/lpc18xx.h	2136;"	d
SCT_REGMODE_REGMOD_H28_Pos	inc/lpc18xx.h	2135;"	d
SCT_REGMODE_REGMOD_H29_Msk	inc/lpc18xx.h	2138;"	d
SCT_REGMODE_REGMOD_H29_Pos	inc/lpc18xx.h	2137;"	d
SCT_REGMODE_REGMOD_H30_Msk	inc/lpc18xx.h	2140;"	d
SCT_REGMODE_REGMOD_H30_Pos	inc/lpc18xx.h	2139;"	d
SCT_REGMODE_REGMOD_H31_Msk	inc/lpc18xx.h	2142;"	d
SCT_REGMODE_REGMOD_H31_Pos	inc/lpc18xx.h	2141;"	d
SCT_REGMODE_REGMOD_L0_Msk	inc/lpc18xx.h	2080;"	d
SCT_REGMODE_REGMOD_L0_Pos	inc/lpc18xx.h	2079;"	d
SCT_REGMODE_REGMOD_L10_Msk	inc/lpc18xx.h	2100;"	d
SCT_REGMODE_REGMOD_L10_Pos	inc/lpc18xx.h	2099;"	d
SCT_REGMODE_REGMOD_L11_Msk	inc/lpc18xx.h	2102;"	d
SCT_REGMODE_REGMOD_L11_Pos	inc/lpc18xx.h	2101;"	d
SCT_REGMODE_REGMOD_L12_Msk	inc/lpc18xx.h	2104;"	d
SCT_REGMODE_REGMOD_L12_Pos	inc/lpc18xx.h	2103;"	d
SCT_REGMODE_REGMOD_L13_Msk	inc/lpc18xx.h	2106;"	d
SCT_REGMODE_REGMOD_L13_Pos	inc/lpc18xx.h	2105;"	d
SCT_REGMODE_REGMOD_L14_Msk	inc/lpc18xx.h	2108;"	d
SCT_REGMODE_REGMOD_L14_Pos	inc/lpc18xx.h	2107;"	d
SCT_REGMODE_REGMOD_L15_Msk	inc/lpc18xx.h	2110;"	d
SCT_REGMODE_REGMOD_L15_Pos	inc/lpc18xx.h	2109;"	d
SCT_REGMODE_REGMOD_L1_Msk	inc/lpc18xx.h	2082;"	d
SCT_REGMODE_REGMOD_L1_Pos	inc/lpc18xx.h	2081;"	d
SCT_REGMODE_REGMOD_L2_Msk	inc/lpc18xx.h	2084;"	d
SCT_REGMODE_REGMOD_L2_Pos	inc/lpc18xx.h	2083;"	d
SCT_REGMODE_REGMOD_L3_Msk	inc/lpc18xx.h	2086;"	d
SCT_REGMODE_REGMOD_L3_Pos	inc/lpc18xx.h	2085;"	d
SCT_REGMODE_REGMOD_L4_Msk	inc/lpc18xx.h	2088;"	d
SCT_REGMODE_REGMOD_L4_Pos	inc/lpc18xx.h	2087;"	d
SCT_REGMODE_REGMOD_L5_Msk	inc/lpc18xx.h	2090;"	d
SCT_REGMODE_REGMOD_L5_Pos	inc/lpc18xx.h	2089;"	d
SCT_REGMODE_REGMOD_L6_Msk	inc/lpc18xx.h	2092;"	d
SCT_REGMODE_REGMOD_L6_Pos	inc/lpc18xx.h	2091;"	d
SCT_REGMODE_REGMOD_L7_Msk	inc/lpc18xx.h	2094;"	d
SCT_REGMODE_REGMOD_L7_Pos	inc/lpc18xx.h	2093;"	d
SCT_REGMODE_REGMOD_L8_Msk	inc/lpc18xx.h	2096;"	d
SCT_REGMODE_REGMOD_L8_Pos	inc/lpc18xx.h	2095;"	d
SCT_REGMODE_REGMOD_L9_Msk	inc/lpc18xx.h	2098;"	d
SCT_REGMODE_REGMOD_L9_Pos	inc/lpc18xx.h	2097;"	d
SCT_RES_O0RES_Msk	inc/lpc18xx.h	2214;"	d
SCT_RES_O0RES_Pos	inc/lpc18xx.h	2213;"	d
SCT_RES_O10RES_Msk	inc/lpc18xx.h	2234;"	d
SCT_RES_O10RES_Pos	inc/lpc18xx.h	2233;"	d
SCT_RES_O11RES_Msk	inc/lpc18xx.h	2236;"	d
SCT_RES_O11RES_Pos	inc/lpc18xx.h	2235;"	d
SCT_RES_O12RES_Msk	inc/lpc18xx.h	2238;"	d
SCT_RES_O12RES_Pos	inc/lpc18xx.h	2237;"	d
SCT_RES_O13RES_Msk	inc/lpc18xx.h	2240;"	d
SCT_RES_O13RES_Pos	inc/lpc18xx.h	2239;"	d
SCT_RES_O14RES_Msk	inc/lpc18xx.h	2242;"	d
SCT_RES_O14RES_Pos	inc/lpc18xx.h	2241;"	d
SCT_RES_O15RES_Msk	inc/lpc18xx.h	2244;"	d
SCT_RES_O15RES_Pos	inc/lpc18xx.h	2243;"	d
SCT_RES_O1RES_Msk	inc/lpc18xx.h	2216;"	d
SCT_RES_O1RES_Pos	inc/lpc18xx.h	2215;"	d
SCT_RES_O2RES_Msk	inc/lpc18xx.h	2218;"	d
SCT_RES_O2RES_Pos	inc/lpc18xx.h	2217;"	d
SCT_RES_O3RES_Msk	inc/lpc18xx.h	2220;"	d
SCT_RES_O3RES_Pos	inc/lpc18xx.h	2219;"	d
SCT_RES_O4RES_Msk	inc/lpc18xx.h	2222;"	d
SCT_RES_O4RES_Pos	inc/lpc18xx.h	2221;"	d
SCT_RES_O5RES_Msk	inc/lpc18xx.h	2224;"	d
SCT_RES_O5RES_Pos	inc/lpc18xx.h	2223;"	d
SCT_RES_O6RES_Msk	inc/lpc18xx.h	2226;"	d
SCT_RES_O6RES_Pos	inc/lpc18xx.h	2225;"	d
SCT_RES_O7RES_Msk	inc/lpc18xx.h	2228;"	d
SCT_RES_O7RES_Pos	inc/lpc18xx.h	2227;"	d
SCT_RES_O8RES_Msk	inc/lpc18xx.h	2230;"	d
SCT_RES_O8RES_Pos	inc/lpc18xx.h	2229;"	d
SCT_RES_O9RES_Msk	inc/lpc18xx.h	2232;"	d
SCT_RES_O9RES_Pos	inc/lpc18xx.h	2231;"	d
SCT_START_STARTMSK_H_Msk	inc/lpc18xx.h	2030;"	d
SCT_START_STARTMSK_H_Pos	inc/lpc18xx.h	2029;"	d
SCT_START_STARTMSK_L_Msk	inc/lpc18xx.h	2028;"	d
SCT_START_STARTMSK_L_Pos	inc/lpc18xx.h	2027;"	d
SCT_STATE_STATE_H_Msk	inc/lpc18xx.h	2042;"	d
SCT_STATE_STATE_H_Pos	inc/lpc18xx.h	2041;"	d
SCT_STATE_STATE_L_Msk	inc/lpc18xx.h	2040;"	d
SCT_STATE_STATE_L_Pos	inc/lpc18xx.h	2039;"	d
SCT_STOP_STOPMSK_H_Msk	inc/lpc18xx.h	2024;"	d
SCT_STOP_STOPMSK_H_Pos	inc/lpc18xx.h	2023;"	d
SCT_STOP_STOPMSK_L_Msk	inc/lpc18xx.h	2022;"	d
SCT_STOP_STOPMSK_L_Pos	inc/lpc18xx.h	2021;"	d
SCU_EMCDELAYCLK_CKE0_DELAY_Msk	inc/lpc18xx.h	21425;"	d
SCU_EMCDELAYCLK_CKE0_DELAY_Pos	inc/lpc18xx.h	21424;"	d
SCU_EMCDELAYCLK_CKE1_DELAY_Msk	inc/lpc18xx.h	21427;"	d
SCU_EMCDELAYCLK_CKE1_DELAY_Pos	inc/lpc18xx.h	21426;"	d
SCU_EMCDELAYCLK_CKE2_DELAY_Msk	inc/lpc18xx.h	21429;"	d
SCU_EMCDELAYCLK_CKE2_DELAY_Pos	inc/lpc18xx.h	21428;"	d
SCU_EMCDELAYCLK_CKE3_DELAY_Msk	inc/lpc18xx.h	21431;"	d
SCU_EMCDELAYCLK_CKE3_DELAY_Pos	inc/lpc18xx.h	21430;"	d
SCU_EMCDELAYCLK_CLK0_DELAY_Msk	inc/lpc18xx.h	21417;"	d
SCU_EMCDELAYCLK_CLK0_DELAY_Pos	inc/lpc18xx.h	21416;"	d
SCU_EMCDELAYCLK_CLK1_DELAY_Msk	inc/lpc18xx.h	21419;"	d
SCU_EMCDELAYCLK_CLK1_DELAY_Pos	inc/lpc18xx.h	21418;"	d
SCU_EMCDELAYCLK_CLK2_DELAY_Msk	inc/lpc18xx.h	21421;"	d
SCU_EMCDELAYCLK_CLK2_DELAY_Pos	inc/lpc18xx.h	21420;"	d
SCU_EMCDELAYCLK_CLK3_DELAY_Msk	inc/lpc18xx.h	21423;"	d
SCU_EMCDELAYCLK_CLK3_DELAY_Pos	inc/lpc18xx.h	21422;"	d
SCU_ENAIO0_ADC0_0_Msk	inc/lpc18xx.h	21377;"	d
SCU_ENAIO0_ADC0_0_Pos	inc/lpc18xx.h	21376;"	d
SCU_ENAIO0_ADC0_1_Msk	inc/lpc18xx.h	21379;"	d
SCU_ENAIO0_ADC0_1_Pos	inc/lpc18xx.h	21378;"	d
SCU_ENAIO0_ADC0_2_Msk	inc/lpc18xx.h	21381;"	d
SCU_ENAIO0_ADC0_2_Pos	inc/lpc18xx.h	21380;"	d
SCU_ENAIO0_ADC0_3_Msk	inc/lpc18xx.h	21383;"	d
SCU_ENAIO0_ADC0_3_Pos	inc/lpc18xx.h	21382;"	d
SCU_ENAIO0_ADC0_4_Msk	inc/lpc18xx.h	21385;"	d
SCU_ENAIO0_ADC0_4_Pos	inc/lpc18xx.h	21384;"	d
SCU_ENAIO0_ADC0_5_Msk	inc/lpc18xx.h	21387;"	d
SCU_ENAIO0_ADC0_5_Pos	inc/lpc18xx.h	21386;"	d
SCU_ENAIO0_ADC0_6_Msk	inc/lpc18xx.h	21389;"	d
SCU_ENAIO0_ADC0_6_Pos	inc/lpc18xx.h	21388;"	d
SCU_ENAIO1_ADC1_0_Msk	inc/lpc18xx.h	21393;"	d
SCU_ENAIO1_ADC1_0_Pos	inc/lpc18xx.h	21392;"	d
SCU_ENAIO1_ADC1_1_Msk	inc/lpc18xx.h	21395;"	d
SCU_ENAIO1_ADC1_1_Pos	inc/lpc18xx.h	21394;"	d
SCU_ENAIO1_ADC1_2_Msk	inc/lpc18xx.h	21397;"	d
SCU_ENAIO1_ADC1_2_Pos	inc/lpc18xx.h	21396;"	d
SCU_ENAIO1_ADC1_3_Msk	inc/lpc18xx.h	21399;"	d
SCU_ENAIO1_ADC1_3_Pos	inc/lpc18xx.h	21398;"	d
SCU_ENAIO1_ADC1_4_Msk	inc/lpc18xx.h	21401;"	d
SCU_ENAIO1_ADC1_4_Pos	inc/lpc18xx.h	21400;"	d
SCU_ENAIO1_ADC1_5_Msk	inc/lpc18xx.h	21403;"	d
SCU_ENAIO1_ADC1_5_Pos	inc/lpc18xx.h	21402;"	d
SCU_ENAIO1_ADC1_6_Msk	inc/lpc18xx.h	21405;"	d
SCU_ENAIO1_ADC1_6_Pos	inc/lpc18xx.h	21404;"	d
SCU_ENAIO1_ADC1_7_Msk	inc/lpc18xx.h	21407;"	d
SCU_ENAIO1_ADC1_7_Pos	inc/lpc18xx.h	21406;"	d
SCU_ENAIO2_BG_Msk	inc/lpc18xx.h	21413;"	d
SCU_ENAIO2_BG_Pos	inc/lpc18xx.h	21412;"	d
SCU_ENAIO2_DAC_Msk	inc/lpc18xx.h	21411;"	d
SCU_ENAIO2_DAC_Pos	inc/lpc18xx.h	21410;"	d
SCU_PINTSEL0_INTPIN0_Msk	inc/lpc18xx.h	21435;"	d
SCU_PINTSEL0_INTPIN0_Pos	inc/lpc18xx.h	21434;"	d
SCU_PINTSEL0_INTPIN1_Msk	inc/lpc18xx.h	21439;"	d
SCU_PINTSEL0_INTPIN1_Pos	inc/lpc18xx.h	21438;"	d
SCU_PINTSEL0_INTPIN2_Msk	inc/lpc18xx.h	21443;"	d
SCU_PINTSEL0_INTPIN2_Pos	inc/lpc18xx.h	21442;"	d
SCU_PINTSEL0_INTPIN3_Msk	inc/lpc18xx.h	21447;"	d
SCU_PINTSEL0_INTPIN3_Pos	inc/lpc18xx.h	21446;"	d
SCU_PINTSEL0_PORTSEL0_Msk	inc/lpc18xx.h	21437;"	d
SCU_PINTSEL0_PORTSEL0_Pos	inc/lpc18xx.h	21436;"	d
SCU_PINTSEL0_PORTSEL1_Msk	inc/lpc18xx.h	21441;"	d
SCU_PINTSEL0_PORTSEL1_Pos	inc/lpc18xx.h	21440;"	d
SCU_PINTSEL0_PORTSEL2_Msk	inc/lpc18xx.h	21445;"	d
SCU_PINTSEL0_PORTSEL2_Pos	inc/lpc18xx.h	21444;"	d
SCU_PINTSEL0_PORTSEL3_Msk	inc/lpc18xx.h	21449;"	d
SCU_PINTSEL0_PORTSEL3_Pos	inc/lpc18xx.h	21448;"	d
SCU_PINTSEL1_INTPIN4_Msk	inc/lpc18xx.h	21453;"	d
SCU_PINTSEL1_INTPIN4_Pos	inc/lpc18xx.h	21452;"	d
SCU_PINTSEL1_INTPIN5_Msk	inc/lpc18xx.h	21457;"	d
SCU_PINTSEL1_INTPIN5_Pos	inc/lpc18xx.h	21456;"	d
SCU_PINTSEL1_INTPIN6_Msk	inc/lpc18xx.h	21461;"	d
SCU_PINTSEL1_INTPIN6_Pos	inc/lpc18xx.h	21460;"	d
SCU_PINTSEL1_INTPIN7_Msk	inc/lpc18xx.h	21465;"	d
SCU_PINTSEL1_INTPIN7_Pos	inc/lpc18xx.h	21464;"	d
SCU_PINTSEL1_PORTSEL4_Msk	inc/lpc18xx.h	21455;"	d
SCU_PINTSEL1_PORTSEL4_Pos	inc/lpc18xx.h	21454;"	d
SCU_PINTSEL1_PORTSEL5_Msk	inc/lpc18xx.h	21459;"	d
SCU_PINTSEL1_PORTSEL5_Pos	inc/lpc18xx.h	21458;"	d
SCU_PINTSEL1_PORTSEL6_Msk	inc/lpc18xx.h	21463;"	d
SCU_PINTSEL1_PORTSEL6_Pos	inc/lpc18xx.h	21462;"	d
SCU_PINTSEL1_PORTSEL7_Msk	inc/lpc18xx.h	21467;"	d
SCU_PINTSEL1_PORTSEL7_Pos	inc/lpc18xx.h	21466;"	d
SCU_SFSCLK_0_EHD_Msk	inc/lpc18xx.h	21317;"	d
SCU_SFSCLK_0_EHD_Pos	inc/lpc18xx.h	21316;"	d
SCU_SFSCLK_0_EHS_Msk	inc/lpc18xx.h	21313;"	d
SCU_SFSCLK_0_EHS_Pos	inc/lpc18xx.h	21312;"	d
SCU_SFSCLK_0_EPD_Msk	inc/lpc18xx.h	21309;"	d
SCU_SFSCLK_0_EPD_Pos	inc/lpc18xx.h	21308;"	d
SCU_SFSCLK_0_EPUN_Msk	inc/lpc18xx.h	21311;"	d
SCU_SFSCLK_0_EPUN_Pos	inc/lpc18xx.h	21310;"	d
SCU_SFSCLK_0_EZI_Msk	inc/lpc18xx.h	21315;"	d
SCU_SFSCLK_0_EZI_Pos	inc/lpc18xx.h	21314;"	d
SCU_SFSCLK_0_MODE_Msk	inc/lpc18xx.h	21307;"	d
SCU_SFSCLK_0_MODE_Pos	inc/lpc18xx.h	21306;"	d
SCU_SFSCLK_1_EHD_Msk	inc/lpc18xx.h	21331;"	d
SCU_SFSCLK_1_EHD_Pos	inc/lpc18xx.h	21330;"	d
SCU_SFSCLK_1_EHS_Msk	inc/lpc18xx.h	21327;"	d
SCU_SFSCLK_1_EHS_Pos	inc/lpc18xx.h	21326;"	d
SCU_SFSCLK_1_EPD_Msk	inc/lpc18xx.h	21323;"	d
SCU_SFSCLK_1_EPD_Pos	inc/lpc18xx.h	21322;"	d
SCU_SFSCLK_1_EPUN_Msk	inc/lpc18xx.h	21325;"	d
SCU_SFSCLK_1_EPUN_Pos	inc/lpc18xx.h	21324;"	d
SCU_SFSCLK_1_EZI_Msk	inc/lpc18xx.h	21329;"	d
SCU_SFSCLK_1_EZI_Pos	inc/lpc18xx.h	21328;"	d
SCU_SFSCLK_1_MODE_Msk	inc/lpc18xx.h	21321;"	d
SCU_SFSCLK_1_MODE_Pos	inc/lpc18xx.h	21320;"	d
SCU_SFSCLK_2_EHD_Msk	inc/lpc18xx.h	21345;"	d
SCU_SFSCLK_2_EHD_Pos	inc/lpc18xx.h	21344;"	d
SCU_SFSCLK_2_EHS_Msk	inc/lpc18xx.h	21341;"	d
SCU_SFSCLK_2_EHS_Pos	inc/lpc18xx.h	21340;"	d
SCU_SFSCLK_2_EPD_Msk	inc/lpc18xx.h	21337;"	d
SCU_SFSCLK_2_EPD_Pos	inc/lpc18xx.h	21336;"	d
SCU_SFSCLK_2_EPUN_Msk	inc/lpc18xx.h	21339;"	d
SCU_SFSCLK_2_EPUN_Pos	inc/lpc18xx.h	21338;"	d
SCU_SFSCLK_2_EZI_Msk	inc/lpc18xx.h	21343;"	d
SCU_SFSCLK_2_EZI_Pos	inc/lpc18xx.h	21342;"	d
SCU_SFSCLK_2_MODE_Msk	inc/lpc18xx.h	21335;"	d
SCU_SFSCLK_2_MODE_Pos	inc/lpc18xx.h	21334;"	d
SCU_SFSCLK_3_EHD_Msk	inc/lpc18xx.h	21359;"	d
SCU_SFSCLK_3_EHD_Pos	inc/lpc18xx.h	21358;"	d
SCU_SFSCLK_3_EHS_Msk	inc/lpc18xx.h	21355;"	d
SCU_SFSCLK_3_EHS_Pos	inc/lpc18xx.h	21354;"	d
SCU_SFSCLK_3_EPD_Msk	inc/lpc18xx.h	21351;"	d
SCU_SFSCLK_3_EPD_Pos	inc/lpc18xx.h	21350;"	d
SCU_SFSCLK_3_EPUN_Msk	inc/lpc18xx.h	21353;"	d
SCU_SFSCLK_3_EPUN_Pos	inc/lpc18xx.h	21352;"	d
SCU_SFSCLK_3_EZI_Msk	inc/lpc18xx.h	21357;"	d
SCU_SFSCLK_3_EZI_Pos	inc/lpc18xx.h	21356;"	d
SCU_SFSCLK_3_MODE_Msk	inc/lpc18xx.h	21349;"	d
SCU_SFSCLK_3_MODE_Pos	inc/lpc18xx.h	21348;"	d
SCU_SFSI2C0_SCL_ECS_Msk	inc/lpc18xx.h	21373;"	d
SCU_SFSI2C0_SCL_ECS_Pos	inc/lpc18xx.h	21372;"	d
SCU_SFSI2C0_SCL_EHS_Msk	inc/lpc18xx.h	21371;"	d
SCU_SFSI2C0_SCL_EHS_Pos	inc/lpc18xx.h	21370;"	d
SCU_SFSI2C0_SDA_EHS_Msk	inc/lpc18xx.h	21369;"	d
SCU_SFSI2C0_SDA_EHS_Pos	inc/lpc18xx.h	21368;"	d
SCU_SFSP0_0_EHS_Msk	inc/lpc18xx.h	18881;"	d
SCU_SFSP0_0_EHS_Pos	inc/lpc18xx.h	18880;"	d
SCU_SFSP0_0_EPD_Msk	inc/lpc18xx.h	18877;"	d
SCU_SFSP0_0_EPD_Pos	inc/lpc18xx.h	18876;"	d
SCU_SFSP0_0_EPUN_Msk	inc/lpc18xx.h	18879;"	d
SCU_SFSP0_0_EPUN_Pos	inc/lpc18xx.h	18878;"	d
SCU_SFSP0_0_EZI_Msk	inc/lpc18xx.h	18883;"	d
SCU_SFSP0_0_EZI_Pos	inc/lpc18xx.h	18882;"	d
SCU_SFSP0_0_MODE_Msk	inc/lpc18xx.h	18875;"	d
SCU_SFSP0_0_MODE_Pos	inc/lpc18xx.h	18874;"	d
SCU_SFSP0_1_EHS_Msk	inc/lpc18xx.h	18893;"	d
SCU_SFSP0_1_EHS_Pos	inc/lpc18xx.h	18892;"	d
SCU_SFSP0_1_EPD_Msk	inc/lpc18xx.h	18889;"	d
SCU_SFSP0_1_EPD_Pos	inc/lpc18xx.h	18888;"	d
SCU_SFSP0_1_EPUN_Msk	inc/lpc18xx.h	18891;"	d
SCU_SFSP0_1_EPUN_Pos	inc/lpc18xx.h	18890;"	d
SCU_SFSP0_1_EZI_Msk	inc/lpc18xx.h	18895;"	d
SCU_SFSP0_1_EZI_Pos	inc/lpc18xx.h	18894;"	d
SCU_SFSP0_1_MODE_Msk	inc/lpc18xx.h	18887;"	d
SCU_SFSP0_1_MODE_Pos	inc/lpc18xx.h	18886;"	d
SCU_SFSP1_0_EHD_Msk	inc/lpc18xx.h	18909;"	d
SCU_SFSP1_0_EHD_Pos	inc/lpc18xx.h	18908;"	d
SCU_SFSP1_0_EHS_Msk	inc/lpc18xx.h	18905;"	d
SCU_SFSP1_0_EHS_Pos	inc/lpc18xx.h	18904;"	d
SCU_SFSP1_0_EPD_Msk	inc/lpc18xx.h	18901;"	d
SCU_SFSP1_0_EPD_Pos	inc/lpc18xx.h	18900;"	d
SCU_SFSP1_0_EPUN_Msk	inc/lpc18xx.h	18903;"	d
SCU_SFSP1_0_EPUN_Pos	inc/lpc18xx.h	18902;"	d
SCU_SFSP1_0_EZI_Msk	inc/lpc18xx.h	18907;"	d
SCU_SFSP1_0_EZI_Pos	inc/lpc18xx.h	18906;"	d
SCU_SFSP1_0_MODE_Msk	inc/lpc18xx.h	18899;"	d
SCU_SFSP1_0_MODE_Pos	inc/lpc18xx.h	18898;"	d
SCU_SFSP1_10_EHD_Msk	inc/lpc18xx.h	19049;"	d
SCU_SFSP1_10_EHD_Pos	inc/lpc18xx.h	19048;"	d
SCU_SFSP1_10_EHS_Msk	inc/lpc18xx.h	19045;"	d
SCU_SFSP1_10_EHS_Pos	inc/lpc18xx.h	19044;"	d
SCU_SFSP1_10_EPD_Msk	inc/lpc18xx.h	19041;"	d
SCU_SFSP1_10_EPD_Pos	inc/lpc18xx.h	19040;"	d
SCU_SFSP1_10_EPUN_Msk	inc/lpc18xx.h	19043;"	d
SCU_SFSP1_10_EPUN_Pos	inc/lpc18xx.h	19042;"	d
SCU_SFSP1_10_EZI_Msk	inc/lpc18xx.h	19047;"	d
SCU_SFSP1_10_EZI_Pos	inc/lpc18xx.h	19046;"	d
SCU_SFSP1_10_MODE_Msk	inc/lpc18xx.h	19039;"	d
SCU_SFSP1_10_MODE_Pos	inc/lpc18xx.h	19038;"	d
SCU_SFSP1_11_EHD_Msk	inc/lpc18xx.h	19063;"	d
SCU_SFSP1_11_EHD_Pos	inc/lpc18xx.h	19062;"	d
SCU_SFSP1_11_EHS_Msk	inc/lpc18xx.h	19059;"	d
SCU_SFSP1_11_EHS_Pos	inc/lpc18xx.h	19058;"	d
SCU_SFSP1_11_EPD_Msk	inc/lpc18xx.h	19055;"	d
SCU_SFSP1_11_EPD_Pos	inc/lpc18xx.h	19054;"	d
SCU_SFSP1_11_EPUN_Msk	inc/lpc18xx.h	19057;"	d
SCU_SFSP1_11_EPUN_Pos	inc/lpc18xx.h	19056;"	d
SCU_SFSP1_11_EZI_Msk	inc/lpc18xx.h	19061;"	d
SCU_SFSP1_11_EZI_Pos	inc/lpc18xx.h	19060;"	d
SCU_SFSP1_11_MODE_Msk	inc/lpc18xx.h	19053;"	d
SCU_SFSP1_11_MODE_Pos	inc/lpc18xx.h	19052;"	d
SCU_SFSP1_12_EHD_Msk	inc/lpc18xx.h	19077;"	d
SCU_SFSP1_12_EHD_Pos	inc/lpc18xx.h	19076;"	d
SCU_SFSP1_12_EHS_Msk	inc/lpc18xx.h	19073;"	d
SCU_SFSP1_12_EHS_Pos	inc/lpc18xx.h	19072;"	d
SCU_SFSP1_12_EPD_Msk	inc/lpc18xx.h	19069;"	d
SCU_SFSP1_12_EPD_Pos	inc/lpc18xx.h	19068;"	d
SCU_SFSP1_12_EPUN_Msk	inc/lpc18xx.h	19071;"	d
SCU_SFSP1_12_EPUN_Pos	inc/lpc18xx.h	19070;"	d
SCU_SFSP1_12_EZI_Msk	inc/lpc18xx.h	19075;"	d
SCU_SFSP1_12_EZI_Pos	inc/lpc18xx.h	19074;"	d
SCU_SFSP1_12_MODE_Msk	inc/lpc18xx.h	19067;"	d
SCU_SFSP1_12_MODE_Pos	inc/lpc18xx.h	19066;"	d
SCU_SFSP1_13_EHD_Msk	inc/lpc18xx.h	19091;"	d
SCU_SFSP1_13_EHD_Pos	inc/lpc18xx.h	19090;"	d
SCU_SFSP1_13_EHS_Msk	inc/lpc18xx.h	19087;"	d
SCU_SFSP1_13_EHS_Pos	inc/lpc18xx.h	19086;"	d
SCU_SFSP1_13_EPD_Msk	inc/lpc18xx.h	19083;"	d
SCU_SFSP1_13_EPD_Pos	inc/lpc18xx.h	19082;"	d
SCU_SFSP1_13_EPUN_Msk	inc/lpc18xx.h	19085;"	d
SCU_SFSP1_13_EPUN_Pos	inc/lpc18xx.h	19084;"	d
SCU_SFSP1_13_EZI_Msk	inc/lpc18xx.h	19089;"	d
SCU_SFSP1_13_EZI_Pos	inc/lpc18xx.h	19088;"	d
SCU_SFSP1_13_MODE_Msk	inc/lpc18xx.h	19081;"	d
SCU_SFSP1_13_MODE_Pos	inc/lpc18xx.h	19080;"	d
SCU_SFSP1_14_EHD_Msk	inc/lpc18xx.h	19105;"	d
SCU_SFSP1_14_EHD_Pos	inc/lpc18xx.h	19104;"	d
SCU_SFSP1_14_EHS_Msk	inc/lpc18xx.h	19101;"	d
SCU_SFSP1_14_EHS_Pos	inc/lpc18xx.h	19100;"	d
SCU_SFSP1_14_EPD_Msk	inc/lpc18xx.h	19097;"	d
SCU_SFSP1_14_EPD_Pos	inc/lpc18xx.h	19096;"	d
SCU_SFSP1_14_EPUN_Msk	inc/lpc18xx.h	19099;"	d
SCU_SFSP1_14_EPUN_Pos	inc/lpc18xx.h	19098;"	d
SCU_SFSP1_14_EZI_Msk	inc/lpc18xx.h	19103;"	d
SCU_SFSP1_14_EZI_Pos	inc/lpc18xx.h	19102;"	d
SCU_SFSP1_14_MODE_Msk	inc/lpc18xx.h	19095;"	d
SCU_SFSP1_14_MODE_Pos	inc/lpc18xx.h	19094;"	d
SCU_SFSP1_15_EHD_Msk	inc/lpc18xx.h	19119;"	d
SCU_SFSP1_15_EHD_Pos	inc/lpc18xx.h	19118;"	d
SCU_SFSP1_15_EHS_Msk	inc/lpc18xx.h	19115;"	d
SCU_SFSP1_15_EHS_Pos	inc/lpc18xx.h	19114;"	d
SCU_SFSP1_15_EPD_Msk	inc/lpc18xx.h	19111;"	d
SCU_SFSP1_15_EPD_Pos	inc/lpc18xx.h	19110;"	d
SCU_SFSP1_15_EPUN_Msk	inc/lpc18xx.h	19113;"	d
SCU_SFSP1_15_EPUN_Pos	inc/lpc18xx.h	19112;"	d
SCU_SFSP1_15_EZI_Msk	inc/lpc18xx.h	19117;"	d
SCU_SFSP1_15_EZI_Pos	inc/lpc18xx.h	19116;"	d
SCU_SFSP1_15_MODE_Msk	inc/lpc18xx.h	19109;"	d
SCU_SFSP1_15_MODE_Pos	inc/lpc18xx.h	19108;"	d
SCU_SFSP1_16_EHD_Msk	inc/lpc18xx.h	19133;"	d
SCU_SFSP1_16_EHD_Pos	inc/lpc18xx.h	19132;"	d
SCU_SFSP1_16_EHS_Msk	inc/lpc18xx.h	19129;"	d
SCU_SFSP1_16_EHS_Pos	inc/lpc18xx.h	19128;"	d
SCU_SFSP1_16_EPD_Msk	inc/lpc18xx.h	19125;"	d
SCU_SFSP1_16_EPD_Pos	inc/lpc18xx.h	19124;"	d
SCU_SFSP1_16_EPUN_Msk	inc/lpc18xx.h	19127;"	d
SCU_SFSP1_16_EPUN_Pos	inc/lpc18xx.h	19126;"	d
SCU_SFSP1_16_EZI_Msk	inc/lpc18xx.h	19131;"	d
SCU_SFSP1_16_EZI_Pos	inc/lpc18xx.h	19130;"	d
SCU_SFSP1_16_MODE_Msk	inc/lpc18xx.h	19123;"	d
SCU_SFSP1_16_MODE_Pos	inc/lpc18xx.h	19122;"	d
SCU_SFSP1_17_EHD_Msk	inc/lpc18xx.h	19147;"	d
SCU_SFSP1_17_EHD_Pos	inc/lpc18xx.h	19146;"	d
SCU_SFSP1_17_EHS_Msk	inc/lpc18xx.h	19143;"	d
SCU_SFSP1_17_EHS_Pos	inc/lpc18xx.h	19142;"	d
SCU_SFSP1_17_EPD_Msk	inc/lpc18xx.h	19139;"	d
SCU_SFSP1_17_EPD_Pos	inc/lpc18xx.h	19138;"	d
SCU_SFSP1_17_EPUN_Msk	inc/lpc18xx.h	19141;"	d
SCU_SFSP1_17_EPUN_Pos	inc/lpc18xx.h	19140;"	d
SCU_SFSP1_17_EZI_Msk	inc/lpc18xx.h	19145;"	d
SCU_SFSP1_17_EZI_Pos	inc/lpc18xx.h	19144;"	d
SCU_SFSP1_17_MODE_Msk	inc/lpc18xx.h	19137;"	d
SCU_SFSP1_17_MODE_Pos	inc/lpc18xx.h	19136;"	d
SCU_SFSP1_18_EHD_Msk	inc/lpc18xx.h	19161;"	d
SCU_SFSP1_18_EHD_Pos	inc/lpc18xx.h	19160;"	d
SCU_SFSP1_18_EHS_Msk	inc/lpc18xx.h	19157;"	d
SCU_SFSP1_18_EHS_Pos	inc/lpc18xx.h	19156;"	d
SCU_SFSP1_18_EPD_Msk	inc/lpc18xx.h	19153;"	d
SCU_SFSP1_18_EPD_Pos	inc/lpc18xx.h	19152;"	d
SCU_SFSP1_18_EPUN_Msk	inc/lpc18xx.h	19155;"	d
SCU_SFSP1_18_EPUN_Pos	inc/lpc18xx.h	19154;"	d
SCU_SFSP1_18_EZI_Msk	inc/lpc18xx.h	19159;"	d
SCU_SFSP1_18_EZI_Pos	inc/lpc18xx.h	19158;"	d
SCU_SFSP1_18_MODE_Msk	inc/lpc18xx.h	19151;"	d
SCU_SFSP1_18_MODE_Pos	inc/lpc18xx.h	19150;"	d
SCU_SFSP1_19_EHD_Msk	inc/lpc18xx.h	19175;"	d
SCU_SFSP1_19_EHD_Pos	inc/lpc18xx.h	19174;"	d
SCU_SFSP1_19_EHS_Msk	inc/lpc18xx.h	19171;"	d
SCU_SFSP1_19_EHS_Pos	inc/lpc18xx.h	19170;"	d
SCU_SFSP1_19_EPD_Msk	inc/lpc18xx.h	19167;"	d
SCU_SFSP1_19_EPD_Pos	inc/lpc18xx.h	19166;"	d
SCU_SFSP1_19_EPUN_Msk	inc/lpc18xx.h	19169;"	d
SCU_SFSP1_19_EPUN_Pos	inc/lpc18xx.h	19168;"	d
SCU_SFSP1_19_EZI_Msk	inc/lpc18xx.h	19173;"	d
SCU_SFSP1_19_EZI_Pos	inc/lpc18xx.h	19172;"	d
SCU_SFSP1_19_MODE_Msk	inc/lpc18xx.h	19165;"	d
SCU_SFSP1_19_MODE_Pos	inc/lpc18xx.h	19164;"	d
SCU_SFSP1_1_EHD_Msk	inc/lpc18xx.h	18923;"	d
SCU_SFSP1_1_EHD_Pos	inc/lpc18xx.h	18922;"	d
SCU_SFSP1_1_EHS_Msk	inc/lpc18xx.h	18919;"	d
SCU_SFSP1_1_EHS_Pos	inc/lpc18xx.h	18918;"	d
SCU_SFSP1_1_EPD_Msk	inc/lpc18xx.h	18915;"	d
SCU_SFSP1_1_EPD_Pos	inc/lpc18xx.h	18914;"	d
SCU_SFSP1_1_EPUN_Msk	inc/lpc18xx.h	18917;"	d
SCU_SFSP1_1_EPUN_Pos	inc/lpc18xx.h	18916;"	d
SCU_SFSP1_1_EZI_Msk	inc/lpc18xx.h	18921;"	d
SCU_SFSP1_1_EZI_Pos	inc/lpc18xx.h	18920;"	d
SCU_SFSP1_1_MODE_Msk	inc/lpc18xx.h	18913;"	d
SCU_SFSP1_1_MODE_Pos	inc/lpc18xx.h	18912;"	d
SCU_SFSP1_20_EHD_Msk	inc/lpc18xx.h	19189;"	d
SCU_SFSP1_20_EHD_Pos	inc/lpc18xx.h	19188;"	d
SCU_SFSP1_20_EHS_Msk	inc/lpc18xx.h	19185;"	d
SCU_SFSP1_20_EHS_Pos	inc/lpc18xx.h	19184;"	d
SCU_SFSP1_20_EPD_Msk	inc/lpc18xx.h	19181;"	d
SCU_SFSP1_20_EPD_Pos	inc/lpc18xx.h	19180;"	d
SCU_SFSP1_20_EPUN_Msk	inc/lpc18xx.h	19183;"	d
SCU_SFSP1_20_EPUN_Pos	inc/lpc18xx.h	19182;"	d
SCU_SFSP1_20_EZI_Msk	inc/lpc18xx.h	19187;"	d
SCU_SFSP1_20_EZI_Pos	inc/lpc18xx.h	19186;"	d
SCU_SFSP1_20_MODE_Msk	inc/lpc18xx.h	19179;"	d
SCU_SFSP1_20_MODE_Pos	inc/lpc18xx.h	19178;"	d
SCU_SFSP1_2_EHD_Msk	inc/lpc18xx.h	18937;"	d
SCU_SFSP1_2_EHD_Pos	inc/lpc18xx.h	18936;"	d
SCU_SFSP1_2_EHS_Msk	inc/lpc18xx.h	18933;"	d
SCU_SFSP1_2_EHS_Pos	inc/lpc18xx.h	18932;"	d
SCU_SFSP1_2_EPD_Msk	inc/lpc18xx.h	18929;"	d
SCU_SFSP1_2_EPD_Pos	inc/lpc18xx.h	18928;"	d
SCU_SFSP1_2_EPUN_Msk	inc/lpc18xx.h	18931;"	d
SCU_SFSP1_2_EPUN_Pos	inc/lpc18xx.h	18930;"	d
SCU_SFSP1_2_EZI_Msk	inc/lpc18xx.h	18935;"	d
SCU_SFSP1_2_EZI_Pos	inc/lpc18xx.h	18934;"	d
SCU_SFSP1_2_MODE_Msk	inc/lpc18xx.h	18927;"	d
SCU_SFSP1_2_MODE_Pos	inc/lpc18xx.h	18926;"	d
SCU_SFSP1_3_EHD_Msk	inc/lpc18xx.h	18951;"	d
SCU_SFSP1_3_EHD_Pos	inc/lpc18xx.h	18950;"	d
SCU_SFSP1_3_EHS_Msk	inc/lpc18xx.h	18947;"	d
SCU_SFSP1_3_EHS_Pos	inc/lpc18xx.h	18946;"	d
SCU_SFSP1_3_EPD_Msk	inc/lpc18xx.h	18943;"	d
SCU_SFSP1_3_EPD_Pos	inc/lpc18xx.h	18942;"	d
SCU_SFSP1_3_EPUN_Msk	inc/lpc18xx.h	18945;"	d
SCU_SFSP1_3_EPUN_Pos	inc/lpc18xx.h	18944;"	d
SCU_SFSP1_3_EZI_Msk	inc/lpc18xx.h	18949;"	d
SCU_SFSP1_3_EZI_Pos	inc/lpc18xx.h	18948;"	d
SCU_SFSP1_3_MODE_Msk	inc/lpc18xx.h	18941;"	d
SCU_SFSP1_3_MODE_Pos	inc/lpc18xx.h	18940;"	d
SCU_SFSP1_4_EHD_Msk	inc/lpc18xx.h	18965;"	d
SCU_SFSP1_4_EHD_Pos	inc/lpc18xx.h	18964;"	d
SCU_SFSP1_4_EHS_Msk	inc/lpc18xx.h	18961;"	d
SCU_SFSP1_4_EHS_Pos	inc/lpc18xx.h	18960;"	d
SCU_SFSP1_4_EPD_Msk	inc/lpc18xx.h	18957;"	d
SCU_SFSP1_4_EPD_Pos	inc/lpc18xx.h	18956;"	d
SCU_SFSP1_4_EPUN_Msk	inc/lpc18xx.h	18959;"	d
SCU_SFSP1_4_EPUN_Pos	inc/lpc18xx.h	18958;"	d
SCU_SFSP1_4_EZI_Msk	inc/lpc18xx.h	18963;"	d
SCU_SFSP1_4_EZI_Pos	inc/lpc18xx.h	18962;"	d
SCU_SFSP1_4_MODE_Msk	inc/lpc18xx.h	18955;"	d
SCU_SFSP1_4_MODE_Pos	inc/lpc18xx.h	18954;"	d
SCU_SFSP1_5_EHD_Msk	inc/lpc18xx.h	18979;"	d
SCU_SFSP1_5_EHD_Pos	inc/lpc18xx.h	18978;"	d
SCU_SFSP1_5_EHS_Msk	inc/lpc18xx.h	18975;"	d
SCU_SFSP1_5_EHS_Pos	inc/lpc18xx.h	18974;"	d
SCU_SFSP1_5_EPD_Msk	inc/lpc18xx.h	18971;"	d
SCU_SFSP1_5_EPD_Pos	inc/lpc18xx.h	18970;"	d
SCU_SFSP1_5_EPUN_Msk	inc/lpc18xx.h	18973;"	d
SCU_SFSP1_5_EPUN_Pos	inc/lpc18xx.h	18972;"	d
SCU_SFSP1_5_EZI_Msk	inc/lpc18xx.h	18977;"	d
SCU_SFSP1_5_EZI_Pos	inc/lpc18xx.h	18976;"	d
SCU_SFSP1_5_MODE_Msk	inc/lpc18xx.h	18969;"	d
SCU_SFSP1_5_MODE_Pos	inc/lpc18xx.h	18968;"	d
SCU_SFSP1_6_EHD_Msk	inc/lpc18xx.h	18993;"	d
SCU_SFSP1_6_EHD_Pos	inc/lpc18xx.h	18992;"	d
SCU_SFSP1_6_EHS_Msk	inc/lpc18xx.h	18989;"	d
SCU_SFSP1_6_EHS_Pos	inc/lpc18xx.h	18988;"	d
SCU_SFSP1_6_EPD_Msk	inc/lpc18xx.h	18985;"	d
SCU_SFSP1_6_EPD_Pos	inc/lpc18xx.h	18984;"	d
SCU_SFSP1_6_EPUN_Msk	inc/lpc18xx.h	18987;"	d
SCU_SFSP1_6_EPUN_Pos	inc/lpc18xx.h	18986;"	d
SCU_SFSP1_6_EZI_Msk	inc/lpc18xx.h	18991;"	d
SCU_SFSP1_6_EZI_Pos	inc/lpc18xx.h	18990;"	d
SCU_SFSP1_6_MODE_Msk	inc/lpc18xx.h	18983;"	d
SCU_SFSP1_6_MODE_Pos	inc/lpc18xx.h	18982;"	d
SCU_SFSP1_7_EHD_Msk	inc/lpc18xx.h	19007;"	d
SCU_SFSP1_7_EHD_Pos	inc/lpc18xx.h	19006;"	d
SCU_SFSP1_7_EHS_Msk	inc/lpc18xx.h	19003;"	d
SCU_SFSP1_7_EHS_Pos	inc/lpc18xx.h	19002;"	d
SCU_SFSP1_7_EPD_Msk	inc/lpc18xx.h	18999;"	d
SCU_SFSP1_7_EPD_Pos	inc/lpc18xx.h	18998;"	d
SCU_SFSP1_7_EPUN_Msk	inc/lpc18xx.h	19001;"	d
SCU_SFSP1_7_EPUN_Pos	inc/lpc18xx.h	19000;"	d
SCU_SFSP1_7_EZI_Msk	inc/lpc18xx.h	19005;"	d
SCU_SFSP1_7_EZI_Pos	inc/lpc18xx.h	19004;"	d
SCU_SFSP1_7_MODE_Msk	inc/lpc18xx.h	18997;"	d
SCU_SFSP1_7_MODE_Pos	inc/lpc18xx.h	18996;"	d
SCU_SFSP1_8_EHD_Msk	inc/lpc18xx.h	19021;"	d
SCU_SFSP1_8_EHD_Pos	inc/lpc18xx.h	19020;"	d
SCU_SFSP1_8_EHS_Msk	inc/lpc18xx.h	19017;"	d
SCU_SFSP1_8_EHS_Pos	inc/lpc18xx.h	19016;"	d
SCU_SFSP1_8_EPD_Msk	inc/lpc18xx.h	19013;"	d
SCU_SFSP1_8_EPD_Pos	inc/lpc18xx.h	19012;"	d
SCU_SFSP1_8_EPUN_Msk	inc/lpc18xx.h	19015;"	d
SCU_SFSP1_8_EPUN_Pos	inc/lpc18xx.h	19014;"	d
SCU_SFSP1_8_EZI_Msk	inc/lpc18xx.h	19019;"	d
SCU_SFSP1_8_EZI_Pos	inc/lpc18xx.h	19018;"	d
SCU_SFSP1_8_MODE_Msk	inc/lpc18xx.h	19011;"	d
SCU_SFSP1_8_MODE_Pos	inc/lpc18xx.h	19010;"	d
SCU_SFSP1_9_EHD_Msk	inc/lpc18xx.h	19035;"	d
SCU_SFSP1_9_EHD_Pos	inc/lpc18xx.h	19034;"	d
SCU_SFSP1_9_EHS_Msk	inc/lpc18xx.h	19031;"	d
SCU_SFSP1_9_EHS_Pos	inc/lpc18xx.h	19030;"	d
SCU_SFSP1_9_EPD_Msk	inc/lpc18xx.h	19027;"	d
SCU_SFSP1_9_EPD_Pos	inc/lpc18xx.h	19026;"	d
SCU_SFSP1_9_EPUN_Msk	inc/lpc18xx.h	19029;"	d
SCU_SFSP1_9_EPUN_Pos	inc/lpc18xx.h	19028;"	d
SCU_SFSP1_9_EZI_Msk	inc/lpc18xx.h	19033;"	d
SCU_SFSP1_9_EZI_Pos	inc/lpc18xx.h	19032;"	d
SCU_SFSP1_9_MODE_Msk	inc/lpc18xx.h	19025;"	d
SCU_SFSP1_9_MODE_Pos	inc/lpc18xx.h	19024;"	d
SCU_SFSP2_0_EHD_Msk	inc/lpc18xx.h	19203;"	d
SCU_SFSP2_0_EHD_Pos	inc/lpc18xx.h	19202;"	d
SCU_SFSP2_0_EHS_Msk	inc/lpc18xx.h	19199;"	d
SCU_SFSP2_0_EHS_Pos	inc/lpc18xx.h	19198;"	d
SCU_SFSP2_0_EPD_Msk	inc/lpc18xx.h	19195;"	d
SCU_SFSP2_0_EPD_Pos	inc/lpc18xx.h	19194;"	d
SCU_SFSP2_0_EPUN_Msk	inc/lpc18xx.h	19197;"	d
SCU_SFSP2_0_EPUN_Pos	inc/lpc18xx.h	19196;"	d
SCU_SFSP2_0_EZI_Msk	inc/lpc18xx.h	19201;"	d
SCU_SFSP2_0_EZI_Pos	inc/lpc18xx.h	19200;"	d
SCU_SFSP2_0_MODE_Msk	inc/lpc18xx.h	19193;"	d
SCU_SFSP2_0_MODE_Pos	inc/lpc18xx.h	19192;"	d
SCU_SFSP2_10_EHD_Msk	inc/lpc18xx.h	19343;"	d
SCU_SFSP2_10_EHD_Pos	inc/lpc18xx.h	19342;"	d
SCU_SFSP2_10_EHS_Msk	inc/lpc18xx.h	19339;"	d
SCU_SFSP2_10_EHS_Pos	inc/lpc18xx.h	19338;"	d
SCU_SFSP2_10_EPD_Msk	inc/lpc18xx.h	19335;"	d
SCU_SFSP2_10_EPD_Pos	inc/lpc18xx.h	19334;"	d
SCU_SFSP2_10_EPUN_Msk	inc/lpc18xx.h	19337;"	d
SCU_SFSP2_10_EPUN_Pos	inc/lpc18xx.h	19336;"	d
SCU_SFSP2_10_EZI_Msk	inc/lpc18xx.h	19341;"	d
SCU_SFSP2_10_EZI_Pos	inc/lpc18xx.h	19340;"	d
SCU_SFSP2_10_MODE_Msk	inc/lpc18xx.h	19333;"	d
SCU_SFSP2_10_MODE_Pos	inc/lpc18xx.h	19332;"	d
SCU_SFSP2_11_EHD_Msk	inc/lpc18xx.h	19357;"	d
SCU_SFSP2_11_EHD_Pos	inc/lpc18xx.h	19356;"	d
SCU_SFSP2_11_EHS_Msk	inc/lpc18xx.h	19353;"	d
SCU_SFSP2_11_EHS_Pos	inc/lpc18xx.h	19352;"	d
SCU_SFSP2_11_EPD_Msk	inc/lpc18xx.h	19349;"	d
SCU_SFSP2_11_EPD_Pos	inc/lpc18xx.h	19348;"	d
SCU_SFSP2_11_EPUN_Msk	inc/lpc18xx.h	19351;"	d
SCU_SFSP2_11_EPUN_Pos	inc/lpc18xx.h	19350;"	d
SCU_SFSP2_11_EZI_Msk	inc/lpc18xx.h	19355;"	d
SCU_SFSP2_11_EZI_Pos	inc/lpc18xx.h	19354;"	d
SCU_SFSP2_11_MODE_Msk	inc/lpc18xx.h	19347;"	d
SCU_SFSP2_11_MODE_Pos	inc/lpc18xx.h	19346;"	d
SCU_SFSP2_12_EHD_Msk	inc/lpc18xx.h	19371;"	d
SCU_SFSP2_12_EHD_Pos	inc/lpc18xx.h	19370;"	d
SCU_SFSP2_12_EHS_Msk	inc/lpc18xx.h	19367;"	d
SCU_SFSP2_12_EHS_Pos	inc/lpc18xx.h	19366;"	d
SCU_SFSP2_12_EPD_Msk	inc/lpc18xx.h	19363;"	d
SCU_SFSP2_12_EPD_Pos	inc/lpc18xx.h	19362;"	d
SCU_SFSP2_12_EPUN_Msk	inc/lpc18xx.h	19365;"	d
SCU_SFSP2_12_EPUN_Pos	inc/lpc18xx.h	19364;"	d
SCU_SFSP2_12_EZI_Msk	inc/lpc18xx.h	19369;"	d
SCU_SFSP2_12_EZI_Pos	inc/lpc18xx.h	19368;"	d
SCU_SFSP2_12_MODE_Msk	inc/lpc18xx.h	19361;"	d
SCU_SFSP2_12_MODE_Pos	inc/lpc18xx.h	19360;"	d
SCU_SFSP2_13_EHD_Msk	inc/lpc18xx.h	19385;"	d
SCU_SFSP2_13_EHD_Pos	inc/lpc18xx.h	19384;"	d
SCU_SFSP2_13_EHS_Msk	inc/lpc18xx.h	19381;"	d
SCU_SFSP2_13_EHS_Pos	inc/lpc18xx.h	19380;"	d
SCU_SFSP2_13_EPD_Msk	inc/lpc18xx.h	19377;"	d
SCU_SFSP2_13_EPD_Pos	inc/lpc18xx.h	19376;"	d
SCU_SFSP2_13_EPUN_Msk	inc/lpc18xx.h	19379;"	d
SCU_SFSP2_13_EPUN_Pos	inc/lpc18xx.h	19378;"	d
SCU_SFSP2_13_EZI_Msk	inc/lpc18xx.h	19383;"	d
SCU_SFSP2_13_EZI_Pos	inc/lpc18xx.h	19382;"	d
SCU_SFSP2_13_MODE_Msk	inc/lpc18xx.h	19375;"	d
SCU_SFSP2_13_MODE_Pos	inc/lpc18xx.h	19374;"	d
SCU_SFSP2_1_EHD_Msk	inc/lpc18xx.h	19217;"	d
SCU_SFSP2_1_EHD_Pos	inc/lpc18xx.h	19216;"	d
SCU_SFSP2_1_EHS_Msk	inc/lpc18xx.h	19213;"	d
SCU_SFSP2_1_EHS_Pos	inc/lpc18xx.h	19212;"	d
SCU_SFSP2_1_EPD_Msk	inc/lpc18xx.h	19209;"	d
SCU_SFSP2_1_EPD_Pos	inc/lpc18xx.h	19208;"	d
SCU_SFSP2_1_EPUN_Msk	inc/lpc18xx.h	19211;"	d
SCU_SFSP2_1_EPUN_Pos	inc/lpc18xx.h	19210;"	d
SCU_SFSP2_1_EZI_Msk	inc/lpc18xx.h	19215;"	d
SCU_SFSP2_1_EZI_Pos	inc/lpc18xx.h	19214;"	d
SCU_SFSP2_1_MODE_Msk	inc/lpc18xx.h	19207;"	d
SCU_SFSP2_1_MODE_Pos	inc/lpc18xx.h	19206;"	d
SCU_SFSP2_2_EHD_Msk	inc/lpc18xx.h	19231;"	d
SCU_SFSP2_2_EHD_Pos	inc/lpc18xx.h	19230;"	d
SCU_SFSP2_2_EHS_Msk	inc/lpc18xx.h	19227;"	d
SCU_SFSP2_2_EHS_Pos	inc/lpc18xx.h	19226;"	d
SCU_SFSP2_2_EPD_Msk	inc/lpc18xx.h	19223;"	d
SCU_SFSP2_2_EPD_Pos	inc/lpc18xx.h	19222;"	d
SCU_SFSP2_2_EPUN_Msk	inc/lpc18xx.h	19225;"	d
SCU_SFSP2_2_EPUN_Pos	inc/lpc18xx.h	19224;"	d
SCU_SFSP2_2_EZI_Msk	inc/lpc18xx.h	19229;"	d
SCU_SFSP2_2_EZI_Pos	inc/lpc18xx.h	19228;"	d
SCU_SFSP2_2_MODE_Msk	inc/lpc18xx.h	19221;"	d
SCU_SFSP2_2_MODE_Pos	inc/lpc18xx.h	19220;"	d
SCU_SFSP2_3_EHD_Msk	inc/lpc18xx.h	19245;"	d
SCU_SFSP2_3_EHD_Pos	inc/lpc18xx.h	19244;"	d
SCU_SFSP2_3_EHS_Msk	inc/lpc18xx.h	19241;"	d
SCU_SFSP2_3_EHS_Pos	inc/lpc18xx.h	19240;"	d
SCU_SFSP2_3_EPD_Msk	inc/lpc18xx.h	19237;"	d
SCU_SFSP2_3_EPD_Pos	inc/lpc18xx.h	19236;"	d
SCU_SFSP2_3_EPUN_Msk	inc/lpc18xx.h	19239;"	d
SCU_SFSP2_3_EPUN_Pos	inc/lpc18xx.h	19238;"	d
SCU_SFSP2_3_EZI_Msk	inc/lpc18xx.h	19243;"	d
SCU_SFSP2_3_EZI_Pos	inc/lpc18xx.h	19242;"	d
SCU_SFSP2_3_MODE_Msk	inc/lpc18xx.h	19235;"	d
SCU_SFSP2_3_MODE_Pos	inc/lpc18xx.h	19234;"	d
SCU_SFSP2_4_EHD_Msk	inc/lpc18xx.h	19259;"	d
SCU_SFSP2_4_EHD_Pos	inc/lpc18xx.h	19258;"	d
SCU_SFSP2_4_EHS_Msk	inc/lpc18xx.h	19255;"	d
SCU_SFSP2_4_EHS_Pos	inc/lpc18xx.h	19254;"	d
SCU_SFSP2_4_EPD_Msk	inc/lpc18xx.h	19251;"	d
SCU_SFSP2_4_EPD_Pos	inc/lpc18xx.h	19250;"	d
SCU_SFSP2_4_EPUN_Msk	inc/lpc18xx.h	19253;"	d
SCU_SFSP2_4_EPUN_Pos	inc/lpc18xx.h	19252;"	d
SCU_SFSP2_4_EZI_Msk	inc/lpc18xx.h	19257;"	d
SCU_SFSP2_4_EZI_Pos	inc/lpc18xx.h	19256;"	d
SCU_SFSP2_4_MODE_Msk	inc/lpc18xx.h	19249;"	d
SCU_SFSP2_4_MODE_Pos	inc/lpc18xx.h	19248;"	d
SCU_SFSP2_5_EHD_Msk	inc/lpc18xx.h	19273;"	d
SCU_SFSP2_5_EHD_Pos	inc/lpc18xx.h	19272;"	d
SCU_SFSP2_5_EHS_Msk	inc/lpc18xx.h	19269;"	d
SCU_SFSP2_5_EHS_Pos	inc/lpc18xx.h	19268;"	d
SCU_SFSP2_5_EPD_Msk	inc/lpc18xx.h	19265;"	d
SCU_SFSP2_5_EPD_Pos	inc/lpc18xx.h	19264;"	d
SCU_SFSP2_5_EPUN_Msk	inc/lpc18xx.h	19267;"	d
SCU_SFSP2_5_EPUN_Pos	inc/lpc18xx.h	19266;"	d
SCU_SFSP2_5_EZI_Msk	inc/lpc18xx.h	19271;"	d
SCU_SFSP2_5_EZI_Pos	inc/lpc18xx.h	19270;"	d
SCU_SFSP2_5_MODE_Msk	inc/lpc18xx.h	19263;"	d
SCU_SFSP2_5_MODE_Pos	inc/lpc18xx.h	19262;"	d
SCU_SFSP2_6_EHD_Msk	inc/lpc18xx.h	19287;"	d
SCU_SFSP2_6_EHD_Pos	inc/lpc18xx.h	19286;"	d
SCU_SFSP2_6_EHS_Msk	inc/lpc18xx.h	19283;"	d
SCU_SFSP2_6_EHS_Pos	inc/lpc18xx.h	19282;"	d
SCU_SFSP2_6_EPD_Msk	inc/lpc18xx.h	19279;"	d
SCU_SFSP2_6_EPD_Pos	inc/lpc18xx.h	19278;"	d
SCU_SFSP2_6_EPUN_Msk	inc/lpc18xx.h	19281;"	d
SCU_SFSP2_6_EPUN_Pos	inc/lpc18xx.h	19280;"	d
SCU_SFSP2_6_EZI_Msk	inc/lpc18xx.h	19285;"	d
SCU_SFSP2_6_EZI_Pos	inc/lpc18xx.h	19284;"	d
SCU_SFSP2_6_MODE_Msk	inc/lpc18xx.h	19277;"	d
SCU_SFSP2_6_MODE_Pos	inc/lpc18xx.h	19276;"	d
SCU_SFSP2_7_EHD_Msk	inc/lpc18xx.h	19301;"	d
SCU_SFSP2_7_EHD_Pos	inc/lpc18xx.h	19300;"	d
SCU_SFSP2_7_EHS_Msk	inc/lpc18xx.h	19297;"	d
SCU_SFSP2_7_EHS_Pos	inc/lpc18xx.h	19296;"	d
SCU_SFSP2_7_EPD_Msk	inc/lpc18xx.h	19293;"	d
SCU_SFSP2_7_EPD_Pos	inc/lpc18xx.h	19292;"	d
SCU_SFSP2_7_EPUN_Msk	inc/lpc18xx.h	19295;"	d
SCU_SFSP2_7_EPUN_Pos	inc/lpc18xx.h	19294;"	d
SCU_SFSP2_7_EZI_Msk	inc/lpc18xx.h	19299;"	d
SCU_SFSP2_7_EZI_Pos	inc/lpc18xx.h	19298;"	d
SCU_SFSP2_7_MODE_Msk	inc/lpc18xx.h	19291;"	d
SCU_SFSP2_7_MODE_Pos	inc/lpc18xx.h	19290;"	d
SCU_SFSP2_8_EHD_Msk	inc/lpc18xx.h	19315;"	d
SCU_SFSP2_8_EHD_Pos	inc/lpc18xx.h	19314;"	d
SCU_SFSP2_8_EHS_Msk	inc/lpc18xx.h	19311;"	d
SCU_SFSP2_8_EHS_Pos	inc/lpc18xx.h	19310;"	d
SCU_SFSP2_8_EPD_Msk	inc/lpc18xx.h	19307;"	d
SCU_SFSP2_8_EPD_Pos	inc/lpc18xx.h	19306;"	d
SCU_SFSP2_8_EPUN_Msk	inc/lpc18xx.h	19309;"	d
SCU_SFSP2_8_EPUN_Pos	inc/lpc18xx.h	19308;"	d
SCU_SFSP2_8_EZI_Msk	inc/lpc18xx.h	19313;"	d
SCU_SFSP2_8_EZI_Pos	inc/lpc18xx.h	19312;"	d
SCU_SFSP2_8_MODE_Msk	inc/lpc18xx.h	19305;"	d
SCU_SFSP2_8_MODE_Pos	inc/lpc18xx.h	19304;"	d
SCU_SFSP2_9_EHD_Msk	inc/lpc18xx.h	19329;"	d
SCU_SFSP2_9_EHD_Pos	inc/lpc18xx.h	19328;"	d
SCU_SFSP2_9_EHS_Msk	inc/lpc18xx.h	19325;"	d
SCU_SFSP2_9_EHS_Pos	inc/lpc18xx.h	19324;"	d
SCU_SFSP2_9_EPD_Msk	inc/lpc18xx.h	19321;"	d
SCU_SFSP2_9_EPD_Pos	inc/lpc18xx.h	19320;"	d
SCU_SFSP2_9_EPUN_Msk	inc/lpc18xx.h	19323;"	d
SCU_SFSP2_9_EPUN_Pos	inc/lpc18xx.h	19322;"	d
SCU_SFSP2_9_EZI_Msk	inc/lpc18xx.h	19327;"	d
SCU_SFSP2_9_EZI_Pos	inc/lpc18xx.h	19326;"	d
SCU_SFSP2_9_MODE_Msk	inc/lpc18xx.h	19319;"	d
SCU_SFSP2_9_MODE_Pos	inc/lpc18xx.h	19318;"	d
SCU_SFSP3_0_EHD_Msk	inc/lpc18xx.h	19399;"	d
SCU_SFSP3_0_EHD_Pos	inc/lpc18xx.h	19398;"	d
SCU_SFSP3_0_EHS_Msk	inc/lpc18xx.h	19395;"	d
SCU_SFSP3_0_EHS_Pos	inc/lpc18xx.h	19394;"	d
SCU_SFSP3_0_EPD_Msk	inc/lpc18xx.h	19391;"	d
SCU_SFSP3_0_EPD_Pos	inc/lpc18xx.h	19390;"	d
SCU_SFSP3_0_EPUN_Msk	inc/lpc18xx.h	19393;"	d
SCU_SFSP3_0_EPUN_Pos	inc/lpc18xx.h	19392;"	d
SCU_SFSP3_0_EZI_Msk	inc/lpc18xx.h	19397;"	d
SCU_SFSP3_0_EZI_Pos	inc/lpc18xx.h	19396;"	d
SCU_SFSP3_0_MODE_Msk	inc/lpc18xx.h	19389;"	d
SCU_SFSP3_0_MODE_Pos	inc/lpc18xx.h	19388;"	d
SCU_SFSP3_1_EHD_Msk	inc/lpc18xx.h	19413;"	d
SCU_SFSP3_1_EHD_Pos	inc/lpc18xx.h	19412;"	d
SCU_SFSP3_1_EHS_Msk	inc/lpc18xx.h	19409;"	d
SCU_SFSP3_1_EHS_Pos	inc/lpc18xx.h	19408;"	d
SCU_SFSP3_1_EPD_Msk	inc/lpc18xx.h	19405;"	d
SCU_SFSP3_1_EPD_Pos	inc/lpc18xx.h	19404;"	d
SCU_SFSP3_1_EPUN_Msk	inc/lpc18xx.h	19407;"	d
SCU_SFSP3_1_EPUN_Pos	inc/lpc18xx.h	19406;"	d
SCU_SFSP3_1_EZI_Msk	inc/lpc18xx.h	19411;"	d
SCU_SFSP3_1_EZI_Pos	inc/lpc18xx.h	19410;"	d
SCU_SFSP3_1_MODE_Msk	inc/lpc18xx.h	19403;"	d
SCU_SFSP3_1_MODE_Pos	inc/lpc18xx.h	19402;"	d
SCU_SFSP3_2_EHD_Msk	inc/lpc18xx.h	19427;"	d
SCU_SFSP3_2_EHD_Pos	inc/lpc18xx.h	19426;"	d
SCU_SFSP3_2_EHS_Msk	inc/lpc18xx.h	19423;"	d
SCU_SFSP3_2_EHS_Pos	inc/lpc18xx.h	19422;"	d
SCU_SFSP3_2_EPD_Msk	inc/lpc18xx.h	19419;"	d
SCU_SFSP3_2_EPD_Pos	inc/lpc18xx.h	19418;"	d
SCU_SFSP3_2_EPUN_Msk	inc/lpc18xx.h	19421;"	d
SCU_SFSP3_2_EPUN_Pos	inc/lpc18xx.h	19420;"	d
SCU_SFSP3_2_EZI_Msk	inc/lpc18xx.h	19425;"	d
SCU_SFSP3_2_EZI_Pos	inc/lpc18xx.h	19424;"	d
SCU_SFSP3_2_MODE_Msk	inc/lpc18xx.h	19417;"	d
SCU_SFSP3_2_MODE_Pos	inc/lpc18xx.h	19416;"	d
SCU_SFSP3_3_EHD_Msk	inc/lpc18xx.h	19441;"	d
SCU_SFSP3_3_EHD_Pos	inc/lpc18xx.h	19440;"	d
SCU_SFSP3_3_EHS_Msk	inc/lpc18xx.h	19437;"	d
SCU_SFSP3_3_EHS_Pos	inc/lpc18xx.h	19436;"	d
SCU_SFSP3_3_EPD_Msk	inc/lpc18xx.h	19433;"	d
SCU_SFSP3_3_EPD_Pos	inc/lpc18xx.h	19432;"	d
SCU_SFSP3_3_EPUN_Msk	inc/lpc18xx.h	19435;"	d
SCU_SFSP3_3_EPUN_Pos	inc/lpc18xx.h	19434;"	d
SCU_SFSP3_3_EZI_Msk	inc/lpc18xx.h	19439;"	d
SCU_SFSP3_3_EZI_Pos	inc/lpc18xx.h	19438;"	d
SCU_SFSP3_3_MODE_Msk	inc/lpc18xx.h	19431;"	d
SCU_SFSP3_3_MODE_Pos	inc/lpc18xx.h	19430;"	d
SCU_SFSP3_4_EHD_Msk	inc/lpc18xx.h	19455;"	d
SCU_SFSP3_4_EHD_Pos	inc/lpc18xx.h	19454;"	d
SCU_SFSP3_4_EHS_Msk	inc/lpc18xx.h	19451;"	d
SCU_SFSP3_4_EHS_Pos	inc/lpc18xx.h	19450;"	d
SCU_SFSP3_4_EPD_Msk	inc/lpc18xx.h	19447;"	d
SCU_SFSP3_4_EPD_Pos	inc/lpc18xx.h	19446;"	d
SCU_SFSP3_4_EPUN_Msk	inc/lpc18xx.h	19449;"	d
SCU_SFSP3_4_EPUN_Pos	inc/lpc18xx.h	19448;"	d
SCU_SFSP3_4_EZI_Msk	inc/lpc18xx.h	19453;"	d
SCU_SFSP3_4_EZI_Pos	inc/lpc18xx.h	19452;"	d
SCU_SFSP3_4_MODE_Msk	inc/lpc18xx.h	19445;"	d
SCU_SFSP3_4_MODE_Pos	inc/lpc18xx.h	19444;"	d
SCU_SFSP3_5_EHD_Msk	inc/lpc18xx.h	19469;"	d
SCU_SFSP3_5_EHD_Pos	inc/lpc18xx.h	19468;"	d
SCU_SFSP3_5_EHS_Msk	inc/lpc18xx.h	19465;"	d
SCU_SFSP3_5_EHS_Pos	inc/lpc18xx.h	19464;"	d
SCU_SFSP3_5_EPD_Msk	inc/lpc18xx.h	19461;"	d
SCU_SFSP3_5_EPD_Pos	inc/lpc18xx.h	19460;"	d
SCU_SFSP3_5_EPUN_Msk	inc/lpc18xx.h	19463;"	d
SCU_SFSP3_5_EPUN_Pos	inc/lpc18xx.h	19462;"	d
SCU_SFSP3_5_EZI_Msk	inc/lpc18xx.h	19467;"	d
SCU_SFSP3_5_EZI_Pos	inc/lpc18xx.h	19466;"	d
SCU_SFSP3_5_MODE_Msk	inc/lpc18xx.h	19459;"	d
SCU_SFSP3_5_MODE_Pos	inc/lpc18xx.h	19458;"	d
SCU_SFSP3_6_EHD_Msk	inc/lpc18xx.h	19483;"	d
SCU_SFSP3_6_EHD_Pos	inc/lpc18xx.h	19482;"	d
SCU_SFSP3_6_EHS_Msk	inc/lpc18xx.h	19479;"	d
SCU_SFSP3_6_EHS_Pos	inc/lpc18xx.h	19478;"	d
SCU_SFSP3_6_EPD_Msk	inc/lpc18xx.h	19475;"	d
SCU_SFSP3_6_EPD_Pos	inc/lpc18xx.h	19474;"	d
SCU_SFSP3_6_EPUN_Msk	inc/lpc18xx.h	19477;"	d
SCU_SFSP3_6_EPUN_Pos	inc/lpc18xx.h	19476;"	d
SCU_SFSP3_6_EZI_Msk	inc/lpc18xx.h	19481;"	d
SCU_SFSP3_6_EZI_Pos	inc/lpc18xx.h	19480;"	d
SCU_SFSP3_6_MODE_Msk	inc/lpc18xx.h	19473;"	d
SCU_SFSP3_6_MODE_Pos	inc/lpc18xx.h	19472;"	d
SCU_SFSP3_7_EHD_Msk	inc/lpc18xx.h	19497;"	d
SCU_SFSP3_7_EHD_Pos	inc/lpc18xx.h	19496;"	d
SCU_SFSP3_7_EHS_Msk	inc/lpc18xx.h	19493;"	d
SCU_SFSP3_7_EHS_Pos	inc/lpc18xx.h	19492;"	d
SCU_SFSP3_7_EPD_Msk	inc/lpc18xx.h	19489;"	d
SCU_SFSP3_7_EPD_Pos	inc/lpc18xx.h	19488;"	d
SCU_SFSP3_7_EPUN_Msk	inc/lpc18xx.h	19491;"	d
SCU_SFSP3_7_EPUN_Pos	inc/lpc18xx.h	19490;"	d
SCU_SFSP3_7_EZI_Msk	inc/lpc18xx.h	19495;"	d
SCU_SFSP3_7_EZI_Pos	inc/lpc18xx.h	19494;"	d
SCU_SFSP3_7_MODE_Msk	inc/lpc18xx.h	19487;"	d
SCU_SFSP3_7_MODE_Pos	inc/lpc18xx.h	19486;"	d
SCU_SFSP3_8_EHD_Msk	inc/lpc18xx.h	19511;"	d
SCU_SFSP3_8_EHD_Pos	inc/lpc18xx.h	19510;"	d
SCU_SFSP3_8_EHS_Msk	inc/lpc18xx.h	19507;"	d
SCU_SFSP3_8_EHS_Pos	inc/lpc18xx.h	19506;"	d
SCU_SFSP3_8_EPD_Msk	inc/lpc18xx.h	19503;"	d
SCU_SFSP3_8_EPD_Pos	inc/lpc18xx.h	19502;"	d
SCU_SFSP3_8_EPUN_Msk	inc/lpc18xx.h	19505;"	d
SCU_SFSP3_8_EPUN_Pos	inc/lpc18xx.h	19504;"	d
SCU_SFSP3_8_EZI_Msk	inc/lpc18xx.h	19509;"	d
SCU_SFSP3_8_EZI_Pos	inc/lpc18xx.h	19508;"	d
SCU_SFSP3_8_MODE_Msk	inc/lpc18xx.h	19501;"	d
SCU_SFSP3_8_MODE_Pos	inc/lpc18xx.h	19500;"	d
SCU_SFSP4_0_EHD_Msk	inc/lpc18xx.h	19525;"	d
SCU_SFSP4_0_EHD_Pos	inc/lpc18xx.h	19524;"	d
SCU_SFSP4_0_EHS_Msk	inc/lpc18xx.h	19521;"	d
SCU_SFSP4_0_EHS_Pos	inc/lpc18xx.h	19520;"	d
SCU_SFSP4_0_EPD_Msk	inc/lpc18xx.h	19517;"	d
SCU_SFSP4_0_EPD_Pos	inc/lpc18xx.h	19516;"	d
SCU_SFSP4_0_EPUN_Msk	inc/lpc18xx.h	19519;"	d
SCU_SFSP4_0_EPUN_Pos	inc/lpc18xx.h	19518;"	d
SCU_SFSP4_0_EZI_Msk	inc/lpc18xx.h	19523;"	d
SCU_SFSP4_0_EZI_Pos	inc/lpc18xx.h	19522;"	d
SCU_SFSP4_0_MODE_Msk	inc/lpc18xx.h	19515;"	d
SCU_SFSP4_0_MODE_Pos	inc/lpc18xx.h	19514;"	d
SCU_SFSP4_10_EHD_Msk	inc/lpc18xx.h	19665;"	d
SCU_SFSP4_10_EHD_Pos	inc/lpc18xx.h	19664;"	d
SCU_SFSP4_10_EHS_Msk	inc/lpc18xx.h	19661;"	d
SCU_SFSP4_10_EHS_Pos	inc/lpc18xx.h	19660;"	d
SCU_SFSP4_10_EPD_Msk	inc/lpc18xx.h	19657;"	d
SCU_SFSP4_10_EPD_Pos	inc/lpc18xx.h	19656;"	d
SCU_SFSP4_10_EPUN_Msk	inc/lpc18xx.h	19659;"	d
SCU_SFSP4_10_EPUN_Pos	inc/lpc18xx.h	19658;"	d
SCU_SFSP4_10_EZI_Msk	inc/lpc18xx.h	19663;"	d
SCU_SFSP4_10_EZI_Pos	inc/lpc18xx.h	19662;"	d
SCU_SFSP4_10_MODE_Msk	inc/lpc18xx.h	19655;"	d
SCU_SFSP4_10_MODE_Pos	inc/lpc18xx.h	19654;"	d
SCU_SFSP4_1_EHD_Msk	inc/lpc18xx.h	19539;"	d
SCU_SFSP4_1_EHD_Pos	inc/lpc18xx.h	19538;"	d
SCU_SFSP4_1_EHS_Msk	inc/lpc18xx.h	19535;"	d
SCU_SFSP4_1_EHS_Pos	inc/lpc18xx.h	19534;"	d
SCU_SFSP4_1_EPD_Msk	inc/lpc18xx.h	19531;"	d
SCU_SFSP4_1_EPD_Pos	inc/lpc18xx.h	19530;"	d
SCU_SFSP4_1_EPUN_Msk	inc/lpc18xx.h	19533;"	d
SCU_SFSP4_1_EPUN_Pos	inc/lpc18xx.h	19532;"	d
SCU_SFSP4_1_EZI_Msk	inc/lpc18xx.h	19537;"	d
SCU_SFSP4_1_EZI_Pos	inc/lpc18xx.h	19536;"	d
SCU_SFSP4_1_MODE_Msk	inc/lpc18xx.h	19529;"	d
SCU_SFSP4_1_MODE_Pos	inc/lpc18xx.h	19528;"	d
SCU_SFSP4_2_EHD_Msk	inc/lpc18xx.h	19553;"	d
SCU_SFSP4_2_EHD_Pos	inc/lpc18xx.h	19552;"	d
SCU_SFSP4_2_EHS_Msk	inc/lpc18xx.h	19549;"	d
SCU_SFSP4_2_EHS_Pos	inc/lpc18xx.h	19548;"	d
SCU_SFSP4_2_EPD_Msk	inc/lpc18xx.h	19545;"	d
SCU_SFSP4_2_EPD_Pos	inc/lpc18xx.h	19544;"	d
SCU_SFSP4_2_EPUN_Msk	inc/lpc18xx.h	19547;"	d
SCU_SFSP4_2_EPUN_Pos	inc/lpc18xx.h	19546;"	d
SCU_SFSP4_2_EZI_Msk	inc/lpc18xx.h	19551;"	d
SCU_SFSP4_2_EZI_Pos	inc/lpc18xx.h	19550;"	d
SCU_SFSP4_2_MODE_Msk	inc/lpc18xx.h	19543;"	d
SCU_SFSP4_2_MODE_Pos	inc/lpc18xx.h	19542;"	d
SCU_SFSP4_3_EHD_Msk	inc/lpc18xx.h	19567;"	d
SCU_SFSP4_3_EHD_Pos	inc/lpc18xx.h	19566;"	d
SCU_SFSP4_3_EHS_Msk	inc/lpc18xx.h	19563;"	d
SCU_SFSP4_3_EHS_Pos	inc/lpc18xx.h	19562;"	d
SCU_SFSP4_3_EPD_Msk	inc/lpc18xx.h	19559;"	d
SCU_SFSP4_3_EPD_Pos	inc/lpc18xx.h	19558;"	d
SCU_SFSP4_3_EPUN_Msk	inc/lpc18xx.h	19561;"	d
SCU_SFSP4_3_EPUN_Pos	inc/lpc18xx.h	19560;"	d
SCU_SFSP4_3_EZI_Msk	inc/lpc18xx.h	19565;"	d
SCU_SFSP4_3_EZI_Pos	inc/lpc18xx.h	19564;"	d
SCU_SFSP4_3_MODE_Msk	inc/lpc18xx.h	19557;"	d
SCU_SFSP4_3_MODE_Pos	inc/lpc18xx.h	19556;"	d
SCU_SFSP4_4_EHD_Msk	inc/lpc18xx.h	19581;"	d
SCU_SFSP4_4_EHD_Pos	inc/lpc18xx.h	19580;"	d
SCU_SFSP4_4_EHS_Msk	inc/lpc18xx.h	19577;"	d
SCU_SFSP4_4_EHS_Pos	inc/lpc18xx.h	19576;"	d
SCU_SFSP4_4_EPD_Msk	inc/lpc18xx.h	19573;"	d
SCU_SFSP4_4_EPD_Pos	inc/lpc18xx.h	19572;"	d
SCU_SFSP4_4_EPUN_Msk	inc/lpc18xx.h	19575;"	d
SCU_SFSP4_4_EPUN_Pos	inc/lpc18xx.h	19574;"	d
SCU_SFSP4_4_EZI_Msk	inc/lpc18xx.h	19579;"	d
SCU_SFSP4_4_EZI_Pos	inc/lpc18xx.h	19578;"	d
SCU_SFSP4_4_MODE_Msk	inc/lpc18xx.h	19571;"	d
SCU_SFSP4_4_MODE_Pos	inc/lpc18xx.h	19570;"	d
SCU_SFSP4_5_EHD_Msk	inc/lpc18xx.h	19595;"	d
SCU_SFSP4_5_EHD_Pos	inc/lpc18xx.h	19594;"	d
SCU_SFSP4_5_EHS_Msk	inc/lpc18xx.h	19591;"	d
SCU_SFSP4_5_EHS_Pos	inc/lpc18xx.h	19590;"	d
SCU_SFSP4_5_EPD_Msk	inc/lpc18xx.h	19587;"	d
SCU_SFSP4_5_EPD_Pos	inc/lpc18xx.h	19586;"	d
SCU_SFSP4_5_EPUN_Msk	inc/lpc18xx.h	19589;"	d
SCU_SFSP4_5_EPUN_Pos	inc/lpc18xx.h	19588;"	d
SCU_SFSP4_5_EZI_Msk	inc/lpc18xx.h	19593;"	d
SCU_SFSP4_5_EZI_Pos	inc/lpc18xx.h	19592;"	d
SCU_SFSP4_5_MODE_Msk	inc/lpc18xx.h	19585;"	d
SCU_SFSP4_5_MODE_Pos	inc/lpc18xx.h	19584;"	d
SCU_SFSP4_6_EHD_Msk	inc/lpc18xx.h	19609;"	d
SCU_SFSP4_6_EHD_Pos	inc/lpc18xx.h	19608;"	d
SCU_SFSP4_6_EHS_Msk	inc/lpc18xx.h	19605;"	d
SCU_SFSP4_6_EHS_Pos	inc/lpc18xx.h	19604;"	d
SCU_SFSP4_6_EPD_Msk	inc/lpc18xx.h	19601;"	d
SCU_SFSP4_6_EPD_Pos	inc/lpc18xx.h	19600;"	d
SCU_SFSP4_6_EPUN_Msk	inc/lpc18xx.h	19603;"	d
SCU_SFSP4_6_EPUN_Pos	inc/lpc18xx.h	19602;"	d
SCU_SFSP4_6_EZI_Msk	inc/lpc18xx.h	19607;"	d
SCU_SFSP4_6_EZI_Pos	inc/lpc18xx.h	19606;"	d
SCU_SFSP4_6_MODE_Msk	inc/lpc18xx.h	19599;"	d
SCU_SFSP4_6_MODE_Pos	inc/lpc18xx.h	19598;"	d
SCU_SFSP4_7_EHD_Msk	inc/lpc18xx.h	19623;"	d
SCU_SFSP4_7_EHD_Pos	inc/lpc18xx.h	19622;"	d
SCU_SFSP4_7_EHS_Msk	inc/lpc18xx.h	19619;"	d
SCU_SFSP4_7_EHS_Pos	inc/lpc18xx.h	19618;"	d
SCU_SFSP4_7_EPD_Msk	inc/lpc18xx.h	19615;"	d
SCU_SFSP4_7_EPD_Pos	inc/lpc18xx.h	19614;"	d
SCU_SFSP4_7_EPUN_Msk	inc/lpc18xx.h	19617;"	d
SCU_SFSP4_7_EPUN_Pos	inc/lpc18xx.h	19616;"	d
SCU_SFSP4_7_EZI_Msk	inc/lpc18xx.h	19621;"	d
SCU_SFSP4_7_EZI_Pos	inc/lpc18xx.h	19620;"	d
SCU_SFSP4_7_MODE_Msk	inc/lpc18xx.h	19613;"	d
SCU_SFSP4_7_MODE_Pos	inc/lpc18xx.h	19612;"	d
SCU_SFSP4_8_EHD_Msk	inc/lpc18xx.h	19637;"	d
SCU_SFSP4_8_EHD_Pos	inc/lpc18xx.h	19636;"	d
SCU_SFSP4_8_EHS_Msk	inc/lpc18xx.h	19633;"	d
SCU_SFSP4_8_EHS_Pos	inc/lpc18xx.h	19632;"	d
SCU_SFSP4_8_EPD_Msk	inc/lpc18xx.h	19629;"	d
SCU_SFSP4_8_EPD_Pos	inc/lpc18xx.h	19628;"	d
SCU_SFSP4_8_EPUN_Msk	inc/lpc18xx.h	19631;"	d
SCU_SFSP4_8_EPUN_Pos	inc/lpc18xx.h	19630;"	d
SCU_SFSP4_8_EZI_Msk	inc/lpc18xx.h	19635;"	d
SCU_SFSP4_8_EZI_Pos	inc/lpc18xx.h	19634;"	d
SCU_SFSP4_8_MODE_Msk	inc/lpc18xx.h	19627;"	d
SCU_SFSP4_8_MODE_Pos	inc/lpc18xx.h	19626;"	d
SCU_SFSP4_9_EHD_Msk	inc/lpc18xx.h	19651;"	d
SCU_SFSP4_9_EHD_Pos	inc/lpc18xx.h	19650;"	d
SCU_SFSP4_9_EHS_Msk	inc/lpc18xx.h	19647;"	d
SCU_SFSP4_9_EHS_Pos	inc/lpc18xx.h	19646;"	d
SCU_SFSP4_9_EPD_Msk	inc/lpc18xx.h	19643;"	d
SCU_SFSP4_9_EPD_Pos	inc/lpc18xx.h	19642;"	d
SCU_SFSP4_9_EPUN_Msk	inc/lpc18xx.h	19645;"	d
SCU_SFSP4_9_EPUN_Pos	inc/lpc18xx.h	19644;"	d
SCU_SFSP4_9_EZI_Msk	inc/lpc18xx.h	19649;"	d
SCU_SFSP4_9_EZI_Pos	inc/lpc18xx.h	19648;"	d
SCU_SFSP4_9_MODE_Msk	inc/lpc18xx.h	19641;"	d
SCU_SFSP4_9_MODE_Pos	inc/lpc18xx.h	19640;"	d
SCU_SFSP5_0_EHD_Msk	inc/lpc18xx.h	19679;"	d
SCU_SFSP5_0_EHD_Pos	inc/lpc18xx.h	19678;"	d
SCU_SFSP5_0_EHS_Msk	inc/lpc18xx.h	19675;"	d
SCU_SFSP5_0_EHS_Pos	inc/lpc18xx.h	19674;"	d
SCU_SFSP5_0_EPD_Msk	inc/lpc18xx.h	19671;"	d
SCU_SFSP5_0_EPD_Pos	inc/lpc18xx.h	19670;"	d
SCU_SFSP5_0_EPUN_Msk	inc/lpc18xx.h	19673;"	d
SCU_SFSP5_0_EPUN_Pos	inc/lpc18xx.h	19672;"	d
SCU_SFSP5_0_EZI_Msk	inc/lpc18xx.h	19677;"	d
SCU_SFSP5_0_EZI_Pos	inc/lpc18xx.h	19676;"	d
SCU_SFSP5_0_MODE_Msk	inc/lpc18xx.h	19669;"	d
SCU_SFSP5_0_MODE_Pos	inc/lpc18xx.h	19668;"	d
SCU_SFSP5_1_EHD_Msk	inc/lpc18xx.h	19693;"	d
SCU_SFSP5_1_EHD_Pos	inc/lpc18xx.h	19692;"	d
SCU_SFSP5_1_EHS_Msk	inc/lpc18xx.h	19689;"	d
SCU_SFSP5_1_EHS_Pos	inc/lpc18xx.h	19688;"	d
SCU_SFSP5_1_EPD_Msk	inc/lpc18xx.h	19685;"	d
SCU_SFSP5_1_EPD_Pos	inc/lpc18xx.h	19684;"	d
SCU_SFSP5_1_EPUN_Msk	inc/lpc18xx.h	19687;"	d
SCU_SFSP5_1_EPUN_Pos	inc/lpc18xx.h	19686;"	d
SCU_SFSP5_1_EZI_Msk	inc/lpc18xx.h	19691;"	d
SCU_SFSP5_1_EZI_Pos	inc/lpc18xx.h	19690;"	d
SCU_SFSP5_1_MODE_Msk	inc/lpc18xx.h	19683;"	d
SCU_SFSP5_1_MODE_Pos	inc/lpc18xx.h	19682;"	d
SCU_SFSP5_2_EHD_Msk	inc/lpc18xx.h	19707;"	d
SCU_SFSP5_2_EHD_Pos	inc/lpc18xx.h	19706;"	d
SCU_SFSP5_2_EHS_Msk	inc/lpc18xx.h	19703;"	d
SCU_SFSP5_2_EHS_Pos	inc/lpc18xx.h	19702;"	d
SCU_SFSP5_2_EPD_Msk	inc/lpc18xx.h	19699;"	d
SCU_SFSP5_2_EPD_Pos	inc/lpc18xx.h	19698;"	d
SCU_SFSP5_2_EPUN_Msk	inc/lpc18xx.h	19701;"	d
SCU_SFSP5_2_EPUN_Pos	inc/lpc18xx.h	19700;"	d
SCU_SFSP5_2_EZI_Msk	inc/lpc18xx.h	19705;"	d
SCU_SFSP5_2_EZI_Pos	inc/lpc18xx.h	19704;"	d
SCU_SFSP5_2_MODE_Msk	inc/lpc18xx.h	19697;"	d
SCU_SFSP5_2_MODE_Pos	inc/lpc18xx.h	19696;"	d
SCU_SFSP5_3_EHD_Msk	inc/lpc18xx.h	19721;"	d
SCU_SFSP5_3_EHD_Pos	inc/lpc18xx.h	19720;"	d
SCU_SFSP5_3_EHS_Msk	inc/lpc18xx.h	19717;"	d
SCU_SFSP5_3_EHS_Pos	inc/lpc18xx.h	19716;"	d
SCU_SFSP5_3_EPD_Msk	inc/lpc18xx.h	19713;"	d
SCU_SFSP5_3_EPD_Pos	inc/lpc18xx.h	19712;"	d
SCU_SFSP5_3_EPUN_Msk	inc/lpc18xx.h	19715;"	d
SCU_SFSP5_3_EPUN_Pos	inc/lpc18xx.h	19714;"	d
SCU_SFSP5_3_EZI_Msk	inc/lpc18xx.h	19719;"	d
SCU_SFSP5_3_EZI_Pos	inc/lpc18xx.h	19718;"	d
SCU_SFSP5_3_MODE_Msk	inc/lpc18xx.h	19711;"	d
SCU_SFSP5_3_MODE_Pos	inc/lpc18xx.h	19710;"	d
SCU_SFSP5_4_EHD_Msk	inc/lpc18xx.h	19735;"	d
SCU_SFSP5_4_EHD_Pos	inc/lpc18xx.h	19734;"	d
SCU_SFSP5_4_EHS_Msk	inc/lpc18xx.h	19731;"	d
SCU_SFSP5_4_EHS_Pos	inc/lpc18xx.h	19730;"	d
SCU_SFSP5_4_EPD_Msk	inc/lpc18xx.h	19727;"	d
SCU_SFSP5_4_EPD_Pos	inc/lpc18xx.h	19726;"	d
SCU_SFSP5_4_EPUN_Msk	inc/lpc18xx.h	19729;"	d
SCU_SFSP5_4_EPUN_Pos	inc/lpc18xx.h	19728;"	d
SCU_SFSP5_4_EZI_Msk	inc/lpc18xx.h	19733;"	d
SCU_SFSP5_4_EZI_Pos	inc/lpc18xx.h	19732;"	d
SCU_SFSP5_4_MODE_Msk	inc/lpc18xx.h	19725;"	d
SCU_SFSP5_4_MODE_Pos	inc/lpc18xx.h	19724;"	d
SCU_SFSP5_5_EHD_Msk	inc/lpc18xx.h	19749;"	d
SCU_SFSP5_5_EHD_Pos	inc/lpc18xx.h	19748;"	d
SCU_SFSP5_5_EHS_Msk	inc/lpc18xx.h	19745;"	d
SCU_SFSP5_5_EHS_Pos	inc/lpc18xx.h	19744;"	d
SCU_SFSP5_5_EPD_Msk	inc/lpc18xx.h	19741;"	d
SCU_SFSP5_5_EPD_Pos	inc/lpc18xx.h	19740;"	d
SCU_SFSP5_5_EPUN_Msk	inc/lpc18xx.h	19743;"	d
SCU_SFSP5_5_EPUN_Pos	inc/lpc18xx.h	19742;"	d
SCU_SFSP5_5_EZI_Msk	inc/lpc18xx.h	19747;"	d
SCU_SFSP5_5_EZI_Pos	inc/lpc18xx.h	19746;"	d
SCU_SFSP5_5_MODE_Msk	inc/lpc18xx.h	19739;"	d
SCU_SFSP5_5_MODE_Pos	inc/lpc18xx.h	19738;"	d
SCU_SFSP5_6_EHD_Msk	inc/lpc18xx.h	19763;"	d
SCU_SFSP5_6_EHD_Pos	inc/lpc18xx.h	19762;"	d
SCU_SFSP5_6_EHS_Msk	inc/lpc18xx.h	19759;"	d
SCU_SFSP5_6_EHS_Pos	inc/lpc18xx.h	19758;"	d
SCU_SFSP5_6_EPD_Msk	inc/lpc18xx.h	19755;"	d
SCU_SFSP5_6_EPD_Pos	inc/lpc18xx.h	19754;"	d
SCU_SFSP5_6_EPUN_Msk	inc/lpc18xx.h	19757;"	d
SCU_SFSP5_6_EPUN_Pos	inc/lpc18xx.h	19756;"	d
SCU_SFSP5_6_EZI_Msk	inc/lpc18xx.h	19761;"	d
SCU_SFSP5_6_EZI_Pos	inc/lpc18xx.h	19760;"	d
SCU_SFSP5_6_MODE_Msk	inc/lpc18xx.h	19753;"	d
SCU_SFSP5_6_MODE_Pos	inc/lpc18xx.h	19752;"	d
SCU_SFSP5_7_EHD_Msk	inc/lpc18xx.h	19777;"	d
SCU_SFSP5_7_EHD_Pos	inc/lpc18xx.h	19776;"	d
SCU_SFSP5_7_EHS_Msk	inc/lpc18xx.h	19773;"	d
SCU_SFSP5_7_EHS_Pos	inc/lpc18xx.h	19772;"	d
SCU_SFSP5_7_EPD_Msk	inc/lpc18xx.h	19769;"	d
SCU_SFSP5_7_EPD_Pos	inc/lpc18xx.h	19768;"	d
SCU_SFSP5_7_EPUN_Msk	inc/lpc18xx.h	19771;"	d
SCU_SFSP5_7_EPUN_Pos	inc/lpc18xx.h	19770;"	d
SCU_SFSP5_7_EZI_Msk	inc/lpc18xx.h	19775;"	d
SCU_SFSP5_7_EZI_Pos	inc/lpc18xx.h	19774;"	d
SCU_SFSP5_7_MODE_Msk	inc/lpc18xx.h	19767;"	d
SCU_SFSP5_7_MODE_Pos	inc/lpc18xx.h	19766;"	d
SCU_SFSP6_0_EHD_Msk	inc/lpc18xx.h	19791;"	d
SCU_SFSP6_0_EHD_Pos	inc/lpc18xx.h	19790;"	d
SCU_SFSP6_0_EHS_Msk	inc/lpc18xx.h	19787;"	d
SCU_SFSP6_0_EHS_Pos	inc/lpc18xx.h	19786;"	d
SCU_SFSP6_0_EPD_Msk	inc/lpc18xx.h	19783;"	d
SCU_SFSP6_0_EPD_Pos	inc/lpc18xx.h	19782;"	d
SCU_SFSP6_0_EPUN_Msk	inc/lpc18xx.h	19785;"	d
SCU_SFSP6_0_EPUN_Pos	inc/lpc18xx.h	19784;"	d
SCU_SFSP6_0_EZI_Msk	inc/lpc18xx.h	19789;"	d
SCU_SFSP6_0_EZI_Pos	inc/lpc18xx.h	19788;"	d
SCU_SFSP6_0_MODE_Msk	inc/lpc18xx.h	19781;"	d
SCU_SFSP6_0_MODE_Pos	inc/lpc18xx.h	19780;"	d
SCU_SFSP6_10_EHD_Msk	inc/lpc18xx.h	19931;"	d
SCU_SFSP6_10_EHD_Pos	inc/lpc18xx.h	19930;"	d
SCU_SFSP6_10_EHS_Msk	inc/lpc18xx.h	19927;"	d
SCU_SFSP6_10_EHS_Pos	inc/lpc18xx.h	19926;"	d
SCU_SFSP6_10_EPD_Msk	inc/lpc18xx.h	19923;"	d
SCU_SFSP6_10_EPD_Pos	inc/lpc18xx.h	19922;"	d
SCU_SFSP6_10_EPUN_Msk	inc/lpc18xx.h	19925;"	d
SCU_SFSP6_10_EPUN_Pos	inc/lpc18xx.h	19924;"	d
SCU_SFSP6_10_EZI_Msk	inc/lpc18xx.h	19929;"	d
SCU_SFSP6_10_EZI_Pos	inc/lpc18xx.h	19928;"	d
SCU_SFSP6_10_MODE_Msk	inc/lpc18xx.h	19921;"	d
SCU_SFSP6_10_MODE_Pos	inc/lpc18xx.h	19920;"	d
SCU_SFSP6_11_EHD_Msk	inc/lpc18xx.h	19945;"	d
SCU_SFSP6_11_EHD_Pos	inc/lpc18xx.h	19944;"	d
SCU_SFSP6_11_EHS_Msk	inc/lpc18xx.h	19941;"	d
SCU_SFSP6_11_EHS_Pos	inc/lpc18xx.h	19940;"	d
SCU_SFSP6_11_EPD_Msk	inc/lpc18xx.h	19937;"	d
SCU_SFSP6_11_EPD_Pos	inc/lpc18xx.h	19936;"	d
SCU_SFSP6_11_EPUN_Msk	inc/lpc18xx.h	19939;"	d
SCU_SFSP6_11_EPUN_Pos	inc/lpc18xx.h	19938;"	d
SCU_SFSP6_11_EZI_Msk	inc/lpc18xx.h	19943;"	d
SCU_SFSP6_11_EZI_Pos	inc/lpc18xx.h	19942;"	d
SCU_SFSP6_11_MODE_Msk	inc/lpc18xx.h	19935;"	d
SCU_SFSP6_11_MODE_Pos	inc/lpc18xx.h	19934;"	d
SCU_SFSP6_12_EHD_Msk	inc/lpc18xx.h	19959;"	d
SCU_SFSP6_12_EHD_Pos	inc/lpc18xx.h	19958;"	d
SCU_SFSP6_12_EHS_Msk	inc/lpc18xx.h	19955;"	d
SCU_SFSP6_12_EHS_Pos	inc/lpc18xx.h	19954;"	d
SCU_SFSP6_12_EPD_Msk	inc/lpc18xx.h	19951;"	d
SCU_SFSP6_12_EPD_Pos	inc/lpc18xx.h	19950;"	d
SCU_SFSP6_12_EPUN_Msk	inc/lpc18xx.h	19953;"	d
SCU_SFSP6_12_EPUN_Pos	inc/lpc18xx.h	19952;"	d
SCU_SFSP6_12_EZI_Msk	inc/lpc18xx.h	19957;"	d
SCU_SFSP6_12_EZI_Pos	inc/lpc18xx.h	19956;"	d
SCU_SFSP6_12_MODE_Msk	inc/lpc18xx.h	19949;"	d
SCU_SFSP6_12_MODE_Pos	inc/lpc18xx.h	19948;"	d
SCU_SFSP6_1_EHD_Msk	inc/lpc18xx.h	19805;"	d
SCU_SFSP6_1_EHD_Pos	inc/lpc18xx.h	19804;"	d
SCU_SFSP6_1_EHS_Msk	inc/lpc18xx.h	19801;"	d
SCU_SFSP6_1_EHS_Pos	inc/lpc18xx.h	19800;"	d
SCU_SFSP6_1_EPD_Msk	inc/lpc18xx.h	19797;"	d
SCU_SFSP6_1_EPD_Pos	inc/lpc18xx.h	19796;"	d
SCU_SFSP6_1_EPUN_Msk	inc/lpc18xx.h	19799;"	d
SCU_SFSP6_1_EPUN_Pos	inc/lpc18xx.h	19798;"	d
SCU_SFSP6_1_EZI_Msk	inc/lpc18xx.h	19803;"	d
SCU_SFSP6_1_EZI_Pos	inc/lpc18xx.h	19802;"	d
SCU_SFSP6_1_MODE_Msk	inc/lpc18xx.h	19795;"	d
SCU_SFSP6_1_MODE_Pos	inc/lpc18xx.h	19794;"	d
SCU_SFSP6_2_EHD_Msk	inc/lpc18xx.h	19819;"	d
SCU_SFSP6_2_EHD_Pos	inc/lpc18xx.h	19818;"	d
SCU_SFSP6_2_EHS_Msk	inc/lpc18xx.h	19815;"	d
SCU_SFSP6_2_EHS_Pos	inc/lpc18xx.h	19814;"	d
SCU_SFSP6_2_EPD_Msk	inc/lpc18xx.h	19811;"	d
SCU_SFSP6_2_EPD_Pos	inc/lpc18xx.h	19810;"	d
SCU_SFSP6_2_EPUN_Msk	inc/lpc18xx.h	19813;"	d
SCU_SFSP6_2_EPUN_Pos	inc/lpc18xx.h	19812;"	d
SCU_SFSP6_2_EZI_Msk	inc/lpc18xx.h	19817;"	d
SCU_SFSP6_2_EZI_Pos	inc/lpc18xx.h	19816;"	d
SCU_SFSP6_2_MODE_Msk	inc/lpc18xx.h	19809;"	d
SCU_SFSP6_2_MODE_Pos	inc/lpc18xx.h	19808;"	d
SCU_SFSP6_3_EHD_Msk	inc/lpc18xx.h	19833;"	d
SCU_SFSP6_3_EHD_Pos	inc/lpc18xx.h	19832;"	d
SCU_SFSP6_3_EHS_Msk	inc/lpc18xx.h	19829;"	d
SCU_SFSP6_3_EHS_Pos	inc/lpc18xx.h	19828;"	d
SCU_SFSP6_3_EPD_Msk	inc/lpc18xx.h	19825;"	d
SCU_SFSP6_3_EPD_Pos	inc/lpc18xx.h	19824;"	d
SCU_SFSP6_3_EPUN_Msk	inc/lpc18xx.h	19827;"	d
SCU_SFSP6_3_EPUN_Pos	inc/lpc18xx.h	19826;"	d
SCU_SFSP6_3_EZI_Msk	inc/lpc18xx.h	19831;"	d
SCU_SFSP6_3_EZI_Pos	inc/lpc18xx.h	19830;"	d
SCU_SFSP6_3_MODE_Msk	inc/lpc18xx.h	19823;"	d
SCU_SFSP6_3_MODE_Pos	inc/lpc18xx.h	19822;"	d
SCU_SFSP6_4_EHD_Msk	inc/lpc18xx.h	19847;"	d
SCU_SFSP6_4_EHD_Pos	inc/lpc18xx.h	19846;"	d
SCU_SFSP6_4_EHS_Msk	inc/lpc18xx.h	19843;"	d
SCU_SFSP6_4_EHS_Pos	inc/lpc18xx.h	19842;"	d
SCU_SFSP6_4_EPD_Msk	inc/lpc18xx.h	19839;"	d
SCU_SFSP6_4_EPD_Pos	inc/lpc18xx.h	19838;"	d
SCU_SFSP6_4_EPUN_Msk	inc/lpc18xx.h	19841;"	d
SCU_SFSP6_4_EPUN_Pos	inc/lpc18xx.h	19840;"	d
SCU_SFSP6_4_EZI_Msk	inc/lpc18xx.h	19845;"	d
SCU_SFSP6_4_EZI_Pos	inc/lpc18xx.h	19844;"	d
SCU_SFSP6_4_MODE_Msk	inc/lpc18xx.h	19837;"	d
SCU_SFSP6_4_MODE_Pos	inc/lpc18xx.h	19836;"	d
SCU_SFSP6_5_EHD_Msk	inc/lpc18xx.h	19861;"	d
SCU_SFSP6_5_EHD_Pos	inc/lpc18xx.h	19860;"	d
SCU_SFSP6_5_EHS_Msk	inc/lpc18xx.h	19857;"	d
SCU_SFSP6_5_EHS_Pos	inc/lpc18xx.h	19856;"	d
SCU_SFSP6_5_EPD_Msk	inc/lpc18xx.h	19853;"	d
SCU_SFSP6_5_EPD_Pos	inc/lpc18xx.h	19852;"	d
SCU_SFSP6_5_EPUN_Msk	inc/lpc18xx.h	19855;"	d
SCU_SFSP6_5_EPUN_Pos	inc/lpc18xx.h	19854;"	d
SCU_SFSP6_5_EZI_Msk	inc/lpc18xx.h	19859;"	d
SCU_SFSP6_5_EZI_Pos	inc/lpc18xx.h	19858;"	d
SCU_SFSP6_5_MODE_Msk	inc/lpc18xx.h	19851;"	d
SCU_SFSP6_5_MODE_Pos	inc/lpc18xx.h	19850;"	d
SCU_SFSP6_6_EHD_Msk	inc/lpc18xx.h	19875;"	d
SCU_SFSP6_6_EHD_Pos	inc/lpc18xx.h	19874;"	d
SCU_SFSP6_6_EHS_Msk	inc/lpc18xx.h	19871;"	d
SCU_SFSP6_6_EHS_Pos	inc/lpc18xx.h	19870;"	d
SCU_SFSP6_6_EPD_Msk	inc/lpc18xx.h	19867;"	d
SCU_SFSP6_6_EPD_Pos	inc/lpc18xx.h	19866;"	d
SCU_SFSP6_6_EPUN_Msk	inc/lpc18xx.h	19869;"	d
SCU_SFSP6_6_EPUN_Pos	inc/lpc18xx.h	19868;"	d
SCU_SFSP6_6_EZI_Msk	inc/lpc18xx.h	19873;"	d
SCU_SFSP6_6_EZI_Pos	inc/lpc18xx.h	19872;"	d
SCU_SFSP6_6_MODE_Msk	inc/lpc18xx.h	19865;"	d
SCU_SFSP6_6_MODE_Pos	inc/lpc18xx.h	19864;"	d
SCU_SFSP6_7_EHD_Msk	inc/lpc18xx.h	19889;"	d
SCU_SFSP6_7_EHD_Pos	inc/lpc18xx.h	19888;"	d
SCU_SFSP6_7_EHS_Msk	inc/lpc18xx.h	19885;"	d
SCU_SFSP6_7_EHS_Pos	inc/lpc18xx.h	19884;"	d
SCU_SFSP6_7_EPD_Msk	inc/lpc18xx.h	19881;"	d
SCU_SFSP6_7_EPD_Pos	inc/lpc18xx.h	19880;"	d
SCU_SFSP6_7_EPUN_Msk	inc/lpc18xx.h	19883;"	d
SCU_SFSP6_7_EPUN_Pos	inc/lpc18xx.h	19882;"	d
SCU_SFSP6_7_EZI_Msk	inc/lpc18xx.h	19887;"	d
SCU_SFSP6_7_EZI_Pos	inc/lpc18xx.h	19886;"	d
SCU_SFSP6_7_MODE_Msk	inc/lpc18xx.h	19879;"	d
SCU_SFSP6_7_MODE_Pos	inc/lpc18xx.h	19878;"	d
SCU_SFSP6_8_EHD_Msk	inc/lpc18xx.h	19903;"	d
SCU_SFSP6_8_EHD_Pos	inc/lpc18xx.h	19902;"	d
SCU_SFSP6_8_EHS_Msk	inc/lpc18xx.h	19899;"	d
SCU_SFSP6_8_EHS_Pos	inc/lpc18xx.h	19898;"	d
SCU_SFSP6_8_EPD_Msk	inc/lpc18xx.h	19895;"	d
SCU_SFSP6_8_EPD_Pos	inc/lpc18xx.h	19894;"	d
SCU_SFSP6_8_EPUN_Msk	inc/lpc18xx.h	19897;"	d
SCU_SFSP6_8_EPUN_Pos	inc/lpc18xx.h	19896;"	d
SCU_SFSP6_8_EZI_Msk	inc/lpc18xx.h	19901;"	d
SCU_SFSP6_8_EZI_Pos	inc/lpc18xx.h	19900;"	d
SCU_SFSP6_8_MODE_Msk	inc/lpc18xx.h	19893;"	d
SCU_SFSP6_8_MODE_Pos	inc/lpc18xx.h	19892;"	d
SCU_SFSP6_9_EHD_Msk	inc/lpc18xx.h	19917;"	d
SCU_SFSP6_9_EHD_Pos	inc/lpc18xx.h	19916;"	d
SCU_SFSP6_9_EHS_Msk	inc/lpc18xx.h	19913;"	d
SCU_SFSP6_9_EHS_Pos	inc/lpc18xx.h	19912;"	d
SCU_SFSP6_9_EPD_Msk	inc/lpc18xx.h	19909;"	d
SCU_SFSP6_9_EPD_Pos	inc/lpc18xx.h	19908;"	d
SCU_SFSP6_9_EPUN_Msk	inc/lpc18xx.h	19911;"	d
SCU_SFSP6_9_EPUN_Pos	inc/lpc18xx.h	19910;"	d
SCU_SFSP6_9_EZI_Msk	inc/lpc18xx.h	19915;"	d
SCU_SFSP6_9_EZI_Pos	inc/lpc18xx.h	19914;"	d
SCU_SFSP6_9_MODE_Msk	inc/lpc18xx.h	19907;"	d
SCU_SFSP6_9_MODE_Pos	inc/lpc18xx.h	19906;"	d
SCU_SFSP7_0_EHD_Msk	inc/lpc18xx.h	19973;"	d
SCU_SFSP7_0_EHD_Pos	inc/lpc18xx.h	19972;"	d
SCU_SFSP7_0_EHS_Msk	inc/lpc18xx.h	19969;"	d
SCU_SFSP7_0_EHS_Pos	inc/lpc18xx.h	19968;"	d
SCU_SFSP7_0_EPD_Msk	inc/lpc18xx.h	19965;"	d
SCU_SFSP7_0_EPD_Pos	inc/lpc18xx.h	19964;"	d
SCU_SFSP7_0_EPUN_Msk	inc/lpc18xx.h	19967;"	d
SCU_SFSP7_0_EPUN_Pos	inc/lpc18xx.h	19966;"	d
SCU_SFSP7_0_EZI_Msk	inc/lpc18xx.h	19971;"	d
SCU_SFSP7_0_EZI_Pos	inc/lpc18xx.h	19970;"	d
SCU_SFSP7_0_MODE_Msk	inc/lpc18xx.h	19963;"	d
SCU_SFSP7_0_MODE_Pos	inc/lpc18xx.h	19962;"	d
SCU_SFSP7_1_EHD_Msk	inc/lpc18xx.h	19987;"	d
SCU_SFSP7_1_EHD_Pos	inc/lpc18xx.h	19986;"	d
SCU_SFSP7_1_EHS_Msk	inc/lpc18xx.h	19983;"	d
SCU_SFSP7_1_EHS_Pos	inc/lpc18xx.h	19982;"	d
SCU_SFSP7_1_EPD_Msk	inc/lpc18xx.h	19979;"	d
SCU_SFSP7_1_EPD_Pos	inc/lpc18xx.h	19978;"	d
SCU_SFSP7_1_EPUN_Msk	inc/lpc18xx.h	19981;"	d
SCU_SFSP7_1_EPUN_Pos	inc/lpc18xx.h	19980;"	d
SCU_SFSP7_1_EZI_Msk	inc/lpc18xx.h	19985;"	d
SCU_SFSP7_1_EZI_Pos	inc/lpc18xx.h	19984;"	d
SCU_SFSP7_1_MODE_Msk	inc/lpc18xx.h	19977;"	d
SCU_SFSP7_1_MODE_Pos	inc/lpc18xx.h	19976;"	d
SCU_SFSP7_2_EHD_Msk	inc/lpc18xx.h	20001;"	d
SCU_SFSP7_2_EHD_Pos	inc/lpc18xx.h	20000;"	d
SCU_SFSP7_2_EHS_Msk	inc/lpc18xx.h	19997;"	d
SCU_SFSP7_2_EHS_Pos	inc/lpc18xx.h	19996;"	d
SCU_SFSP7_2_EPD_Msk	inc/lpc18xx.h	19993;"	d
SCU_SFSP7_2_EPD_Pos	inc/lpc18xx.h	19992;"	d
SCU_SFSP7_2_EPUN_Msk	inc/lpc18xx.h	19995;"	d
SCU_SFSP7_2_EPUN_Pos	inc/lpc18xx.h	19994;"	d
SCU_SFSP7_2_EZI_Msk	inc/lpc18xx.h	19999;"	d
SCU_SFSP7_2_EZI_Pos	inc/lpc18xx.h	19998;"	d
SCU_SFSP7_2_MODE_Msk	inc/lpc18xx.h	19991;"	d
SCU_SFSP7_2_MODE_Pos	inc/lpc18xx.h	19990;"	d
SCU_SFSP7_3_EHD_Msk	inc/lpc18xx.h	20015;"	d
SCU_SFSP7_3_EHD_Pos	inc/lpc18xx.h	20014;"	d
SCU_SFSP7_3_EHS_Msk	inc/lpc18xx.h	20011;"	d
SCU_SFSP7_3_EHS_Pos	inc/lpc18xx.h	20010;"	d
SCU_SFSP7_3_EPD_Msk	inc/lpc18xx.h	20007;"	d
SCU_SFSP7_3_EPD_Pos	inc/lpc18xx.h	20006;"	d
SCU_SFSP7_3_EPUN_Msk	inc/lpc18xx.h	20009;"	d
SCU_SFSP7_3_EPUN_Pos	inc/lpc18xx.h	20008;"	d
SCU_SFSP7_3_EZI_Msk	inc/lpc18xx.h	20013;"	d
SCU_SFSP7_3_EZI_Pos	inc/lpc18xx.h	20012;"	d
SCU_SFSP7_3_MODE_Msk	inc/lpc18xx.h	20005;"	d
SCU_SFSP7_3_MODE_Pos	inc/lpc18xx.h	20004;"	d
SCU_SFSP7_4_EHD_Msk	inc/lpc18xx.h	20029;"	d
SCU_SFSP7_4_EHD_Pos	inc/lpc18xx.h	20028;"	d
SCU_SFSP7_4_EHS_Msk	inc/lpc18xx.h	20025;"	d
SCU_SFSP7_4_EHS_Pos	inc/lpc18xx.h	20024;"	d
SCU_SFSP7_4_EPD_Msk	inc/lpc18xx.h	20021;"	d
SCU_SFSP7_4_EPD_Pos	inc/lpc18xx.h	20020;"	d
SCU_SFSP7_4_EPUN_Msk	inc/lpc18xx.h	20023;"	d
SCU_SFSP7_4_EPUN_Pos	inc/lpc18xx.h	20022;"	d
SCU_SFSP7_4_EZI_Msk	inc/lpc18xx.h	20027;"	d
SCU_SFSP7_4_EZI_Pos	inc/lpc18xx.h	20026;"	d
SCU_SFSP7_4_MODE_Msk	inc/lpc18xx.h	20019;"	d
SCU_SFSP7_4_MODE_Pos	inc/lpc18xx.h	20018;"	d
SCU_SFSP7_5_EHD_Msk	inc/lpc18xx.h	20043;"	d
SCU_SFSP7_5_EHD_Pos	inc/lpc18xx.h	20042;"	d
SCU_SFSP7_5_EHS_Msk	inc/lpc18xx.h	20039;"	d
SCU_SFSP7_5_EHS_Pos	inc/lpc18xx.h	20038;"	d
SCU_SFSP7_5_EPD_Msk	inc/lpc18xx.h	20035;"	d
SCU_SFSP7_5_EPD_Pos	inc/lpc18xx.h	20034;"	d
SCU_SFSP7_5_EPUN_Msk	inc/lpc18xx.h	20037;"	d
SCU_SFSP7_5_EPUN_Pos	inc/lpc18xx.h	20036;"	d
SCU_SFSP7_5_EZI_Msk	inc/lpc18xx.h	20041;"	d
SCU_SFSP7_5_EZI_Pos	inc/lpc18xx.h	20040;"	d
SCU_SFSP7_5_MODE_Msk	inc/lpc18xx.h	20033;"	d
SCU_SFSP7_5_MODE_Pos	inc/lpc18xx.h	20032;"	d
SCU_SFSP7_6_EHD_Msk	inc/lpc18xx.h	20057;"	d
SCU_SFSP7_6_EHD_Pos	inc/lpc18xx.h	20056;"	d
SCU_SFSP7_6_EHS_Msk	inc/lpc18xx.h	20053;"	d
SCU_SFSP7_6_EHS_Pos	inc/lpc18xx.h	20052;"	d
SCU_SFSP7_6_EPD_Msk	inc/lpc18xx.h	20049;"	d
SCU_SFSP7_6_EPD_Pos	inc/lpc18xx.h	20048;"	d
SCU_SFSP7_6_EPUN_Msk	inc/lpc18xx.h	20051;"	d
SCU_SFSP7_6_EPUN_Pos	inc/lpc18xx.h	20050;"	d
SCU_SFSP7_6_EZI_Msk	inc/lpc18xx.h	20055;"	d
SCU_SFSP7_6_EZI_Pos	inc/lpc18xx.h	20054;"	d
SCU_SFSP7_6_MODE_Msk	inc/lpc18xx.h	20047;"	d
SCU_SFSP7_6_MODE_Pos	inc/lpc18xx.h	20046;"	d
SCU_SFSP7_7_EHD_Msk	inc/lpc18xx.h	20071;"	d
SCU_SFSP7_7_EHD_Pos	inc/lpc18xx.h	20070;"	d
SCU_SFSP7_7_EHS_Msk	inc/lpc18xx.h	20067;"	d
SCU_SFSP7_7_EHS_Pos	inc/lpc18xx.h	20066;"	d
SCU_SFSP7_7_EPD_Msk	inc/lpc18xx.h	20063;"	d
SCU_SFSP7_7_EPD_Pos	inc/lpc18xx.h	20062;"	d
SCU_SFSP7_7_EPUN_Msk	inc/lpc18xx.h	20065;"	d
SCU_SFSP7_7_EPUN_Pos	inc/lpc18xx.h	20064;"	d
SCU_SFSP7_7_EZI_Msk	inc/lpc18xx.h	20069;"	d
SCU_SFSP7_7_EZI_Pos	inc/lpc18xx.h	20068;"	d
SCU_SFSP7_7_MODE_Msk	inc/lpc18xx.h	20061;"	d
SCU_SFSP7_7_MODE_Pos	inc/lpc18xx.h	20060;"	d
SCU_SFSP8_0_EHD_Msk	inc/lpc18xx.h	20085;"	d
SCU_SFSP8_0_EHD_Pos	inc/lpc18xx.h	20084;"	d
SCU_SFSP8_0_EHS_Msk	inc/lpc18xx.h	20081;"	d
SCU_SFSP8_0_EHS_Pos	inc/lpc18xx.h	20080;"	d
SCU_SFSP8_0_EPD_Msk	inc/lpc18xx.h	20077;"	d
SCU_SFSP8_0_EPD_Pos	inc/lpc18xx.h	20076;"	d
SCU_SFSP8_0_EPUN_Msk	inc/lpc18xx.h	20079;"	d
SCU_SFSP8_0_EPUN_Pos	inc/lpc18xx.h	20078;"	d
SCU_SFSP8_0_EZI_Msk	inc/lpc18xx.h	20083;"	d
SCU_SFSP8_0_EZI_Pos	inc/lpc18xx.h	20082;"	d
SCU_SFSP8_0_MODE_Msk	inc/lpc18xx.h	20075;"	d
SCU_SFSP8_0_MODE_Pos	inc/lpc18xx.h	20074;"	d
SCU_SFSP8_1_EHD_Msk	inc/lpc18xx.h	20099;"	d
SCU_SFSP8_1_EHD_Pos	inc/lpc18xx.h	20098;"	d
SCU_SFSP8_1_EHS_Msk	inc/lpc18xx.h	20095;"	d
SCU_SFSP8_1_EHS_Pos	inc/lpc18xx.h	20094;"	d
SCU_SFSP8_1_EPD_Msk	inc/lpc18xx.h	20091;"	d
SCU_SFSP8_1_EPD_Pos	inc/lpc18xx.h	20090;"	d
SCU_SFSP8_1_EPUN_Msk	inc/lpc18xx.h	20093;"	d
SCU_SFSP8_1_EPUN_Pos	inc/lpc18xx.h	20092;"	d
SCU_SFSP8_1_EZI_Msk	inc/lpc18xx.h	20097;"	d
SCU_SFSP8_1_EZI_Pos	inc/lpc18xx.h	20096;"	d
SCU_SFSP8_1_MODE_Msk	inc/lpc18xx.h	20089;"	d
SCU_SFSP8_1_MODE_Pos	inc/lpc18xx.h	20088;"	d
SCU_SFSP8_2_EHD_Msk	inc/lpc18xx.h	20113;"	d
SCU_SFSP8_2_EHD_Pos	inc/lpc18xx.h	20112;"	d
SCU_SFSP8_2_EHS_Msk	inc/lpc18xx.h	20109;"	d
SCU_SFSP8_2_EHS_Pos	inc/lpc18xx.h	20108;"	d
SCU_SFSP8_2_EPD_Msk	inc/lpc18xx.h	20105;"	d
SCU_SFSP8_2_EPD_Pos	inc/lpc18xx.h	20104;"	d
SCU_SFSP8_2_EPUN_Msk	inc/lpc18xx.h	20107;"	d
SCU_SFSP8_2_EPUN_Pos	inc/lpc18xx.h	20106;"	d
SCU_SFSP8_2_EZI_Msk	inc/lpc18xx.h	20111;"	d
SCU_SFSP8_2_EZI_Pos	inc/lpc18xx.h	20110;"	d
SCU_SFSP8_2_MODE_Msk	inc/lpc18xx.h	20103;"	d
SCU_SFSP8_2_MODE_Pos	inc/lpc18xx.h	20102;"	d
SCU_SFSP8_3_EHD_Msk	inc/lpc18xx.h	20127;"	d
SCU_SFSP8_3_EHD_Pos	inc/lpc18xx.h	20126;"	d
SCU_SFSP8_3_EHS_Msk	inc/lpc18xx.h	20123;"	d
SCU_SFSP8_3_EHS_Pos	inc/lpc18xx.h	20122;"	d
SCU_SFSP8_3_EPD_Msk	inc/lpc18xx.h	20119;"	d
SCU_SFSP8_3_EPD_Pos	inc/lpc18xx.h	20118;"	d
SCU_SFSP8_3_EPUN_Msk	inc/lpc18xx.h	20121;"	d
SCU_SFSP8_3_EPUN_Pos	inc/lpc18xx.h	20120;"	d
SCU_SFSP8_3_EZI_Msk	inc/lpc18xx.h	20125;"	d
SCU_SFSP8_3_EZI_Pos	inc/lpc18xx.h	20124;"	d
SCU_SFSP8_3_MODE_Msk	inc/lpc18xx.h	20117;"	d
SCU_SFSP8_3_MODE_Pos	inc/lpc18xx.h	20116;"	d
SCU_SFSP8_4_EHD_Msk	inc/lpc18xx.h	20141;"	d
SCU_SFSP8_4_EHD_Pos	inc/lpc18xx.h	20140;"	d
SCU_SFSP8_4_EHS_Msk	inc/lpc18xx.h	20137;"	d
SCU_SFSP8_4_EHS_Pos	inc/lpc18xx.h	20136;"	d
SCU_SFSP8_4_EPD_Msk	inc/lpc18xx.h	20133;"	d
SCU_SFSP8_4_EPD_Pos	inc/lpc18xx.h	20132;"	d
SCU_SFSP8_4_EPUN_Msk	inc/lpc18xx.h	20135;"	d
SCU_SFSP8_4_EPUN_Pos	inc/lpc18xx.h	20134;"	d
SCU_SFSP8_4_EZI_Msk	inc/lpc18xx.h	20139;"	d
SCU_SFSP8_4_EZI_Pos	inc/lpc18xx.h	20138;"	d
SCU_SFSP8_4_MODE_Msk	inc/lpc18xx.h	20131;"	d
SCU_SFSP8_4_MODE_Pos	inc/lpc18xx.h	20130;"	d
SCU_SFSP8_5_EHD_Msk	inc/lpc18xx.h	20155;"	d
SCU_SFSP8_5_EHD_Pos	inc/lpc18xx.h	20154;"	d
SCU_SFSP8_5_EHS_Msk	inc/lpc18xx.h	20151;"	d
SCU_SFSP8_5_EHS_Pos	inc/lpc18xx.h	20150;"	d
SCU_SFSP8_5_EPD_Msk	inc/lpc18xx.h	20147;"	d
SCU_SFSP8_5_EPD_Pos	inc/lpc18xx.h	20146;"	d
SCU_SFSP8_5_EPUN_Msk	inc/lpc18xx.h	20149;"	d
SCU_SFSP8_5_EPUN_Pos	inc/lpc18xx.h	20148;"	d
SCU_SFSP8_5_EZI_Msk	inc/lpc18xx.h	20153;"	d
SCU_SFSP8_5_EZI_Pos	inc/lpc18xx.h	20152;"	d
SCU_SFSP8_5_MODE_Msk	inc/lpc18xx.h	20145;"	d
SCU_SFSP8_5_MODE_Pos	inc/lpc18xx.h	20144;"	d
SCU_SFSP8_6_EHD_Msk	inc/lpc18xx.h	20169;"	d
SCU_SFSP8_6_EHD_Pos	inc/lpc18xx.h	20168;"	d
SCU_SFSP8_6_EHS_Msk	inc/lpc18xx.h	20165;"	d
SCU_SFSP8_6_EHS_Pos	inc/lpc18xx.h	20164;"	d
SCU_SFSP8_6_EPD_Msk	inc/lpc18xx.h	20161;"	d
SCU_SFSP8_6_EPD_Pos	inc/lpc18xx.h	20160;"	d
SCU_SFSP8_6_EPUN_Msk	inc/lpc18xx.h	20163;"	d
SCU_SFSP8_6_EPUN_Pos	inc/lpc18xx.h	20162;"	d
SCU_SFSP8_6_EZI_Msk	inc/lpc18xx.h	20167;"	d
SCU_SFSP8_6_EZI_Pos	inc/lpc18xx.h	20166;"	d
SCU_SFSP8_6_MODE_Msk	inc/lpc18xx.h	20159;"	d
SCU_SFSP8_6_MODE_Pos	inc/lpc18xx.h	20158;"	d
SCU_SFSP8_7_EHD_Msk	inc/lpc18xx.h	20183;"	d
SCU_SFSP8_7_EHD_Pos	inc/lpc18xx.h	20182;"	d
SCU_SFSP8_7_EHS_Msk	inc/lpc18xx.h	20179;"	d
SCU_SFSP8_7_EHS_Pos	inc/lpc18xx.h	20178;"	d
SCU_SFSP8_7_EPD_Msk	inc/lpc18xx.h	20175;"	d
SCU_SFSP8_7_EPD_Pos	inc/lpc18xx.h	20174;"	d
SCU_SFSP8_7_EPUN_Msk	inc/lpc18xx.h	20177;"	d
SCU_SFSP8_7_EPUN_Pos	inc/lpc18xx.h	20176;"	d
SCU_SFSP8_7_EZI_Msk	inc/lpc18xx.h	20181;"	d
SCU_SFSP8_7_EZI_Pos	inc/lpc18xx.h	20180;"	d
SCU_SFSP8_7_MODE_Msk	inc/lpc18xx.h	20173;"	d
SCU_SFSP8_7_MODE_Pos	inc/lpc18xx.h	20172;"	d
SCU_SFSP8_8_EHD_Msk	inc/lpc18xx.h	20197;"	d
SCU_SFSP8_8_EHD_Pos	inc/lpc18xx.h	20196;"	d
SCU_SFSP8_8_EHS_Msk	inc/lpc18xx.h	20193;"	d
SCU_SFSP8_8_EHS_Pos	inc/lpc18xx.h	20192;"	d
SCU_SFSP8_8_EPD_Msk	inc/lpc18xx.h	20189;"	d
SCU_SFSP8_8_EPD_Pos	inc/lpc18xx.h	20188;"	d
SCU_SFSP8_8_EPUN_Msk	inc/lpc18xx.h	20191;"	d
SCU_SFSP8_8_EPUN_Pos	inc/lpc18xx.h	20190;"	d
SCU_SFSP8_8_EZI_Msk	inc/lpc18xx.h	20195;"	d
SCU_SFSP8_8_EZI_Pos	inc/lpc18xx.h	20194;"	d
SCU_SFSP8_8_MODE_Msk	inc/lpc18xx.h	20187;"	d
SCU_SFSP8_8_MODE_Pos	inc/lpc18xx.h	20186;"	d
SCU_SFSP9_0_EHD_Msk	inc/lpc18xx.h	20211;"	d
SCU_SFSP9_0_EHD_Pos	inc/lpc18xx.h	20210;"	d
SCU_SFSP9_0_EHS_Msk	inc/lpc18xx.h	20207;"	d
SCU_SFSP9_0_EHS_Pos	inc/lpc18xx.h	20206;"	d
SCU_SFSP9_0_EPD_Msk	inc/lpc18xx.h	20203;"	d
SCU_SFSP9_0_EPD_Pos	inc/lpc18xx.h	20202;"	d
SCU_SFSP9_0_EPUN_Msk	inc/lpc18xx.h	20205;"	d
SCU_SFSP9_0_EPUN_Pos	inc/lpc18xx.h	20204;"	d
SCU_SFSP9_0_EZI_Msk	inc/lpc18xx.h	20209;"	d
SCU_SFSP9_0_EZI_Pos	inc/lpc18xx.h	20208;"	d
SCU_SFSP9_0_MODE_Msk	inc/lpc18xx.h	20201;"	d
SCU_SFSP9_0_MODE_Pos	inc/lpc18xx.h	20200;"	d
SCU_SFSP9_1_EHD_Msk	inc/lpc18xx.h	20225;"	d
SCU_SFSP9_1_EHD_Pos	inc/lpc18xx.h	20224;"	d
SCU_SFSP9_1_EHS_Msk	inc/lpc18xx.h	20221;"	d
SCU_SFSP9_1_EHS_Pos	inc/lpc18xx.h	20220;"	d
SCU_SFSP9_1_EPD_Msk	inc/lpc18xx.h	20217;"	d
SCU_SFSP9_1_EPD_Pos	inc/lpc18xx.h	20216;"	d
SCU_SFSP9_1_EPUN_Msk	inc/lpc18xx.h	20219;"	d
SCU_SFSP9_1_EPUN_Pos	inc/lpc18xx.h	20218;"	d
SCU_SFSP9_1_EZI_Msk	inc/lpc18xx.h	20223;"	d
SCU_SFSP9_1_EZI_Pos	inc/lpc18xx.h	20222;"	d
SCU_SFSP9_1_MODE_Msk	inc/lpc18xx.h	20215;"	d
SCU_SFSP9_1_MODE_Pos	inc/lpc18xx.h	20214;"	d
SCU_SFSP9_2_EHD_Msk	inc/lpc18xx.h	20239;"	d
SCU_SFSP9_2_EHD_Pos	inc/lpc18xx.h	20238;"	d
SCU_SFSP9_2_EHS_Msk	inc/lpc18xx.h	20235;"	d
SCU_SFSP9_2_EHS_Pos	inc/lpc18xx.h	20234;"	d
SCU_SFSP9_2_EPD_Msk	inc/lpc18xx.h	20231;"	d
SCU_SFSP9_2_EPD_Pos	inc/lpc18xx.h	20230;"	d
SCU_SFSP9_2_EPUN_Msk	inc/lpc18xx.h	20233;"	d
SCU_SFSP9_2_EPUN_Pos	inc/lpc18xx.h	20232;"	d
SCU_SFSP9_2_EZI_Msk	inc/lpc18xx.h	20237;"	d
SCU_SFSP9_2_EZI_Pos	inc/lpc18xx.h	20236;"	d
SCU_SFSP9_2_MODE_Msk	inc/lpc18xx.h	20229;"	d
SCU_SFSP9_2_MODE_Pos	inc/lpc18xx.h	20228;"	d
SCU_SFSP9_3_EHD_Msk	inc/lpc18xx.h	20253;"	d
SCU_SFSP9_3_EHD_Pos	inc/lpc18xx.h	20252;"	d
SCU_SFSP9_3_EHS_Msk	inc/lpc18xx.h	20249;"	d
SCU_SFSP9_3_EHS_Pos	inc/lpc18xx.h	20248;"	d
SCU_SFSP9_3_EPD_Msk	inc/lpc18xx.h	20245;"	d
SCU_SFSP9_3_EPD_Pos	inc/lpc18xx.h	20244;"	d
SCU_SFSP9_3_EPUN_Msk	inc/lpc18xx.h	20247;"	d
SCU_SFSP9_3_EPUN_Pos	inc/lpc18xx.h	20246;"	d
SCU_SFSP9_3_EZI_Msk	inc/lpc18xx.h	20251;"	d
SCU_SFSP9_3_EZI_Pos	inc/lpc18xx.h	20250;"	d
SCU_SFSP9_3_MODE_Msk	inc/lpc18xx.h	20243;"	d
SCU_SFSP9_3_MODE_Pos	inc/lpc18xx.h	20242;"	d
SCU_SFSP9_4_EHD_Msk	inc/lpc18xx.h	20267;"	d
SCU_SFSP9_4_EHD_Pos	inc/lpc18xx.h	20266;"	d
SCU_SFSP9_4_EHS_Msk	inc/lpc18xx.h	20263;"	d
SCU_SFSP9_4_EHS_Pos	inc/lpc18xx.h	20262;"	d
SCU_SFSP9_4_EPD_Msk	inc/lpc18xx.h	20259;"	d
SCU_SFSP9_4_EPD_Pos	inc/lpc18xx.h	20258;"	d
SCU_SFSP9_4_EPUN_Msk	inc/lpc18xx.h	20261;"	d
SCU_SFSP9_4_EPUN_Pos	inc/lpc18xx.h	20260;"	d
SCU_SFSP9_4_EZI_Msk	inc/lpc18xx.h	20265;"	d
SCU_SFSP9_4_EZI_Pos	inc/lpc18xx.h	20264;"	d
SCU_SFSP9_4_MODE_Msk	inc/lpc18xx.h	20257;"	d
SCU_SFSP9_4_MODE_Pos	inc/lpc18xx.h	20256;"	d
SCU_SFSP9_5_EHD_Msk	inc/lpc18xx.h	20281;"	d
SCU_SFSP9_5_EHD_Pos	inc/lpc18xx.h	20280;"	d
SCU_SFSP9_5_EHS_Msk	inc/lpc18xx.h	20277;"	d
SCU_SFSP9_5_EHS_Pos	inc/lpc18xx.h	20276;"	d
SCU_SFSP9_5_EPD_Msk	inc/lpc18xx.h	20273;"	d
SCU_SFSP9_5_EPD_Pos	inc/lpc18xx.h	20272;"	d
SCU_SFSP9_5_EPUN_Msk	inc/lpc18xx.h	20275;"	d
SCU_SFSP9_5_EPUN_Pos	inc/lpc18xx.h	20274;"	d
SCU_SFSP9_5_EZI_Msk	inc/lpc18xx.h	20279;"	d
SCU_SFSP9_5_EZI_Pos	inc/lpc18xx.h	20278;"	d
SCU_SFSP9_5_MODE_Msk	inc/lpc18xx.h	20271;"	d
SCU_SFSP9_5_MODE_Pos	inc/lpc18xx.h	20270;"	d
SCU_SFSP9_6_EHD_Msk	inc/lpc18xx.h	20295;"	d
SCU_SFSP9_6_EHD_Pos	inc/lpc18xx.h	20294;"	d
SCU_SFSP9_6_EHS_Msk	inc/lpc18xx.h	20291;"	d
SCU_SFSP9_6_EHS_Pos	inc/lpc18xx.h	20290;"	d
SCU_SFSP9_6_EPD_Msk	inc/lpc18xx.h	20287;"	d
SCU_SFSP9_6_EPD_Pos	inc/lpc18xx.h	20286;"	d
SCU_SFSP9_6_EPUN_Msk	inc/lpc18xx.h	20289;"	d
SCU_SFSP9_6_EPUN_Pos	inc/lpc18xx.h	20288;"	d
SCU_SFSP9_6_EZI_Msk	inc/lpc18xx.h	20293;"	d
SCU_SFSP9_6_EZI_Pos	inc/lpc18xx.h	20292;"	d
SCU_SFSP9_6_MODE_Msk	inc/lpc18xx.h	20285;"	d
SCU_SFSP9_6_MODE_Pos	inc/lpc18xx.h	20284;"	d
SCU_SFSPA_0_EHD_Msk	inc/lpc18xx.h	20309;"	d
SCU_SFSPA_0_EHD_Pos	inc/lpc18xx.h	20308;"	d
SCU_SFSPA_0_EHS_Msk	inc/lpc18xx.h	20305;"	d
SCU_SFSPA_0_EHS_Pos	inc/lpc18xx.h	20304;"	d
SCU_SFSPA_0_EPD_Msk	inc/lpc18xx.h	20301;"	d
SCU_SFSPA_0_EPD_Pos	inc/lpc18xx.h	20300;"	d
SCU_SFSPA_0_EPUN_Msk	inc/lpc18xx.h	20303;"	d
SCU_SFSPA_0_EPUN_Pos	inc/lpc18xx.h	20302;"	d
SCU_SFSPA_0_EZI_Msk	inc/lpc18xx.h	20307;"	d
SCU_SFSPA_0_EZI_Pos	inc/lpc18xx.h	20306;"	d
SCU_SFSPA_0_MODE_Msk	inc/lpc18xx.h	20299;"	d
SCU_SFSPA_0_MODE_Pos	inc/lpc18xx.h	20298;"	d
SCU_SFSPA_1_EHD_Msk	inc/lpc18xx.h	20323;"	d
SCU_SFSPA_1_EHD_Pos	inc/lpc18xx.h	20322;"	d
SCU_SFSPA_1_EHS_Msk	inc/lpc18xx.h	20319;"	d
SCU_SFSPA_1_EHS_Pos	inc/lpc18xx.h	20318;"	d
SCU_SFSPA_1_EPD_Msk	inc/lpc18xx.h	20315;"	d
SCU_SFSPA_1_EPD_Pos	inc/lpc18xx.h	20314;"	d
SCU_SFSPA_1_EPUN_Msk	inc/lpc18xx.h	20317;"	d
SCU_SFSPA_1_EPUN_Pos	inc/lpc18xx.h	20316;"	d
SCU_SFSPA_1_EZI_Msk	inc/lpc18xx.h	20321;"	d
SCU_SFSPA_1_EZI_Pos	inc/lpc18xx.h	20320;"	d
SCU_SFSPA_1_MODE_Msk	inc/lpc18xx.h	20313;"	d
SCU_SFSPA_1_MODE_Pos	inc/lpc18xx.h	20312;"	d
SCU_SFSPA_2_EHD_Msk	inc/lpc18xx.h	20337;"	d
SCU_SFSPA_2_EHD_Pos	inc/lpc18xx.h	20336;"	d
SCU_SFSPA_2_EHS_Msk	inc/lpc18xx.h	20333;"	d
SCU_SFSPA_2_EHS_Pos	inc/lpc18xx.h	20332;"	d
SCU_SFSPA_2_EPD_Msk	inc/lpc18xx.h	20329;"	d
SCU_SFSPA_2_EPD_Pos	inc/lpc18xx.h	20328;"	d
SCU_SFSPA_2_EPUN_Msk	inc/lpc18xx.h	20331;"	d
SCU_SFSPA_2_EPUN_Pos	inc/lpc18xx.h	20330;"	d
SCU_SFSPA_2_EZI_Msk	inc/lpc18xx.h	20335;"	d
SCU_SFSPA_2_EZI_Pos	inc/lpc18xx.h	20334;"	d
SCU_SFSPA_2_MODE_Msk	inc/lpc18xx.h	20327;"	d
SCU_SFSPA_2_MODE_Pos	inc/lpc18xx.h	20326;"	d
SCU_SFSPA_3_EHD_Msk	inc/lpc18xx.h	20351;"	d
SCU_SFSPA_3_EHD_Pos	inc/lpc18xx.h	20350;"	d
SCU_SFSPA_3_EHS_Msk	inc/lpc18xx.h	20347;"	d
SCU_SFSPA_3_EHS_Pos	inc/lpc18xx.h	20346;"	d
SCU_SFSPA_3_EPD_Msk	inc/lpc18xx.h	20343;"	d
SCU_SFSPA_3_EPD_Pos	inc/lpc18xx.h	20342;"	d
SCU_SFSPA_3_EPUN_Msk	inc/lpc18xx.h	20345;"	d
SCU_SFSPA_3_EPUN_Pos	inc/lpc18xx.h	20344;"	d
SCU_SFSPA_3_EZI_Msk	inc/lpc18xx.h	20349;"	d
SCU_SFSPA_3_EZI_Pos	inc/lpc18xx.h	20348;"	d
SCU_SFSPA_3_MODE_Msk	inc/lpc18xx.h	20341;"	d
SCU_SFSPA_3_MODE_Pos	inc/lpc18xx.h	20340;"	d
SCU_SFSPA_4_EHD_Msk	inc/lpc18xx.h	20365;"	d
SCU_SFSPA_4_EHD_Pos	inc/lpc18xx.h	20364;"	d
SCU_SFSPA_4_EHS_Msk	inc/lpc18xx.h	20361;"	d
SCU_SFSPA_4_EHS_Pos	inc/lpc18xx.h	20360;"	d
SCU_SFSPA_4_EPD_Msk	inc/lpc18xx.h	20357;"	d
SCU_SFSPA_4_EPD_Pos	inc/lpc18xx.h	20356;"	d
SCU_SFSPA_4_EPUN_Msk	inc/lpc18xx.h	20359;"	d
SCU_SFSPA_4_EPUN_Pos	inc/lpc18xx.h	20358;"	d
SCU_SFSPA_4_EZI_Msk	inc/lpc18xx.h	20363;"	d
SCU_SFSPA_4_EZI_Pos	inc/lpc18xx.h	20362;"	d
SCU_SFSPA_4_MODE_Msk	inc/lpc18xx.h	20355;"	d
SCU_SFSPA_4_MODE_Pos	inc/lpc18xx.h	20354;"	d
SCU_SFSPB_0_EHD_Msk	inc/lpc18xx.h	20379;"	d
SCU_SFSPB_0_EHD_Pos	inc/lpc18xx.h	20378;"	d
SCU_SFSPB_0_EHS_Msk	inc/lpc18xx.h	20375;"	d
SCU_SFSPB_0_EHS_Pos	inc/lpc18xx.h	20374;"	d
SCU_SFSPB_0_EPD_Msk	inc/lpc18xx.h	20371;"	d
SCU_SFSPB_0_EPD_Pos	inc/lpc18xx.h	20370;"	d
SCU_SFSPB_0_EPUN_Msk	inc/lpc18xx.h	20373;"	d
SCU_SFSPB_0_EPUN_Pos	inc/lpc18xx.h	20372;"	d
SCU_SFSPB_0_EZI_Msk	inc/lpc18xx.h	20377;"	d
SCU_SFSPB_0_EZI_Pos	inc/lpc18xx.h	20376;"	d
SCU_SFSPB_0_MODE_Msk	inc/lpc18xx.h	20369;"	d
SCU_SFSPB_0_MODE_Pos	inc/lpc18xx.h	20368;"	d
SCU_SFSPB_1_EHD_Msk	inc/lpc18xx.h	20393;"	d
SCU_SFSPB_1_EHD_Pos	inc/lpc18xx.h	20392;"	d
SCU_SFSPB_1_EHS_Msk	inc/lpc18xx.h	20389;"	d
SCU_SFSPB_1_EHS_Pos	inc/lpc18xx.h	20388;"	d
SCU_SFSPB_1_EPD_Msk	inc/lpc18xx.h	20385;"	d
SCU_SFSPB_1_EPD_Pos	inc/lpc18xx.h	20384;"	d
SCU_SFSPB_1_EPUN_Msk	inc/lpc18xx.h	20387;"	d
SCU_SFSPB_1_EPUN_Pos	inc/lpc18xx.h	20386;"	d
SCU_SFSPB_1_EZI_Msk	inc/lpc18xx.h	20391;"	d
SCU_SFSPB_1_EZI_Pos	inc/lpc18xx.h	20390;"	d
SCU_SFSPB_1_MODE_Msk	inc/lpc18xx.h	20383;"	d
SCU_SFSPB_1_MODE_Pos	inc/lpc18xx.h	20382;"	d
SCU_SFSPB_2_EHD_Msk	inc/lpc18xx.h	20407;"	d
SCU_SFSPB_2_EHD_Pos	inc/lpc18xx.h	20406;"	d
SCU_SFSPB_2_EHS_Msk	inc/lpc18xx.h	20403;"	d
SCU_SFSPB_2_EHS_Pos	inc/lpc18xx.h	20402;"	d
SCU_SFSPB_2_EPD_Msk	inc/lpc18xx.h	20399;"	d
SCU_SFSPB_2_EPD_Pos	inc/lpc18xx.h	20398;"	d
SCU_SFSPB_2_EPUN_Msk	inc/lpc18xx.h	20401;"	d
SCU_SFSPB_2_EPUN_Pos	inc/lpc18xx.h	20400;"	d
SCU_SFSPB_2_EZI_Msk	inc/lpc18xx.h	20405;"	d
SCU_SFSPB_2_EZI_Pos	inc/lpc18xx.h	20404;"	d
SCU_SFSPB_2_MODE_Msk	inc/lpc18xx.h	20397;"	d
SCU_SFSPB_2_MODE_Pos	inc/lpc18xx.h	20396;"	d
SCU_SFSPB_3_EHD_Msk	inc/lpc18xx.h	20421;"	d
SCU_SFSPB_3_EHD_Pos	inc/lpc18xx.h	20420;"	d
SCU_SFSPB_3_EHS_Msk	inc/lpc18xx.h	20417;"	d
SCU_SFSPB_3_EHS_Pos	inc/lpc18xx.h	20416;"	d
SCU_SFSPB_3_EPD_Msk	inc/lpc18xx.h	20413;"	d
SCU_SFSPB_3_EPD_Pos	inc/lpc18xx.h	20412;"	d
SCU_SFSPB_3_EPUN_Msk	inc/lpc18xx.h	20415;"	d
SCU_SFSPB_3_EPUN_Pos	inc/lpc18xx.h	20414;"	d
SCU_SFSPB_3_EZI_Msk	inc/lpc18xx.h	20419;"	d
SCU_SFSPB_3_EZI_Pos	inc/lpc18xx.h	20418;"	d
SCU_SFSPB_3_MODE_Msk	inc/lpc18xx.h	20411;"	d
SCU_SFSPB_3_MODE_Pos	inc/lpc18xx.h	20410;"	d
SCU_SFSPB_4_EHD_Msk	inc/lpc18xx.h	20435;"	d
SCU_SFSPB_4_EHD_Pos	inc/lpc18xx.h	20434;"	d
SCU_SFSPB_4_EHS_Msk	inc/lpc18xx.h	20431;"	d
SCU_SFSPB_4_EHS_Pos	inc/lpc18xx.h	20430;"	d
SCU_SFSPB_4_EPD_Msk	inc/lpc18xx.h	20427;"	d
SCU_SFSPB_4_EPD_Pos	inc/lpc18xx.h	20426;"	d
SCU_SFSPB_4_EPUN_Msk	inc/lpc18xx.h	20429;"	d
SCU_SFSPB_4_EPUN_Pos	inc/lpc18xx.h	20428;"	d
SCU_SFSPB_4_EZI_Msk	inc/lpc18xx.h	20433;"	d
SCU_SFSPB_4_EZI_Pos	inc/lpc18xx.h	20432;"	d
SCU_SFSPB_4_MODE_Msk	inc/lpc18xx.h	20425;"	d
SCU_SFSPB_4_MODE_Pos	inc/lpc18xx.h	20424;"	d
SCU_SFSPB_5_EHD_Msk	inc/lpc18xx.h	20449;"	d
SCU_SFSPB_5_EHD_Pos	inc/lpc18xx.h	20448;"	d
SCU_SFSPB_5_EHS_Msk	inc/lpc18xx.h	20445;"	d
SCU_SFSPB_5_EHS_Pos	inc/lpc18xx.h	20444;"	d
SCU_SFSPB_5_EPD_Msk	inc/lpc18xx.h	20441;"	d
SCU_SFSPB_5_EPD_Pos	inc/lpc18xx.h	20440;"	d
SCU_SFSPB_5_EPUN_Msk	inc/lpc18xx.h	20443;"	d
SCU_SFSPB_5_EPUN_Pos	inc/lpc18xx.h	20442;"	d
SCU_SFSPB_5_EZI_Msk	inc/lpc18xx.h	20447;"	d
SCU_SFSPB_5_EZI_Pos	inc/lpc18xx.h	20446;"	d
SCU_SFSPB_5_MODE_Msk	inc/lpc18xx.h	20439;"	d
SCU_SFSPB_5_MODE_Pos	inc/lpc18xx.h	20438;"	d
SCU_SFSPB_6_EHD_Msk	inc/lpc18xx.h	20463;"	d
SCU_SFSPB_6_EHD_Pos	inc/lpc18xx.h	20462;"	d
SCU_SFSPB_6_EHS_Msk	inc/lpc18xx.h	20459;"	d
SCU_SFSPB_6_EHS_Pos	inc/lpc18xx.h	20458;"	d
SCU_SFSPB_6_EPD_Msk	inc/lpc18xx.h	20455;"	d
SCU_SFSPB_6_EPD_Pos	inc/lpc18xx.h	20454;"	d
SCU_SFSPB_6_EPUN_Msk	inc/lpc18xx.h	20457;"	d
SCU_SFSPB_6_EPUN_Pos	inc/lpc18xx.h	20456;"	d
SCU_SFSPB_6_EZI_Msk	inc/lpc18xx.h	20461;"	d
SCU_SFSPB_6_EZI_Pos	inc/lpc18xx.h	20460;"	d
SCU_SFSPB_6_MODE_Msk	inc/lpc18xx.h	20453;"	d
SCU_SFSPB_6_MODE_Pos	inc/lpc18xx.h	20452;"	d
SCU_SFSPC_0_EHD_Msk	inc/lpc18xx.h	20477;"	d
SCU_SFSPC_0_EHD_Pos	inc/lpc18xx.h	20476;"	d
SCU_SFSPC_0_EHS_Msk	inc/lpc18xx.h	20473;"	d
SCU_SFSPC_0_EHS_Pos	inc/lpc18xx.h	20472;"	d
SCU_SFSPC_0_EPD_Msk	inc/lpc18xx.h	20469;"	d
SCU_SFSPC_0_EPD_Pos	inc/lpc18xx.h	20468;"	d
SCU_SFSPC_0_EPUN_Msk	inc/lpc18xx.h	20471;"	d
SCU_SFSPC_0_EPUN_Pos	inc/lpc18xx.h	20470;"	d
SCU_SFSPC_0_EZI_Msk	inc/lpc18xx.h	20475;"	d
SCU_SFSPC_0_EZI_Pos	inc/lpc18xx.h	20474;"	d
SCU_SFSPC_0_MODE_Msk	inc/lpc18xx.h	20467;"	d
SCU_SFSPC_0_MODE_Pos	inc/lpc18xx.h	20466;"	d
SCU_SFSPC_10_EHD_Msk	inc/lpc18xx.h	20617;"	d
SCU_SFSPC_10_EHD_Pos	inc/lpc18xx.h	20616;"	d
SCU_SFSPC_10_EHS_Msk	inc/lpc18xx.h	20613;"	d
SCU_SFSPC_10_EHS_Pos	inc/lpc18xx.h	20612;"	d
SCU_SFSPC_10_EPD_Msk	inc/lpc18xx.h	20609;"	d
SCU_SFSPC_10_EPD_Pos	inc/lpc18xx.h	20608;"	d
SCU_SFSPC_10_EPUN_Msk	inc/lpc18xx.h	20611;"	d
SCU_SFSPC_10_EPUN_Pos	inc/lpc18xx.h	20610;"	d
SCU_SFSPC_10_EZI_Msk	inc/lpc18xx.h	20615;"	d
SCU_SFSPC_10_EZI_Pos	inc/lpc18xx.h	20614;"	d
SCU_SFSPC_10_MODE_Msk	inc/lpc18xx.h	20607;"	d
SCU_SFSPC_10_MODE_Pos	inc/lpc18xx.h	20606;"	d
SCU_SFSPC_11_EHD_Msk	inc/lpc18xx.h	20631;"	d
SCU_SFSPC_11_EHD_Pos	inc/lpc18xx.h	20630;"	d
SCU_SFSPC_11_EHS_Msk	inc/lpc18xx.h	20627;"	d
SCU_SFSPC_11_EHS_Pos	inc/lpc18xx.h	20626;"	d
SCU_SFSPC_11_EPD_Msk	inc/lpc18xx.h	20623;"	d
SCU_SFSPC_11_EPD_Pos	inc/lpc18xx.h	20622;"	d
SCU_SFSPC_11_EPUN_Msk	inc/lpc18xx.h	20625;"	d
SCU_SFSPC_11_EPUN_Pos	inc/lpc18xx.h	20624;"	d
SCU_SFSPC_11_EZI_Msk	inc/lpc18xx.h	20629;"	d
SCU_SFSPC_11_EZI_Pos	inc/lpc18xx.h	20628;"	d
SCU_SFSPC_11_MODE_Msk	inc/lpc18xx.h	20621;"	d
SCU_SFSPC_11_MODE_Pos	inc/lpc18xx.h	20620;"	d
SCU_SFSPC_12_EHD_Msk	inc/lpc18xx.h	20645;"	d
SCU_SFSPC_12_EHD_Pos	inc/lpc18xx.h	20644;"	d
SCU_SFSPC_12_EHS_Msk	inc/lpc18xx.h	20641;"	d
SCU_SFSPC_12_EHS_Pos	inc/lpc18xx.h	20640;"	d
SCU_SFSPC_12_EPD_Msk	inc/lpc18xx.h	20637;"	d
SCU_SFSPC_12_EPD_Pos	inc/lpc18xx.h	20636;"	d
SCU_SFSPC_12_EPUN_Msk	inc/lpc18xx.h	20639;"	d
SCU_SFSPC_12_EPUN_Pos	inc/lpc18xx.h	20638;"	d
SCU_SFSPC_12_EZI_Msk	inc/lpc18xx.h	20643;"	d
SCU_SFSPC_12_EZI_Pos	inc/lpc18xx.h	20642;"	d
SCU_SFSPC_12_MODE_Msk	inc/lpc18xx.h	20635;"	d
SCU_SFSPC_12_MODE_Pos	inc/lpc18xx.h	20634;"	d
SCU_SFSPC_13_EHD_Msk	inc/lpc18xx.h	20659;"	d
SCU_SFSPC_13_EHD_Pos	inc/lpc18xx.h	20658;"	d
SCU_SFSPC_13_EHS_Msk	inc/lpc18xx.h	20655;"	d
SCU_SFSPC_13_EHS_Pos	inc/lpc18xx.h	20654;"	d
SCU_SFSPC_13_EPD_Msk	inc/lpc18xx.h	20651;"	d
SCU_SFSPC_13_EPD_Pos	inc/lpc18xx.h	20650;"	d
SCU_SFSPC_13_EPUN_Msk	inc/lpc18xx.h	20653;"	d
SCU_SFSPC_13_EPUN_Pos	inc/lpc18xx.h	20652;"	d
SCU_SFSPC_13_EZI_Msk	inc/lpc18xx.h	20657;"	d
SCU_SFSPC_13_EZI_Pos	inc/lpc18xx.h	20656;"	d
SCU_SFSPC_13_MODE_Msk	inc/lpc18xx.h	20649;"	d
SCU_SFSPC_13_MODE_Pos	inc/lpc18xx.h	20648;"	d
SCU_SFSPC_14_EHD_Msk	inc/lpc18xx.h	20673;"	d
SCU_SFSPC_14_EHD_Pos	inc/lpc18xx.h	20672;"	d
SCU_SFSPC_14_EHS_Msk	inc/lpc18xx.h	20669;"	d
SCU_SFSPC_14_EHS_Pos	inc/lpc18xx.h	20668;"	d
SCU_SFSPC_14_EPD_Msk	inc/lpc18xx.h	20665;"	d
SCU_SFSPC_14_EPD_Pos	inc/lpc18xx.h	20664;"	d
SCU_SFSPC_14_EPUN_Msk	inc/lpc18xx.h	20667;"	d
SCU_SFSPC_14_EPUN_Pos	inc/lpc18xx.h	20666;"	d
SCU_SFSPC_14_EZI_Msk	inc/lpc18xx.h	20671;"	d
SCU_SFSPC_14_EZI_Pos	inc/lpc18xx.h	20670;"	d
SCU_SFSPC_14_MODE_Msk	inc/lpc18xx.h	20663;"	d
SCU_SFSPC_14_MODE_Pos	inc/lpc18xx.h	20662;"	d
SCU_SFSPC_1_EHD_Msk	inc/lpc18xx.h	20491;"	d
SCU_SFSPC_1_EHD_Pos	inc/lpc18xx.h	20490;"	d
SCU_SFSPC_1_EHS_Msk	inc/lpc18xx.h	20487;"	d
SCU_SFSPC_1_EHS_Pos	inc/lpc18xx.h	20486;"	d
SCU_SFSPC_1_EPD_Msk	inc/lpc18xx.h	20483;"	d
SCU_SFSPC_1_EPD_Pos	inc/lpc18xx.h	20482;"	d
SCU_SFSPC_1_EPUN_Msk	inc/lpc18xx.h	20485;"	d
SCU_SFSPC_1_EPUN_Pos	inc/lpc18xx.h	20484;"	d
SCU_SFSPC_1_EZI_Msk	inc/lpc18xx.h	20489;"	d
SCU_SFSPC_1_EZI_Pos	inc/lpc18xx.h	20488;"	d
SCU_SFSPC_1_MODE_Msk	inc/lpc18xx.h	20481;"	d
SCU_SFSPC_1_MODE_Pos	inc/lpc18xx.h	20480;"	d
SCU_SFSPC_2_EHD_Msk	inc/lpc18xx.h	20505;"	d
SCU_SFSPC_2_EHD_Pos	inc/lpc18xx.h	20504;"	d
SCU_SFSPC_2_EHS_Msk	inc/lpc18xx.h	20501;"	d
SCU_SFSPC_2_EHS_Pos	inc/lpc18xx.h	20500;"	d
SCU_SFSPC_2_EPD_Msk	inc/lpc18xx.h	20497;"	d
SCU_SFSPC_2_EPD_Pos	inc/lpc18xx.h	20496;"	d
SCU_SFSPC_2_EPUN_Msk	inc/lpc18xx.h	20499;"	d
SCU_SFSPC_2_EPUN_Pos	inc/lpc18xx.h	20498;"	d
SCU_SFSPC_2_EZI_Msk	inc/lpc18xx.h	20503;"	d
SCU_SFSPC_2_EZI_Pos	inc/lpc18xx.h	20502;"	d
SCU_SFSPC_2_MODE_Msk	inc/lpc18xx.h	20495;"	d
SCU_SFSPC_2_MODE_Pos	inc/lpc18xx.h	20494;"	d
SCU_SFSPC_3_EHD_Msk	inc/lpc18xx.h	20519;"	d
SCU_SFSPC_3_EHD_Pos	inc/lpc18xx.h	20518;"	d
SCU_SFSPC_3_EHS_Msk	inc/lpc18xx.h	20515;"	d
SCU_SFSPC_3_EHS_Pos	inc/lpc18xx.h	20514;"	d
SCU_SFSPC_3_EPD_Msk	inc/lpc18xx.h	20511;"	d
SCU_SFSPC_3_EPD_Pos	inc/lpc18xx.h	20510;"	d
SCU_SFSPC_3_EPUN_Msk	inc/lpc18xx.h	20513;"	d
SCU_SFSPC_3_EPUN_Pos	inc/lpc18xx.h	20512;"	d
SCU_SFSPC_3_EZI_Msk	inc/lpc18xx.h	20517;"	d
SCU_SFSPC_3_EZI_Pos	inc/lpc18xx.h	20516;"	d
SCU_SFSPC_3_MODE_Msk	inc/lpc18xx.h	20509;"	d
SCU_SFSPC_3_MODE_Pos	inc/lpc18xx.h	20508;"	d
SCU_SFSPC_4_EHD_Msk	inc/lpc18xx.h	20533;"	d
SCU_SFSPC_4_EHD_Pos	inc/lpc18xx.h	20532;"	d
SCU_SFSPC_4_EHS_Msk	inc/lpc18xx.h	20529;"	d
SCU_SFSPC_4_EHS_Pos	inc/lpc18xx.h	20528;"	d
SCU_SFSPC_4_EPD_Msk	inc/lpc18xx.h	20525;"	d
SCU_SFSPC_4_EPD_Pos	inc/lpc18xx.h	20524;"	d
SCU_SFSPC_4_EPUN_Msk	inc/lpc18xx.h	20527;"	d
SCU_SFSPC_4_EPUN_Pos	inc/lpc18xx.h	20526;"	d
SCU_SFSPC_4_EZI_Msk	inc/lpc18xx.h	20531;"	d
SCU_SFSPC_4_EZI_Pos	inc/lpc18xx.h	20530;"	d
SCU_SFSPC_4_MODE_Msk	inc/lpc18xx.h	20523;"	d
SCU_SFSPC_4_MODE_Pos	inc/lpc18xx.h	20522;"	d
SCU_SFSPC_5_EHD_Msk	inc/lpc18xx.h	20547;"	d
SCU_SFSPC_5_EHD_Pos	inc/lpc18xx.h	20546;"	d
SCU_SFSPC_5_EHS_Msk	inc/lpc18xx.h	20543;"	d
SCU_SFSPC_5_EHS_Pos	inc/lpc18xx.h	20542;"	d
SCU_SFSPC_5_EPD_Msk	inc/lpc18xx.h	20539;"	d
SCU_SFSPC_5_EPD_Pos	inc/lpc18xx.h	20538;"	d
SCU_SFSPC_5_EPUN_Msk	inc/lpc18xx.h	20541;"	d
SCU_SFSPC_5_EPUN_Pos	inc/lpc18xx.h	20540;"	d
SCU_SFSPC_5_EZI_Msk	inc/lpc18xx.h	20545;"	d
SCU_SFSPC_5_EZI_Pos	inc/lpc18xx.h	20544;"	d
SCU_SFSPC_5_MODE_Msk	inc/lpc18xx.h	20537;"	d
SCU_SFSPC_5_MODE_Pos	inc/lpc18xx.h	20536;"	d
SCU_SFSPC_6_EHD_Msk	inc/lpc18xx.h	20561;"	d
SCU_SFSPC_6_EHD_Pos	inc/lpc18xx.h	20560;"	d
SCU_SFSPC_6_EHS_Msk	inc/lpc18xx.h	20557;"	d
SCU_SFSPC_6_EHS_Pos	inc/lpc18xx.h	20556;"	d
SCU_SFSPC_6_EPD_Msk	inc/lpc18xx.h	20553;"	d
SCU_SFSPC_6_EPD_Pos	inc/lpc18xx.h	20552;"	d
SCU_SFSPC_6_EPUN_Msk	inc/lpc18xx.h	20555;"	d
SCU_SFSPC_6_EPUN_Pos	inc/lpc18xx.h	20554;"	d
SCU_SFSPC_6_EZI_Msk	inc/lpc18xx.h	20559;"	d
SCU_SFSPC_6_EZI_Pos	inc/lpc18xx.h	20558;"	d
SCU_SFSPC_6_MODE_Msk	inc/lpc18xx.h	20551;"	d
SCU_SFSPC_6_MODE_Pos	inc/lpc18xx.h	20550;"	d
SCU_SFSPC_7_EHD_Msk	inc/lpc18xx.h	20575;"	d
SCU_SFSPC_7_EHD_Pos	inc/lpc18xx.h	20574;"	d
SCU_SFSPC_7_EHS_Msk	inc/lpc18xx.h	20571;"	d
SCU_SFSPC_7_EHS_Pos	inc/lpc18xx.h	20570;"	d
SCU_SFSPC_7_EPD_Msk	inc/lpc18xx.h	20567;"	d
SCU_SFSPC_7_EPD_Pos	inc/lpc18xx.h	20566;"	d
SCU_SFSPC_7_EPUN_Msk	inc/lpc18xx.h	20569;"	d
SCU_SFSPC_7_EPUN_Pos	inc/lpc18xx.h	20568;"	d
SCU_SFSPC_7_EZI_Msk	inc/lpc18xx.h	20573;"	d
SCU_SFSPC_7_EZI_Pos	inc/lpc18xx.h	20572;"	d
SCU_SFSPC_7_MODE_Msk	inc/lpc18xx.h	20565;"	d
SCU_SFSPC_7_MODE_Pos	inc/lpc18xx.h	20564;"	d
SCU_SFSPC_8_EHD_Msk	inc/lpc18xx.h	20589;"	d
SCU_SFSPC_8_EHD_Pos	inc/lpc18xx.h	20588;"	d
SCU_SFSPC_8_EHS_Msk	inc/lpc18xx.h	20585;"	d
SCU_SFSPC_8_EHS_Pos	inc/lpc18xx.h	20584;"	d
SCU_SFSPC_8_EPD_Msk	inc/lpc18xx.h	20581;"	d
SCU_SFSPC_8_EPD_Pos	inc/lpc18xx.h	20580;"	d
SCU_SFSPC_8_EPUN_Msk	inc/lpc18xx.h	20583;"	d
SCU_SFSPC_8_EPUN_Pos	inc/lpc18xx.h	20582;"	d
SCU_SFSPC_8_EZI_Msk	inc/lpc18xx.h	20587;"	d
SCU_SFSPC_8_EZI_Pos	inc/lpc18xx.h	20586;"	d
SCU_SFSPC_8_MODE_Msk	inc/lpc18xx.h	20579;"	d
SCU_SFSPC_8_MODE_Pos	inc/lpc18xx.h	20578;"	d
SCU_SFSPC_9_EHD_Msk	inc/lpc18xx.h	20603;"	d
SCU_SFSPC_9_EHD_Pos	inc/lpc18xx.h	20602;"	d
SCU_SFSPC_9_EHS_Msk	inc/lpc18xx.h	20599;"	d
SCU_SFSPC_9_EHS_Pos	inc/lpc18xx.h	20598;"	d
SCU_SFSPC_9_EPD_Msk	inc/lpc18xx.h	20595;"	d
SCU_SFSPC_9_EPD_Pos	inc/lpc18xx.h	20594;"	d
SCU_SFSPC_9_EPUN_Msk	inc/lpc18xx.h	20597;"	d
SCU_SFSPC_9_EPUN_Pos	inc/lpc18xx.h	20596;"	d
SCU_SFSPC_9_EZI_Msk	inc/lpc18xx.h	20601;"	d
SCU_SFSPC_9_EZI_Pos	inc/lpc18xx.h	20600;"	d
SCU_SFSPC_9_MODE_Msk	inc/lpc18xx.h	20593;"	d
SCU_SFSPC_9_MODE_Pos	inc/lpc18xx.h	20592;"	d
SCU_SFSPD_0_EHD_Msk	inc/lpc18xx.h	20687;"	d
SCU_SFSPD_0_EHD_Pos	inc/lpc18xx.h	20686;"	d
SCU_SFSPD_0_EHS_Msk	inc/lpc18xx.h	20683;"	d
SCU_SFSPD_0_EHS_Pos	inc/lpc18xx.h	20682;"	d
SCU_SFSPD_0_EPD_Msk	inc/lpc18xx.h	20679;"	d
SCU_SFSPD_0_EPD_Pos	inc/lpc18xx.h	20678;"	d
SCU_SFSPD_0_EPUN_Msk	inc/lpc18xx.h	20681;"	d
SCU_SFSPD_0_EPUN_Pos	inc/lpc18xx.h	20680;"	d
SCU_SFSPD_0_EZI_Msk	inc/lpc18xx.h	20685;"	d
SCU_SFSPD_0_EZI_Pos	inc/lpc18xx.h	20684;"	d
SCU_SFSPD_0_MODE_Msk	inc/lpc18xx.h	20677;"	d
SCU_SFSPD_0_MODE_Pos	inc/lpc18xx.h	20676;"	d
SCU_SFSPD_10_EHD_Msk	inc/lpc18xx.h	20827;"	d
SCU_SFSPD_10_EHD_Pos	inc/lpc18xx.h	20826;"	d
SCU_SFSPD_10_EHS_Msk	inc/lpc18xx.h	20823;"	d
SCU_SFSPD_10_EHS_Pos	inc/lpc18xx.h	20822;"	d
SCU_SFSPD_10_EPD_Msk	inc/lpc18xx.h	20819;"	d
SCU_SFSPD_10_EPD_Pos	inc/lpc18xx.h	20818;"	d
SCU_SFSPD_10_EPUN_Msk	inc/lpc18xx.h	20821;"	d
SCU_SFSPD_10_EPUN_Pos	inc/lpc18xx.h	20820;"	d
SCU_SFSPD_10_EZI_Msk	inc/lpc18xx.h	20825;"	d
SCU_SFSPD_10_EZI_Pos	inc/lpc18xx.h	20824;"	d
SCU_SFSPD_10_MODE_Msk	inc/lpc18xx.h	20817;"	d
SCU_SFSPD_10_MODE_Pos	inc/lpc18xx.h	20816;"	d
SCU_SFSPD_11_EHD_Msk	inc/lpc18xx.h	20841;"	d
SCU_SFSPD_11_EHD_Pos	inc/lpc18xx.h	20840;"	d
SCU_SFSPD_11_EHS_Msk	inc/lpc18xx.h	20837;"	d
SCU_SFSPD_11_EHS_Pos	inc/lpc18xx.h	20836;"	d
SCU_SFSPD_11_EPD_Msk	inc/lpc18xx.h	20833;"	d
SCU_SFSPD_11_EPD_Pos	inc/lpc18xx.h	20832;"	d
SCU_SFSPD_11_EPUN_Msk	inc/lpc18xx.h	20835;"	d
SCU_SFSPD_11_EPUN_Pos	inc/lpc18xx.h	20834;"	d
SCU_SFSPD_11_EZI_Msk	inc/lpc18xx.h	20839;"	d
SCU_SFSPD_11_EZI_Pos	inc/lpc18xx.h	20838;"	d
SCU_SFSPD_11_MODE_Msk	inc/lpc18xx.h	20831;"	d
SCU_SFSPD_11_MODE_Pos	inc/lpc18xx.h	20830;"	d
SCU_SFSPD_12_EHD_Msk	inc/lpc18xx.h	20855;"	d
SCU_SFSPD_12_EHD_Pos	inc/lpc18xx.h	20854;"	d
SCU_SFSPD_12_EHS_Msk	inc/lpc18xx.h	20851;"	d
SCU_SFSPD_12_EHS_Pos	inc/lpc18xx.h	20850;"	d
SCU_SFSPD_12_EPD_Msk	inc/lpc18xx.h	20847;"	d
SCU_SFSPD_12_EPD_Pos	inc/lpc18xx.h	20846;"	d
SCU_SFSPD_12_EPUN_Msk	inc/lpc18xx.h	20849;"	d
SCU_SFSPD_12_EPUN_Pos	inc/lpc18xx.h	20848;"	d
SCU_SFSPD_12_EZI_Msk	inc/lpc18xx.h	20853;"	d
SCU_SFSPD_12_EZI_Pos	inc/lpc18xx.h	20852;"	d
SCU_SFSPD_12_MODE_Msk	inc/lpc18xx.h	20845;"	d
SCU_SFSPD_12_MODE_Pos	inc/lpc18xx.h	20844;"	d
SCU_SFSPD_13_EHD_Msk	inc/lpc18xx.h	20869;"	d
SCU_SFSPD_13_EHD_Pos	inc/lpc18xx.h	20868;"	d
SCU_SFSPD_13_EHS_Msk	inc/lpc18xx.h	20865;"	d
SCU_SFSPD_13_EHS_Pos	inc/lpc18xx.h	20864;"	d
SCU_SFSPD_13_EPD_Msk	inc/lpc18xx.h	20861;"	d
SCU_SFSPD_13_EPD_Pos	inc/lpc18xx.h	20860;"	d
SCU_SFSPD_13_EPUN_Msk	inc/lpc18xx.h	20863;"	d
SCU_SFSPD_13_EPUN_Pos	inc/lpc18xx.h	20862;"	d
SCU_SFSPD_13_EZI_Msk	inc/lpc18xx.h	20867;"	d
SCU_SFSPD_13_EZI_Pos	inc/lpc18xx.h	20866;"	d
SCU_SFSPD_13_MODE_Msk	inc/lpc18xx.h	20859;"	d
SCU_SFSPD_13_MODE_Pos	inc/lpc18xx.h	20858;"	d
SCU_SFSPD_14_EHD_Msk	inc/lpc18xx.h	20883;"	d
SCU_SFSPD_14_EHD_Pos	inc/lpc18xx.h	20882;"	d
SCU_SFSPD_14_EHS_Msk	inc/lpc18xx.h	20879;"	d
SCU_SFSPD_14_EHS_Pos	inc/lpc18xx.h	20878;"	d
SCU_SFSPD_14_EPD_Msk	inc/lpc18xx.h	20875;"	d
SCU_SFSPD_14_EPD_Pos	inc/lpc18xx.h	20874;"	d
SCU_SFSPD_14_EPUN_Msk	inc/lpc18xx.h	20877;"	d
SCU_SFSPD_14_EPUN_Pos	inc/lpc18xx.h	20876;"	d
SCU_SFSPD_14_EZI_Msk	inc/lpc18xx.h	20881;"	d
SCU_SFSPD_14_EZI_Pos	inc/lpc18xx.h	20880;"	d
SCU_SFSPD_14_MODE_Msk	inc/lpc18xx.h	20873;"	d
SCU_SFSPD_14_MODE_Pos	inc/lpc18xx.h	20872;"	d
SCU_SFSPD_15_EHD_Msk	inc/lpc18xx.h	20897;"	d
SCU_SFSPD_15_EHD_Pos	inc/lpc18xx.h	20896;"	d
SCU_SFSPD_15_EHS_Msk	inc/lpc18xx.h	20893;"	d
SCU_SFSPD_15_EHS_Pos	inc/lpc18xx.h	20892;"	d
SCU_SFSPD_15_EPD_Msk	inc/lpc18xx.h	20889;"	d
SCU_SFSPD_15_EPD_Pos	inc/lpc18xx.h	20888;"	d
SCU_SFSPD_15_EPUN_Msk	inc/lpc18xx.h	20891;"	d
SCU_SFSPD_15_EPUN_Pos	inc/lpc18xx.h	20890;"	d
SCU_SFSPD_15_EZI_Msk	inc/lpc18xx.h	20895;"	d
SCU_SFSPD_15_EZI_Pos	inc/lpc18xx.h	20894;"	d
SCU_SFSPD_15_MODE_Msk	inc/lpc18xx.h	20887;"	d
SCU_SFSPD_15_MODE_Pos	inc/lpc18xx.h	20886;"	d
SCU_SFSPD_16_EHD_Msk	inc/lpc18xx.h	20911;"	d
SCU_SFSPD_16_EHD_Pos	inc/lpc18xx.h	20910;"	d
SCU_SFSPD_16_EHS_Msk	inc/lpc18xx.h	20907;"	d
SCU_SFSPD_16_EHS_Pos	inc/lpc18xx.h	20906;"	d
SCU_SFSPD_16_EPD_Msk	inc/lpc18xx.h	20903;"	d
SCU_SFSPD_16_EPD_Pos	inc/lpc18xx.h	20902;"	d
SCU_SFSPD_16_EPUN_Msk	inc/lpc18xx.h	20905;"	d
SCU_SFSPD_16_EPUN_Pos	inc/lpc18xx.h	20904;"	d
SCU_SFSPD_16_EZI_Msk	inc/lpc18xx.h	20909;"	d
SCU_SFSPD_16_EZI_Pos	inc/lpc18xx.h	20908;"	d
SCU_SFSPD_16_MODE_Msk	inc/lpc18xx.h	20901;"	d
SCU_SFSPD_16_MODE_Pos	inc/lpc18xx.h	20900;"	d
SCU_SFSPD_1_EHD_Msk	inc/lpc18xx.h	20701;"	d
SCU_SFSPD_1_EHD_Pos	inc/lpc18xx.h	20700;"	d
SCU_SFSPD_1_EHS_Msk	inc/lpc18xx.h	20697;"	d
SCU_SFSPD_1_EHS_Pos	inc/lpc18xx.h	20696;"	d
SCU_SFSPD_1_EPD_Msk	inc/lpc18xx.h	20693;"	d
SCU_SFSPD_1_EPD_Pos	inc/lpc18xx.h	20692;"	d
SCU_SFSPD_1_EPUN_Msk	inc/lpc18xx.h	20695;"	d
SCU_SFSPD_1_EPUN_Pos	inc/lpc18xx.h	20694;"	d
SCU_SFSPD_1_EZI_Msk	inc/lpc18xx.h	20699;"	d
SCU_SFSPD_1_EZI_Pos	inc/lpc18xx.h	20698;"	d
SCU_SFSPD_1_MODE_Msk	inc/lpc18xx.h	20691;"	d
SCU_SFSPD_1_MODE_Pos	inc/lpc18xx.h	20690;"	d
SCU_SFSPD_2_EHD_Msk	inc/lpc18xx.h	20715;"	d
SCU_SFSPD_2_EHD_Pos	inc/lpc18xx.h	20714;"	d
SCU_SFSPD_2_EHS_Msk	inc/lpc18xx.h	20711;"	d
SCU_SFSPD_2_EHS_Pos	inc/lpc18xx.h	20710;"	d
SCU_SFSPD_2_EPD_Msk	inc/lpc18xx.h	20707;"	d
SCU_SFSPD_2_EPD_Pos	inc/lpc18xx.h	20706;"	d
SCU_SFSPD_2_EPUN_Msk	inc/lpc18xx.h	20709;"	d
SCU_SFSPD_2_EPUN_Pos	inc/lpc18xx.h	20708;"	d
SCU_SFSPD_2_EZI_Msk	inc/lpc18xx.h	20713;"	d
SCU_SFSPD_2_EZI_Pos	inc/lpc18xx.h	20712;"	d
SCU_SFSPD_2_MODE_Msk	inc/lpc18xx.h	20705;"	d
SCU_SFSPD_2_MODE_Pos	inc/lpc18xx.h	20704;"	d
SCU_SFSPD_3_EHD_Msk	inc/lpc18xx.h	20729;"	d
SCU_SFSPD_3_EHD_Pos	inc/lpc18xx.h	20728;"	d
SCU_SFSPD_3_EHS_Msk	inc/lpc18xx.h	20725;"	d
SCU_SFSPD_3_EHS_Pos	inc/lpc18xx.h	20724;"	d
SCU_SFSPD_3_EPD_Msk	inc/lpc18xx.h	20721;"	d
SCU_SFSPD_3_EPD_Pos	inc/lpc18xx.h	20720;"	d
SCU_SFSPD_3_EPUN_Msk	inc/lpc18xx.h	20723;"	d
SCU_SFSPD_3_EPUN_Pos	inc/lpc18xx.h	20722;"	d
SCU_SFSPD_3_EZI_Msk	inc/lpc18xx.h	20727;"	d
SCU_SFSPD_3_EZI_Pos	inc/lpc18xx.h	20726;"	d
SCU_SFSPD_3_MODE_Msk	inc/lpc18xx.h	20719;"	d
SCU_SFSPD_3_MODE_Pos	inc/lpc18xx.h	20718;"	d
SCU_SFSPD_4_EHD_Msk	inc/lpc18xx.h	20743;"	d
SCU_SFSPD_4_EHD_Pos	inc/lpc18xx.h	20742;"	d
SCU_SFSPD_4_EHS_Msk	inc/lpc18xx.h	20739;"	d
SCU_SFSPD_4_EHS_Pos	inc/lpc18xx.h	20738;"	d
SCU_SFSPD_4_EPD_Msk	inc/lpc18xx.h	20735;"	d
SCU_SFSPD_4_EPD_Pos	inc/lpc18xx.h	20734;"	d
SCU_SFSPD_4_EPUN_Msk	inc/lpc18xx.h	20737;"	d
SCU_SFSPD_4_EPUN_Pos	inc/lpc18xx.h	20736;"	d
SCU_SFSPD_4_EZI_Msk	inc/lpc18xx.h	20741;"	d
SCU_SFSPD_4_EZI_Pos	inc/lpc18xx.h	20740;"	d
SCU_SFSPD_4_MODE_Msk	inc/lpc18xx.h	20733;"	d
SCU_SFSPD_4_MODE_Pos	inc/lpc18xx.h	20732;"	d
SCU_SFSPD_5_EHD_Msk	inc/lpc18xx.h	20757;"	d
SCU_SFSPD_5_EHD_Pos	inc/lpc18xx.h	20756;"	d
SCU_SFSPD_5_EHS_Msk	inc/lpc18xx.h	20753;"	d
SCU_SFSPD_5_EHS_Pos	inc/lpc18xx.h	20752;"	d
SCU_SFSPD_5_EPD_Msk	inc/lpc18xx.h	20749;"	d
SCU_SFSPD_5_EPD_Pos	inc/lpc18xx.h	20748;"	d
SCU_SFSPD_5_EPUN_Msk	inc/lpc18xx.h	20751;"	d
SCU_SFSPD_5_EPUN_Pos	inc/lpc18xx.h	20750;"	d
SCU_SFSPD_5_EZI_Msk	inc/lpc18xx.h	20755;"	d
SCU_SFSPD_5_EZI_Pos	inc/lpc18xx.h	20754;"	d
SCU_SFSPD_5_MODE_Msk	inc/lpc18xx.h	20747;"	d
SCU_SFSPD_5_MODE_Pos	inc/lpc18xx.h	20746;"	d
SCU_SFSPD_6_EHD_Msk	inc/lpc18xx.h	20771;"	d
SCU_SFSPD_6_EHD_Pos	inc/lpc18xx.h	20770;"	d
SCU_SFSPD_6_EHS_Msk	inc/lpc18xx.h	20767;"	d
SCU_SFSPD_6_EHS_Pos	inc/lpc18xx.h	20766;"	d
SCU_SFSPD_6_EPD_Msk	inc/lpc18xx.h	20763;"	d
SCU_SFSPD_6_EPD_Pos	inc/lpc18xx.h	20762;"	d
SCU_SFSPD_6_EPUN_Msk	inc/lpc18xx.h	20765;"	d
SCU_SFSPD_6_EPUN_Pos	inc/lpc18xx.h	20764;"	d
SCU_SFSPD_6_EZI_Msk	inc/lpc18xx.h	20769;"	d
SCU_SFSPD_6_EZI_Pos	inc/lpc18xx.h	20768;"	d
SCU_SFSPD_6_MODE_Msk	inc/lpc18xx.h	20761;"	d
SCU_SFSPD_6_MODE_Pos	inc/lpc18xx.h	20760;"	d
SCU_SFSPD_7_EHD_Msk	inc/lpc18xx.h	20785;"	d
SCU_SFSPD_7_EHD_Pos	inc/lpc18xx.h	20784;"	d
SCU_SFSPD_7_EHS_Msk	inc/lpc18xx.h	20781;"	d
SCU_SFSPD_7_EHS_Pos	inc/lpc18xx.h	20780;"	d
SCU_SFSPD_7_EPD_Msk	inc/lpc18xx.h	20777;"	d
SCU_SFSPD_7_EPD_Pos	inc/lpc18xx.h	20776;"	d
SCU_SFSPD_7_EPUN_Msk	inc/lpc18xx.h	20779;"	d
SCU_SFSPD_7_EPUN_Pos	inc/lpc18xx.h	20778;"	d
SCU_SFSPD_7_EZI_Msk	inc/lpc18xx.h	20783;"	d
SCU_SFSPD_7_EZI_Pos	inc/lpc18xx.h	20782;"	d
SCU_SFSPD_7_MODE_Msk	inc/lpc18xx.h	20775;"	d
SCU_SFSPD_7_MODE_Pos	inc/lpc18xx.h	20774;"	d
SCU_SFSPD_8_EHD_Msk	inc/lpc18xx.h	20799;"	d
SCU_SFSPD_8_EHD_Pos	inc/lpc18xx.h	20798;"	d
SCU_SFSPD_8_EHS_Msk	inc/lpc18xx.h	20795;"	d
SCU_SFSPD_8_EHS_Pos	inc/lpc18xx.h	20794;"	d
SCU_SFSPD_8_EPD_Msk	inc/lpc18xx.h	20791;"	d
SCU_SFSPD_8_EPD_Pos	inc/lpc18xx.h	20790;"	d
SCU_SFSPD_8_EPUN_Msk	inc/lpc18xx.h	20793;"	d
SCU_SFSPD_8_EPUN_Pos	inc/lpc18xx.h	20792;"	d
SCU_SFSPD_8_EZI_Msk	inc/lpc18xx.h	20797;"	d
SCU_SFSPD_8_EZI_Pos	inc/lpc18xx.h	20796;"	d
SCU_SFSPD_8_MODE_Msk	inc/lpc18xx.h	20789;"	d
SCU_SFSPD_8_MODE_Pos	inc/lpc18xx.h	20788;"	d
SCU_SFSPD_9_EHD_Msk	inc/lpc18xx.h	20813;"	d
SCU_SFSPD_9_EHD_Pos	inc/lpc18xx.h	20812;"	d
SCU_SFSPD_9_EHS_Msk	inc/lpc18xx.h	20809;"	d
SCU_SFSPD_9_EHS_Pos	inc/lpc18xx.h	20808;"	d
SCU_SFSPD_9_EPD_Msk	inc/lpc18xx.h	20805;"	d
SCU_SFSPD_9_EPD_Pos	inc/lpc18xx.h	20804;"	d
SCU_SFSPD_9_EPUN_Msk	inc/lpc18xx.h	20807;"	d
SCU_SFSPD_9_EPUN_Pos	inc/lpc18xx.h	20806;"	d
SCU_SFSPD_9_EZI_Msk	inc/lpc18xx.h	20811;"	d
SCU_SFSPD_9_EZI_Pos	inc/lpc18xx.h	20810;"	d
SCU_SFSPD_9_MODE_Msk	inc/lpc18xx.h	20803;"	d
SCU_SFSPD_9_MODE_Pos	inc/lpc18xx.h	20802;"	d
SCU_SFSPE_0_EHD_Msk	inc/lpc18xx.h	20925;"	d
SCU_SFSPE_0_EHD_Pos	inc/lpc18xx.h	20924;"	d
SCU_SFSPE_0_EHS_Msk	inc/lpc18xx.h	20921;"	d
SCU_SFSPE_0_EHS_Pos	inc/lpc18xx.h	20920;"	d
SCU_SFSPE_0_EPD_Msk	inc/lpc18xx.h	20917;"	d
SCU_SFSPE_0_EPD_Pos	inc/lpc18xx.h	20916;"	d
SCU_SFSPE_0_EPUN_Msk	inc/lpc18xx.h	20919;"	d
SCU_SFSPE_0_EPUN_Pos	inc/lpc18xx.h	20918;"	d
SCU_SFSPE_0_EZI_Msk	inc/lpc18xx.h	20923;"	d
SCU_SFSPE_0_EZI_Pos	inc/lpc18xx.h	20922;"	d
SCU_SFSPE_0_MODE_Msk	inc/lpc18xx.h	20915;"	d
SCU_SFSPE_0_MODE_Pos	inc/lpc18xx.h	20914;"	d
SCU_SFSPE_10_EHD_Msk	inc/lpc18xx.h	21065;"	d
SCU_SFSPE_10_EHD_Pos	inc/lpc18xx.h	21064;"	d
SCU_SFSPE_10_EHS_Msk	inc/lpc18xx.h	21061;"	d
SCU_SFSPE_10_EHS_Pos	inc/lpc18xx.h	21060;"	d
SCU_SFSPE_10_EPD_Msk	inc/lpc18xx.h	21057;"	d
SCU_SFSPE_10_EPD_Pos	inc/lpc18xx.h	21056;"	d
SCU_SFSPE_10_EPUN_Msk	inc/lpc18xx.h	21059;"	d
SCU_SFSPE_10_EPUN_Pos	inc/lpc18xx.h	21058;"	d
SCU_SFSPE_10_EZI_Msk	inc/lpc18xx.h	21063;"	d
SCU_SFSPE_10_EZI_Pos	inc/lpc18xx.h	21062;"	d
SCU_SFSPE_10_MODE_Msk	inc/lpc18xx.h	21055;"	d
SCU_SFSPE_10_MODE_Pos	inc/lpc18xx.h	21054;"	d
SCU_SFSPE_11_EHD_Msk	inc/lpc18xx.h	21079;"	d
SCU_SFSPE_11_EHD_Pos	inc/lpc18xx.h	21078;"	d
SCU_SFSPE_11_EHS_Msk	inc/lpc18xx.h	21075;"	d
SCU_SFSPE_11_EHS_Pos	inc/lpc18xx.h	21074;"	d
SCU_SFSPE_11_EPD_Msk	inc/lpc18xx.h	21071;"	d
SCU_SFSPE_11_EPD_Pos	inc/lpc18xx.h	21070;"	d
SCU_SFSPE_11_EPUN_Msk	inc/lpc18xx.h	21073;"	d
SCU_SFSPE_11_EPUN_Pos	inc/lpc18xx.h	21072;"	d
SCU_SFSPE_11_EZI_Msk	inc/lpc18xx.h	21077;"	d
SCU_SFSPE_11_EZI_Pos	inc/lpc18xx.h	21076;"	d
SCU_SFSPE_11_MODE_Msk	inc/lpc18xx.h	21069;"	d
SCU_SFSPE_11_MODE_Pos	inc/lpc18xx.h	21068;"	d
SCU_SFSPE_12_EHD_Msk	inc/lpc18xx.h	21093;"	d
SCU_SFSPE_12_EHD_Pos	inc/lpc18xx.h	21092;"	d
SCU_SFSPE_12_EHS_Msk	inc/lpc18xx.h	21089;"	d
SCU_SFSPE_12_EHS_Pos	inc/lpc18xx.h	21088;"	d
SCU_SFSPE_12_EPD_Msk	inc/lpc18xx.h	21085;"	d
SCU_SFSPE_12_EPD_Pos	inc/lpc18xx.h	21084;"	d
SCU_SFSPE_12_EPUN_Msk	inc/lpc18xx.h	21087;"	d
SCU_SFSPE_12_EPUN_Pos	inc/lpc18xx.h	21086;"	d
SCU_SFSPE_12_EZI_Msk	inc/lpc18xx.h	21091;"	d
SCU_SFSPE_12_EZI_Pos	inc/lpc18xx.h	21090;"	d
SCU_SFSPE_12_MODE_Msk	inc/lpc18xx.h	21083;"	d
SCU_SFSPE_12_MODE_Pos	inc/lpc18xx.h	21082;"	d
SCU_SFSPE_13_EHD_Msk	inc/lpc18xx.h	21107;"	d
SCU_SFSPE_13_EHD_Pos	inc/lpc18xx.h	21106;"	d
SCU_SFSPE_13_EHS_Msk	inc/lpc18xx.h	21103;"	d
SCU_SFSPE_13_EHS_Pos	inc/lpc18xx.h	21102;"	d
SCU_SFSPE_13_EPD_Msk	inc/lpc18xx.h	21099;"	d
SCU_SFSPE_13_EPD_Pos	inc/lpc18xx.h	21098;"	d
SCU_SFSPE_13_EPUN_Msk	inc/lpc18xx.h	21101;"	d
SCU_SFSPE_13_EPUN_Pos	inc/lpc18xx.h	21100;"	d
SCU_SFSPE_13_EZI_Msk	inc/lpc18xx.h	21105;"	d
SCU_SFSPE_13_EZI_Pos	inc/lpc18xx.h	21104;"	d
SCU_SFSPE_13_MODE_Msk	inc/lpc18xx.h	21097;"	d
SCU_SFSPE_13_MODE_Pos	inc/lpc18xx.h	21096;"	d
SCU_SFSPE_14_EHD_Msk	inc/lpc18xx.h	21121;"	d
SCU_SFSPE_14_EHD_Pos	inc/lpc18xx.h	21120;"	d
SCU_SFSPE_14_EHS_Msk	inc/lpc18xx.h	21117;"	d
SCU_SFSPE_14_EHS_Pos	inc/lpc18xx.h	21116;"	d
SCU_SFSPE_14_EPD_Msk	inc/lpc18xx.h	21113;"	d
SCU_SFSPE_14_EPD_Pos	inc/lpc18xx.h	21112;"	d
SCU_SFSPE_14_EPUN_Msk	inc/lpc18xx.h	21115;"	d
SCU_SFSPE_14_EPUN_Pos	inc/lpc18xx.h	21114;"	d
SCU_SFSPE_14_EZI_Msk	inc/lpc18xx.h	21119;"	d
SCU_SFSPE_14_EZI_Pos	inc/lpc18xx.h	21118;"	d
SCU_SFSPE_14_MODE_Msk	inc/lpc18xx.h	21111;"	d
SCU_SFSPE_14_MODE_Pos	inc/lpc18xx.h	21110;"	d
SCU_SFSPE_15_EHD_Msk	inc/lpc18xx.h	21135;"	d
SCU_SFSPE_15_EHD_Pos	inc/lpc18xx.h	21134;"	d
SCU_SFSPE_15_EHS_Msk	inc/lpc18xx.h	21131;"	d
SCU_SFSPE_15_EHS_Pos	inc/lpc18xx.h	21130;"	d
SCU_SFSPE_15_EPD_Msk	inc/lpc18xx.h	21127;"	d
SCU_SFSPE_15_EPD_Pos	inc/lpc18xx.h	21126;"	d
SCU_SFSPE_15_EPUN_Msk	inc/lpc18xx.h	21129;"	d
SCU_SFSPE_15_EPUN_Pos	inc/lpc18xx.h	21128;"	d
SCU_SFSPE_15_EZI_Msk	inc/lpc18xx.h	21133;"	d
SCU_SFSPE_15_EZI_Pos	inc/lpc18xx.h	21132;"	d
SCU_SFSPE_15_MODE_Msk	inc/lpc18xx.h	21125;"	d
SCU_SFSPE_15_MODE_Pos	inc/lpc18xx.h	21124;"	d
SCU_SFSPE_1_EHD_Msk	inc/lpc18xx.h	20939;"	d
SCU_SFSPE_1_EHD_Pos	inc/lpc18xx.h	20938;"	d
SCU_SFSPE_1_EHS_Msk	inc/lpc18xx.h	20935;"	d
SCU_SFSPE_1_EHS_Pos	inc/lpc18xx.h	20934;"	d
SCU_SFSPE_1_EPD_Msk	inc/lpc18xx.h	20931;"	d
SCU_SFSPE_1_EPD_Pos	inc/lpc18xx.h	20930;"	d
SCU_SFSPE_1_EPUN_Msk	inc/lpc18xx.h	20933;"	d
SCU_SFSPE_1_EPUN_Pos	inc/lpc18xx.h	20932;"	d
SCU_SFSPE_1_EZI_Msk	inc/lpc18xx.h	20937;"	d
SCU_SFSPE_1_EZI_Pos	inc/lpc18xx.h	20936;"	d
SCU_SFSPE_1_MODE_Msk	inc/lpc18xx.h	20929;"	d
SCU_SFSPE_1_MODE_Pos	inc/lpc18xx.h	20928;"	d
SCU_SFSPE_2_EHD_Msk	inc/lpc18xx.h	20953;"	d
SCU_SFSPE_2_EHD_Pos	inc/lpc18xx.h	20952;"	d
SCU_SFSPE_2_EHS_Msk	inc/lpc18xx.h	20949;"	d
SCU_SFSPE_2_EHS_Pos	inc/lpc18xx.h	20948;"	d
SCU_SFSPE_2_EPD_Msk	inc/lpc18xx.h	20945;"	d
SCU_SFSPE_2_EPD_Pos	inc/lpc18xx.h	20944;"	d
SCU_SFSPE_2_EPUN_Msk	inc/lpc18xx.h	20947;"	d
SCU_SFSPE_2_EPUN_Pos	inc/lpc18xx.h	20946;"	d
SCU_SFSPE_2_EZI_Msk	inc/lpc18xx.h	20951;"	d
SCU_SFSPE_2_EZI_Pos	inc/lpc18xx.h	20950;"	d
SCU_SFSPE_2_MODE_Msk	inc/lpc18xx.h	20943;"	d
SCU_SFSPE_2_MODE_Pos	inc/lpc18xx.h	20942;"	d
SCU_SFSPE_3_EHD_Msk	inc/lpc18xx.h	20967;"	d
SCU_SFSPE_3_EHD_Pos	inc/lpc18xx.h	20966;"	d
SCU_SFSPE_3_EHS_Msk	inc/lpc18xx.h	20963;"	d
SCU_SFSPE_3_EHS_Pos	inc/lpc18xx.h	20962;"	d
SCU_SFSPE_3_EPD_Msk	inc/lpc18xx.h	20959;"	d
SCU_SFSPE_3_EPD_Pos	inc/lpc18xx.h	20958;"	d
SCU_SFSPE_3_EPUN_Msk	inc/lpc18xx.h	20961;"	d
SCU_SFSPE_3_EPUN_Pos	inc/lpc18xx.h	20960;"	d
SCU_SFSPE_3_EZI_Msk	inc/lpc18xx.h	20965;"	d
SCU_SFSPE_3_EZI_Pos	inc/lpc18xx.h	20964;"	d
SCU_SFSPE_3_MODE_Msk	inc/lpc18xx.h	20957;"	d
SCU_SFSPE_3_MODE_Pos	inc/lpc18xx.h	20956;"	d
SCU_SFSPE_4_EHD_Msk	inc/lpc18xx.h	20981;"	d
SCU_SFSPE_4_EHD_Pos	inc/lpc18xx.h	20980;"	d
SCU_SFSPE_4_EHS_Msk	inc/lpc18xx.h	20977;"	d
SCU_SFSPE_4_EHS_Pos	inc/lpc18xx.h	20976;"	d
SCU_SFSPE_4_EPD_Msk	inc/lpc18xx.h	20973;"	d
SCU_SFSPE_4_EPD_Pos	inc/lpc18xx.h	20972;"	d
SCU_SFSPE_4_EPUN_Msk	inc/lpc18xx.h	20975;"	d
SCU_SFSPE_4_EPUN_Pos	inc/lpc18xx.h	20974;"	d
SCU_SFSPE_4_EZI_Msk	inc/lpc18xx.h	20979;"	d
SCU_SFSPE_4_EZI_Pos	inc/lpc18xx.h	20978;"	d
SCU_SFSPE_4_MODE_Msk	inc/lpc18xx.h	20971;"	d
SCU_SFSPE_4_MODE_Pos	inc/lpc18xx.h	20970;"	d
SCU_SFSPE_5_EHD_Msk	inc/lpc18xx.h	20995;"	d
SCU_SFSPE_5_EHD_Pos	inc/lpc18xx.h	20994;"	d
SCU_SFSPE_5_EHS_Msk	inc/lpc18xx.h	20991;"	d
SCU_SFSPE_5_EHS_Pos	inc/lpc18xx.h	20990;"	d
SCU_SFSPE_5_EPD_Msk	inc/lpc18xx.h	20987;"	d
SCU_SFSPE_5_EPD_Pos	inc/lpc18xx.h	20986;"	d
SCU_SFSPE_5_EPUN_Msk	inc/lpc18xx.h	20989;"	d
SCU_SFSPE_5_EPUN_Pos	inc/lpc18xx.h	20988;"	d
SCU_SFSPE_5_EZI_Msk	inc/lpc18xx.h	20993;"	d
SCU_SFSPE_5_EZI_Pos	inc/lpc18xx.h	20992;"	d
SCU_SFSPE_5_MODE_Msk	inc/lpc18xx.h	20985;"	d
SCU_SFSPE_5_MODE_Pos	inc/lpc18xx.h	20984;"	d
SCU_SFSPE_6_EHD_Msk	inc/lpc18xx.h	21009;"	d
SCU_SFSPE_6_EHD_Pos	inc/lpc18xx.h	21008;"	d
SCU_SFSPE_6_EHS_Msk	inc/lpc18xx.h	21005;"	d
SCU_SFSPE_6_EHS_Pos	inc/lpc18xx.h	21004;"	d
SCU_SFSPE_6_EPD_Msk	inc/lpc18xx.h	21001;"	d
SCU_SFSPE_6_EPD_Pos	inc/lpc18xx.h	21000;"	d
SCU_SFSPE_6_EPUN_Msk	inc/lpc18xx.h	21003;"	d
SCU_SFSPE_6_EPUN_Pos	inc/lpc18xx.h	21002;"	d
SCU_SFSPE_6_EZI_Msk	inc/lpc18xx.h	21007;"	d
SCU_SFSPE_6_EZI_Pos	inc/lpc18xx.h	21006;"	d
SCU_SFSPE_6_MODE_Msk	inc/lpc18xx.h	20999;"	d
SCU_SFSPE_6_MODE_Pos	inc/lpc18xx.h	20998;"	d
SCU_SFSPE_7_EHD_Msk	inc/lpc18xx.h	21023;"	d
SCU_SFSPE_7_EHD_Pos	inc/lpc18xx.h	21022;"	d
SCU_SFSPE_7_EHS_Msk	inc/lpc18xx.h	21019;"	d
SCU_SFSPE_7_EHS_Pos	inc/lpc18xx.h	21018;"	d
SCU_SFSPE_7_EPD_Msk	inc/lpc18xx.h	21015;"	d
SCU_SFSPE_7_EPD_Pos	inc/lpc18xx.h	21014;"	d
SCU_SFSPE_7_EPUN_Msk	inc/lpc18xx.h	21017;"	d
SCU_SFSPE_7_EPUN_Pos	inc/lpc18xx.h	21016;"	d
SCU_SFSPE_7_EZI_Msk	inc/lpc18xx.h	21021;"	d
SCU_SFSPE_7_EZI_Pos	inc/lpc18xx.h	21020;"	d
SCU_SFSPE_7_MODE_Msk	inc/lpc18xx.h	21013;"	d
SCU_SFSPE_7_MODE_Pos	inc/lpc18xx.h	21012;"	d
SCU_SFSPE_8_EHD_Msk	inc/lpc18xx.h	21037;"	d
SCU_SFSPE_8_EHD_Pos	inc/lpc18xx.h	21036;"	d
SCU_SFSPE_8_EHS_Msk	inc/lpc18xx.h	21033;"	d
SCU_SFSPE_8_EHS_Pos	inc/lpc18xx.h	21032;"	d
SCU_SFSPE_8_EPD_Msk	inc/lpc18xx.h	21029;"	d
SCU_SFSPE_8_EPD_Pos	inc/lpc18xx.h	21028;"	d
SCU_SFSPE_8_EPUN_Msk	inc/lpc18xx.h	21031;"	d
SCU_SFSPE_8_EPUN_Pos	inc/lpc18xx.h	21030;"	d
SCU_SFSPE_8_EZI_Msk	inc/lpc18xx.h	21035;"	d
SCU_SFSPE_8_EZI_Pos	inc/lpc18xx.h	21034;"	d
SCU_SFSPE_8_MODE_Msk	inc/lpc18xx.h	21027;"	d
SCU_SFSPE_8_MODE_Pos	inc/lpc18xx.h	21026;"	d
SCU_SFSPE_9_EHD_Msk	inc/lpc18xx.h	21051;"	d
SCU_SFSPE_9_EHD_Pos	inc/lpc18xx.h	21050;"	d
SCU_SFSPE_9_EHS_Msk	inc/lpc18xx.h	21047;"	d
SCU_SFSPE_9_EHS_Pos	inc/lpc18xx.h	21046;"	d
SCU_SFSPE_9_EPD_Msk	inc/lpc18xx.h	21043;"	d
SCU_SFSPE_9_EPD_Pos	inc/lpc18xx.h	21042;"	d
SCU_SFSPE_9_EPUN_Msk	inc/lpc18xx.h	21045;"	d
SCU_SFSPE_9_EPUN_Pos	inc/lpc18xx.h	21044;"	d
SCU_SFSPE_9_EZI_Msk	inc/lpc18xx.h	21049;"	d
SCU_SFSPE_9_EZI_Pos	inc/lpc18xx.h	21048;"	d
SCU_SFSPE_9_MODE_Msk	inc/lpc18xx.h	21041;"	d
SCU_SFSPE_9_MODE_Pos	inc/lpc18xx.h	21040;"	d
SCU_SFSPF_0_EHD_Msk	inc/lpc18xx.h	21149;"	d
SCU_SFSPF_0_EHD_Pos	inc/lpc18xx.h	21148;"	d
SCU_SFSPF_0_EHS_Msk	inc/lpc18xx.h	21145;"	d
SCU_SFSPF_0_EHS_Pos	inc/lpc18xx.h	21144;"	d
SCU_SFSPF_0_EPD_Msk	inc/lpc18xx.h	21141;"	d
SCU_SFSPF_0_EPD_Pos	inc/lpc18xx.h	21140;"	d
SCU_SFSPF_0_EPUN_Msk	inc/lpc18xx.h	21143;"	d
SCU_SFSPF_0_EPUN_Pos	inc/lpc18xx.h	21142;"	d
SCU_SFSPF_0_EZI_Msk	inc/lpc18xx.h	21147;"	d
SCU_SFSPF_0_EZI_Pos	inc/lpc18xx.h	21146;"	d
SCU_SFSPF_0_MODE_Msk	inc/lpc18xx.h	21139;"	d
SCU_SFSPF_0_MODE_Pos	inc/lpc18xx.h	21138;"	d
SCU_SFSPF_10_EHD_Msk	inc/lpc18xx.h	21289;"	d
SCU_SFSPF_10_EHD_Pos	inc/lpc18xx.h	21288;"	d
SCU_SFSPF_10_EHS_Msk	inc/lpc18xx.h	21285;"	d
SCU_SFSPF_10_EHS_Pos	inc/lpc18xx.h	21284;"	d
SCU_SFSPF_10_EPD_Msk	inc/lpc18xx.h	21281;"	d
SCU_SFSPF_10_EPD_Pos	inc/lpc18xx.h	21280;"	d
SCU_SFSPF_10_EPUN_Msk	inc/lpc18xx.h	21283;"	d
SCU_SFSPF_10_EPUN_Pos	inc/lpc18xx.h	21282;"	d
SCU_SFSPF_10_EZI_Msk	inc/lpc18xx.h	21287;"	d
SCU_SFSPF_10_EZI_Pos	inc/lpc18xx.h	21286;"	d
SCU_SFSPF_10_MODE_Msk	inc/lpc18xx.h	21279;"	d
SCU_SFSPF_10_MODE_Pos	inc/lpc18xx.h	21278;"	d
SCU_SFSPF_11_EHD_Msk	inc/lpc18xx.h	21303;"	d
SCU_SFSPF_11_EHD_Pos	inc/lpc18xx.h	21302;"	d
SCU_SFSPF_11_EHS_Msk	inc/lpc18xx.h	21299;"	d
SCU_SFSPF_11_EHS_Pos	inc/lpc18xx.h	21298;"	d
SCU_SFSPF_11_EPD_Msk	inc/lpc18xx.h	21295;"	d
SCU_SFSPF_11_EPD_Pos	inc/lpc18xx.h	21294;"	d
SCU_SFSPF_11_EPUN_Msk	inc/lpc18xx.h	21297;"	d
SCU_SFSPF_11_EPUN_Pos	inc/lpc18xx.h	21296;"	d
SCU_SFSPF_11_EZI_Msk	inc/lpc18xx.h	21301;"	d
SCU_SFSPF_11_EZI_Pos	inc/lpc18xx.h	21300;"	d
SCU_SFSPF_11_MODE_Msk	inc/lpc18xx.h	21293;"	d
SCU_SFSPF_11_MODE_Pos	inc/lpc18xx.h	21292;"	d
SCU_SFSPF_1_EHD_Msk	inc/lpc18xx.h	21163;"	d
SCU_SFSPF_1_EHD_Pos	inc/lpc18xx.h	21162;"	d
SCU_SFSPF_1_EHS_Msk	inc/lpc18xx.h	21159;"	d
SCU_SFSPF_1_EHS_Pos	inc/lpc18xx.h	21158;"	d
SCU_SFSPF_1_EPD_Msk	inc/lpc18xx.h	21155;"	d
SCU_SFSPF_1_EPD_Pos	inc/lpc18xx.h	21154;"	d
SCU_SFSPF_1_EPUN_Msk	inc/lpc18xx.h	21157;"	d
SCU_SFSPF_1_EPUN_Pos	inc/lpc18xx.h	21156;"	d
SCU_SFSPF_1_EZI_Msk	inc/lpc18xx.h	21161;"	d
SCU_SFSPF_1_EZI_Pos	inc/lpc18xx.h	21160;"	d
SCU_SFSPF_1_MODE_Msk	inc/lpc18xx.h	21153;"	d
SCU_SFSPF_1_MODE_Pos	inc/lpc18xx.h	21152;"	d
SCU_SFSPF_2_EHD_Msk	inc/lpc18xx.h	21177;"	d
SCU_SFSPF_2_EHD_Pos	inc/lpc18xx.h	21176;"	d
SCU_SFSPF_2_EHS_Msk	inc/lpc18xx.h	21173;"	d
SCU_SFSPF_2_EHS_Pos	inc/lpc18xx.h	21172;"	d
SCU_SFSPF_2_EPD_Msk	inc/lpc18xx.h	21169;"	d
SCU_SFSPF_2_EPD_Pos	inc/lpc18xx.h	21168;"	d
SCU_SFSPF_2_EPUN_Msk	inc/lpc18xx.h	21171;"	d
SCU_SFSPF_2_EPUN_Pos	inc/lpc18xx.h	21170;"	d
SCU_SFSPF_2_EZI_Msk	inc/lpc18xx.h	21175;"	d
SCU_SFSPF_2_EZI_Pos	inc/lpc18xx.h	21174;"	d
SCU_SFSPF_2_MODE_Msk	inc/lpc18xx.h	21167;"	d
SCU_SFSPF_2_MODE_Pos	inc/lpc18xx.h	21166;"	d
SCU_SFSPF_3_EHD_Msk	inc/lpc18xx.h	21191;"	d
SCU_SFSPF_3_EHD_Pos	inc/lpc18xx.h	21190;"	d
SCU_SFSPF_3_EHS_Msk	inc/lpc18xx.h	21187;"	d
SCU_SFSPF_3_EHS_Pos	inc/lpc18xx.h	21186;"	d
SCU_SFSPF_3_EPD_Msk	inc/lpc18xx.h	21183;"	d
SCU_SFSPF_3_EPD_Pos	inc/lpc18xx.h	21182;"	d
SCU_SFSPF_3_EPUN_Msk	inc/lpc18xx.h	21185;"	d
SCU_SFSPF_3_EPUN_Pos	inc/lpc18xx.h	21184;"	d
SCU_SFSPF_3_EZI_Msk	inc/lpc18xx.h	21189;"	d
SCU_SFSPF_3_EZI_Pos	inc/lpc18xx.h	21188;"	d
SCU_SFSPF_3_MODE_Msk	inc/lpc18xx.h	21181;"	d
SCU_SFSPF_3_MODE_Pos	inc/lpc18xx.h	21180;"	d
SCU_SFSPF_4_EHD_Msk	inc/lpc18xx.h	21205;"	d
SCU_SFSPF_4_EHD_Pos	inc/lpc18xx.h	21204;"	d
SCU_SFSPF_4_EHS_Msk	inc/lpc18xx.h	21201;"	d
SCU_SFSPF_4_EHS_Pos	inc/lpc18xx.h	21200;"	d
SCU_SFSPF_4_EPD_Msk	inc/lpc18xx.h	21197;"	d
SCU_SFSPF_4_EPD_Pos	inc/lpc18xx.h	21196;"	d
SCU_SFSPF_4_EPUN_Msk	inc/lpc18xx.h	21199;"	d
SCU_SFSPF_4_EPUN_Pos	inc/lpc18xx.h	21198;"	d
SCU_SFSPF_4_EZI_Msk	inc/lpc18xx.h	21203;"	d
SCU_SFSPF_4_EZI_Pos	inc/lpc18xx.h	21202;"	d
SCU_SFSPF_4_MODE_Msk	inc/lpc18xx.h	21195;"	d
SCU_SFSPF_4_MODE_Pos	inc/lpc18xx.h	21194;"	d
SCU_SFSPF_5_EHD_Msk	inc/lpc18xx.h	21219;"	d
SCU_SFSPF_5_EHD_Pos	inc/lpc18xx.h	21218;"	d
SCU_SFSPF_5_EHS_Msk	inc/lpc18xx.h	21215;"	d
SCU_SFSPF_5_EHS_Pos	inc/lpc18xx.h	21214;"	d
SCU_SFSPF_5_EPD_Msk	inc/lpc18xx.h	21211;"	d
SCU_SFSPF_5_EPD_Pos	inc/lpc18xx.h	21210;"	d
SCU_SFSPF_5_EPUN_Msk	inc/lpc18xx.h	21213;"	d
SCU_SFSPF_5_EPUN_Pos	inc/lpc18xx.h	21212;"	d
SCU_SFSPF_5_EZI_Msk	inc/lpc18xx.h	21217;"	d
SCU_SFSPF_5_EZI_Pos	inc/lpc18xx.h	21216;"	d
SCU_SFSPF_5_MODE_Msk	inc/lpc18xx.h	21209;"	d
SCU_SFSPF_5_MODE_Pos	inc/lpc18xx.h	21208;"	d
SCU_SFSPF_6_EHD_Msk	inc/lpc18xx.h	21233;"	d
SCU_SFSPF_6_EHD_Pos	inc/lpc18xx.h	21232;"	d
SCU_SFSPF_6_EHS_Msk	inc/lpc18xx.h	21229;"	d
SCU_SFSPF_6_EHS_Pos	inc/lpc18xx.h	21228;"	d
SCU_SFSPF_6_EPD_Msk	inc/lpc18xx.h	21225;"	d
SCU_SFSPF_6_EPD_Pos	inc/lpc18xx.h	21224;"	d
SCU_SFSPF_6_EPUN_Msk	inc/lpc18xx.h	21227;"	d
SCU_SFSPF_6_EPUN_Pos	inc/lpc18xx.h	21226;"	d
SCU_SFSPF_6_EZI_Msk	inc/lpc18xx.h	21231;"	d
SCU_SFSPF_6_EZI_Pos	inc/lpc18xx.h	21230;"	d
SCU_SFSPF_6_MODE_Msk	inc/lpc18xx.h	21223;"	d
SCU_SFSPF_6_MODE_Pos	inc/lpc18xx.h	21222;"	d
SCU_SFSPF_7_EHD_Msk	inc/lpc18xx.h	21247;"	d
SCU_SFSPF_7_EHD_Pos	inc/lpc18xx.h	21246;"	d
SCU_SFSPF_7_EHS_Msk	inc/lpc18xx.h	21243;"	d
SCU_SFSPF_7_EHS_Pos	inc/lpc18xx.h	21242;"	d
SCU_SFSPF_7_EPD_Msk	inc/lpc18xx.h	21239;"	d
SCU_SFSPF_7_EPD_Pos	inc/lpc18xx.h	21238;"	d
SCU_SFSPF_7_EPUN_Msk	inc/lpc18xx.h	21241;"	d
SCU_SFSPF_7_EPUN_Pos	inc/lpc18xx.h	21240;"	d
SCU_SFSPF_7_EZI_Msk	inc/lpc18xx.h	21245;"	d
SCU_SFSPF_7_EZI_Pos	inc/lpc18xx.h	21244;"	d
SCU_SFSPF_7_MODE_Msk	inc/lpc18xx.h	21237;"	d
SCU_SFSPF_7_MODE_Pos	inc/lpc18xx.h	21236;"	d
SCU_SFSPF_8_EHD_Msk	inc/lpc18xx.h	21261;"	d
SCU_SFSPF_8_EHD_Pos	inc/lpc18xx.h	21260;"	d
SCU_SFSPF_8_EHS_Msk	inc/lpc18xx.h	21257;"	d
SCU_SFSPF_8_EHS_Pos	inc/lpc18xx.h	21256;"	d
SCU_SFSPF_8_EPD_Msk	inc/lpc18xx.h	21253;"	d
SCU_SFSPF_8_EPD_Pos	inc/lpc18xx.h	21252;"	d
SCU_SFSPF_8_EPUN_Msk	inc/lpc18xx.h	21255;"	d
SCU_SFSPF_8_EPUN_Pos	inc/lpc18xx.h	21254;"	d
SCU_SFSPF_8_EZI_Msk	inc/lpc18xx.h	21259;"	d
SCU_SFSPF_8_EZI_Pos	inc/lpc18xx.h	21258;"	d
SCU_SFSPF_8_MODE_Msk	inc/lpc18xx.h	21251;"	d
SCU_SFSPF_8_MODE_Pos	inc/lpc18xx.h	21250;"	d
SCU_SFSPF_9_EHD_Msk	inc/lpc18xx.h	21275;"	d
SCU_SFSPF_9_EHD_Pos	inc/lpc18xx.h	21274;"	d
SCU_SFSPF_9_EHS_Msk	inc/lpc18xx.h	21271;"	d
SCU_SFSPF_9_EHS_Pos	inc/lpc18xx.h	21270;"	d
SCU_SFSPF_9_EPD_Msk	inc/lpc18xx.h	21267;"	d
SCU_SFSPF_9_EPD_Pos	inc/lpc18xx.h	21266;"	d
SCU_SFSPF_9_EPUN_Msk	inc/lpc18xx.h	21269;"	d
SCU_SFSPF_9_EPUN_Pos	inc/lpc18xx.h	21268;"	d
SCU_SFSPF_9_EZI_Msk	inc/lpc18xx.h	21273;"	d
SCU_SFSPF_9_EZI_Pos	inc/lpc18xx.h	21272;"	d
SCU_SFSPF_9_MODE_Msk	inc/lpc18xx.h	21265;"	d
SCU_SFSPF_9_MODE_Pos	inc/lpc18xx.h	21264;"	d
SCU_SFSUSB_USB_AIM_Msk	inc/lpc18xx.h	21363;"	d
SCU_SFSUSB_USB_AIM_Pos	inc/lpc18xx.h	21362;"	d
SCU_SFSUSB_USB_ESEA_Msk	inc/lpc18xx.h	21365;"	d
SCU_SFSUSB_USB_ESEA_Pos	inc/lpc18xx.h	21364;"	d
SCnSCB	inc/core_cm3.h	841;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	inc/core_cm3.h	534;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	inc/core_cm3.h	533;"	d
SCnSCB_ACTLR_DISFOLD_Msk	inc/core_cm3.h	531;"	d
SCnSCB_ACTLR_DISFOLD_Pos	inc/core_cm3.h	530;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	inc/core_cm3.h	537;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	inc/core_cm3.h	536;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	inc/core_cm3.h	526;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	inc/core_cm3.h	525;"	d
SCnSCB_Type	inc/core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon93
SDIO_ERIn	inc/lpc18xx.h	/^  SDIO_ERIn                         = 11,$/;"	e	enum:__anon2
SDIO_IRQn	inc/lpc18xx.h	/^  SDIO_IRQn                         = 6,    \/*!<   6  SDIO                             *\/$/;"	e	enum:__anon1
SDMMC_BLKSIZ_BLOCK_SIZE_Msk	inc/lpc18xx.h	6674;"	d
SDMMC_BLKSIZ_BLOCK_SIZE_Pos	inc/lpc18xx.h	6673;"	d
SDMMC_BMOD_DE_Msk	inc/lpc18xx.h	6938;"	d
SDMMC_BMOD_DE_Pos	inc/lpc18xx.h	6937;"	d
SDMMC_BMOD_DSL_Msk	inc/lpc18xx.h	6936;"	d
SDMMC_BMOD_DSL_Pos	inc/lpc18xx.h	6935;"	d
SDMMC_BMOD_FB_Msk	inc/lpc18xx.h	6934;"	d
SDMMC_BMOD_FB_Pos	inc/lpc18xx.h	6933;"	d
SDMMC_BMOD_PBL_Msk	inc/lpc18xx.h	6940;"	d
SDMMC_BMOD_PBL_Pos	inc/lpc18xx.h	6939;"	d
SDMMC_BMOD_SWR_Msk	inc/lpc18xx.h	6932;"	d
SDMMC_BMOD_SWR_Pos	inc/lpc18xx.h	6931;"	d
SDMMC_BUFADDR_HBA_Msk	inc/lpc18xx.h	6992;"	d
SDMMC_BUFADDR_HBA_Pos	inc/lpc18xx.h	6991;"	d
SDMMC_BYTCNT_BYTE_COUNT_Msk	inc/lpc18xx.h	6678;"	d
SDMMC_BYTCNT_BYTE_COUNT_Pos	inc/lpc18xx.h	6677;"	d
SDMMC_CDETECT_CARD_DETECT_N_Msk	inc/lpc18xx.h	6888;"	d
SDMMC_CDETECT_CARD_DETECT_N_Pos	inc/lpc18xx.h	6887;"	d
SDMMC_CLKDIV_CLK_DIVIDER0_Msk	inc/lpc18xx.h	6642;"	d
SDMMC_CLKDIV_CLK_DIVIDER0_Pos	inc/lpc18xx.h	6641;"	d
SDMMC_CLKDIV_CLK_DIVIDER1_Msk	inc/lpc18xx.h	6644;"	d
SDMMC_CLKDIV_CLK_DIVIDER1_Pos	inc/lpc18xx.h	6643;"	d
SDMMC_CLKDIV_CLK_DIVIDER2_Msk	inc/lpc18xx.h	6646;"	d
SDMMC_CLKDIV_CLK_DIVIDER2_Pos	inc/lpc18xx.h	6645;"	d
SDMMC_CLKDIV_CLK_DIVIDER3_Msk	inc/lpc18xx.h	6648;"	d
SDMMC_CLKDIV_CLK_DIVIDER3_Pos	inc/lpc18xx.h	6647;"	d
SDMMC_CLKENA_CCLK_ENABLE_Msk	inc/lpc18xx.h	6656;"	d
SDMMC_CLKENA_CCLK_ENABLE_Pos	inc/lpc18xx.h	6655;"	d
SDMMC_CLKENA_CCLK_LOW_POWER_Msk	inc/lpc18xx.h	6658;"	d
SDMMC_CLKENA_CCLK_LOW_POWER_Pos	inc/lpc18xx.h	6657;"	d
SDMMC_CLKSRC_CLK_SOURCE_Msk	inc/lpc18xx.h	6652;"	d
SDMMC_CLKSRC_CLK_SOURCE_Pos	inc/lpc18xx.h	6651;"	d
SDMMC_CMDARG_CMD_ARG_Msk	inc/lpc18xx.h	6718;"	d
SDMMC_CMDARG_CMD_ARG_Pos	inc/lpc18xx.h	6717;"	d
SDMMC_CMD_BOOT_MODE_Msk	inc/lpc18xx.h	6758;"	d
SDMMC_CMD_BOOT_MODE_Pos	inc/lpc18xx.h	6757;"	d
SDMMC_CMD_CARD_NUMBER_Msk	inc/lpc18xx.h	6744;"	d
SDMMC_CMD_CARD_NUMBER_Pos	inc/lpc18xx.h	6743;"	d
SDMMC_CMD_CCS_EXPECTED_Msk	inc/lpc18xx.h	6750;"	d
SDMMC_CMD_CCS_EXPECTED_Pos	inc/lpc18xx.h	6749;"	d
SDMMC_CMD_CHECK_RESPONSE_CRC_Msk	inc/lpc18xx.h	6728;"	d
SDMMC_CMD_CHECK_RESPONSE_CRC_Pos	inc/lpc18xx.h	6727;"	d
SDMMC_CMD_CMD_INDEX_Msk	inc/lpc18xx.h	6722;"	d
SDMMC_CMD_CMD_INDEX_Pos	inc/lpc18xx.h	6721;"	d
SDMMC_CMD_DATA_EXPECTED_Msk	inc/lpc18xx.h	6730;"	d
SDMMC_CMD_DATA_EXPECTED_Pos	inc/lpc18xx.h	6729;"	d
SDMMC_CMD_DISABLE_BOOT_Msk	inc/lpc18xx.h	6756;"	d
SDMMC_CMD_DISABLE_BOOT_Pos	inc/lpc18xx.h	6755;"	d
SDMMC_CMD_ENABLE_BOOT_Msk	inc/lpc18xx.h	6752;"	d
SDMMC_CMD_ENABLE_BOOT_Pos	inc/lpc18xx.h	6751;"	d
SDMMC_CMD_EXPECT_BOOT_ACK_Msk	inc/lpc18xx.h	6754;"	d
SDMMC_CMD_EXPECT_BOOT_ACK_Pos	inc/lpc18xx.h	6753;"	d
SDMMC_CMD_READ_CEATA_DEVICE_Msk	inc/lpc18xx.h	6748;"	d
SDMMC_CMD_READ_CEATA_DEVICE_Pos	inc/lpc18xx.h	6747;"	d
SDMMC_CMD_READ_WRITE_Msk	inc/lpc18xx.h	6732;"	d
SDMMC_CMD_READ_WRITE_Pos	inc/lpc18xx.h	6731;"	d
SDMMC_CMD_RESPONSE_EXPECT_Msk	inc/lpc18xx.h	6724;"	d
SDMMC_CMD_RESPONSE_EXPECT_Pos	inc/lpc18xx.h	6723;"	d
SDMMC_CMD_RESPONSE_LENGTH_Msk	inc/lpc18xx.h	6726;"	d
SDMMC_CMD_RESPONSE_LENGTH_Pos	inc/lpc18xx.h	6725;"	d
SDMMC_CMD_SEND_AUTO_STOP_Msk	inc/lpc18xx.h	6736;"	d
SDMMC_CMD_SEND_AUTO_STOP_Pos	inc/lpc18xx.h	6735;"	d
SDMMC_CMD_SEND_INITIALIZATION_Msk	inc/lpc18xx.h	6742;"	d
SDMMC_CMD_SEND_INITIALIZATION_Pos	inc/lpc18xx.h	6741;"	d
SDMMC_CMD_START_CMD_Msk	inc/lpc18xx.h	6762;"	d
SDMMC_CMD_START_CMD_Pos	inc/lpc18xx.h	6761;"	d
SDMMC_CMD_STOP_ABORT_CMd_Msk	inc/lpc18xx.h	6740;"	d
SDMMC_CMD_STOP_ABORT_CMd_Pos	inc/lpc18xx.h	6739;"	d
SDMMC_CMD_TRANSFER_MODE_Msk	inc/lpc18xx.h	6734;"	d
SDMMC_CMD_TRANSFER_MODE_Pos	inc/lpc18xx.h	6733;"	d
SDMMC_CMD_UPDATE_CLOCK_REGISTERS_ONLY_Msk	inc/lpc18xx.h	6746;"	d
SDMMC_CMD_UPDATE_CLOCK_REGISTERS_ONLY_Pos	inc/lpc18xx.h	6745;"	d
SDMMC_CMD_VOLT_SWITCH_Msk	inc/lpc18xx.h	6760;"	d
SDMMC_CMD_VOLT_SWITCH_Pos	inc/lpc18xx.h	6759;"	d
SDMMC_CMD_WAIT_PRVDATA_COMPLETE_Msk	inc/lpc18xx.h	6738;"	d
SDMMC_CMD_WAIT_PRVDATA_COMPLETE_Pos	inc/lpc18xx.h	6737;"	d
SDMMC_CTRL_ABORT_READ_DATA_Msk	inc/lpc18xx.h	6620;"	d
SDMMC_CTRL_ABORT_READ_DATA_Pos	inc/lpc18xx.h	6619;"	d
SDMMC_CTRL_CARD_VOLTAGE_A_Msk	inc/lpc18xx.h	6628;"	d
SDMMC_CTRL_CARD_VOLTAGE_A_Pos	inc/lpc18xx.h	6627;"	d
SDMMC_CTRL_CARD_VOLTAGE_B_Msk	inc/lpc18xx.h	6630;"	d
SDMMC_CTRL_CARD_VOLTAGE_B_Pos	inc/lpc18xx.h	6629;"	d
SDMMC_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_Msk	inc/lpc18xx.h	6626;"	d
SDMMC_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_Pos	inc/lpc18xx.h	6625;"	d
SDMMC_CTRL_CONTROLLER_RESET_Msk	inc/lpc18xx.h	6606;"	d
SDMMC_CTRL_CONTROLLER_RESET_Pos	inc/lpc18xx.h	6605;"	d
SDMMC_CTRL_DMA_ENABLE_Msk	inc/lpc18xx.h	6614;"	d
SDMMC_CTRL_DMA_ENABLE_Pos	inc/lpc18xx.h	6613;"	d
SDMMC_CTRL_DMA_RESET_Msk	inc/lpc18xx.h	6610;"	d
SDMMC_CTRL_DMA_RESET_Pos	inc/lpc18xx.h	6609;"	d
SDMMC_CTRL_ENABLE_OD_PULLUP_Msk	inc/lpc18xx.h	6632;"	d
SDMMC_CTRL_ENABLE_OD_PULLUP_Pos	inc/lpc18xx.h	6631;"	d
SDMMC_CTRL_FIFO_RESET_Msk	inc/lpc18xx.h	6608;"	d
SDMMC_CTRL_FIFO_RESET_Pos	inc/lpc18xx.h	6607;"	d
SDMMC_CTRL_INT_ENABLE_Msk	inc/lpc18xx.h	6612;"	d
SDMMC_CTRL_INT_ENABLE_Pos	inc/lpc18xx.h	6611;"	d
SDMMC_CTRL_READ_WAIT_Msk	inc/lpc18xx.h	6616;"	d
SDMMC_CTRL_READ_WAIT_Pos	inc/lpc18xx.h	6615;"	d
SDMMC_CTRL_SEND_AUTO_STOP_CCSD_Msk	inc/lpc18xx.h	6624;"	d
SDMMC_CTRL_SEND_AUTO_STOP_CCSD_Pos	inc/lpc18xx.h	6623;"	d
SDMMC_CTRL_SEND_CCSD_Msk	inc/lpc18xx.h	6622;"	d
SDMMC_CTRL_SEND_CCSD_Pos	inc/lpc18xx.h	6621;"	d
SDMMC_CTRL_SEND_IRQ_RESPONSE_Msk	inc/lpc18xx.h	6618;"	d
SDMMC_CTRL_SEND_IRQ_RESPONSE_Pos	inc/lpc18xx.h	6617;"	d
SDMMC_CTRL_USE_INTERNAL_DMAC_Msk	inc/lpc18xx.h	6634;"	d
SDMMC_CTRL_USE_INTERNAL_DMAC_Pos	inc/lpc18xx.h	6633;"	d
SDMMC_CTYPE_CARD_WIDTH0_Msk	inc/lpc18xx.h	6668;"	d
SDMMC_CTYPE_CARD_WIDTH0_Pos	inc/lpc18xx.h	6667;"	d
SDMMC_CTYPE_CARD_WIDTH1_Msk	inc/lpc18xx.h	6670;"	d
SDMMC_CTYPE_CARD_WIDTH1_Pos	inc/lpc18xx.h	6669;"	d
SDMMC_DBADDR_SDL_Msk	inc/lpc18xx.h	6948;"	d
SDMMC_DBADDR_SDL_Pos	inc/lpc18xx.h	6947;"	d
SDMMC_DEBNCE_DEBOUNCE_COUNT_Msk	inc/lpc18xx.h	6910;"	d
SDMMC_DEBNCE_DEBOUNCE_COUNT_Pos	inc/lpc18xx.h	6909;"	d
SDMMC_DSCADDR_HDA_Msk	inc/lpc18xx.h	6988;"	d
SDMMC_DSCADDR_HDA_Pos	inc/lpc18xx.h	6987;"	d
SDMMC_FIFOTH_DW_DMA_MUTIPLE_TRANSACTION_SIZE_Msk	inc/lpc18xx.h	6884;"	d
SDMMC_FIFOTH_DW_DMA_MUTIPLE_TRANSACTION_SIZE_Pos	inc/lpc18xx.h	6883;"	d
SDMMC_FIFOTH_RX_WMARK_Msk	inc/lpc18xx.h	6882;"	d
SDMMC_FIFOTH_RX_WMARK_Pos	inc/lpc18xx.h	6881;"	d
SDMMC_FIFOTH_TX_WMARK_Msk	inc/lpc18xx.h	6880;"	d
SDMMC_FIFOTH_TX_WMARK_Pos	inc/lpc18xx.h	6879;"	d
SDMMC_GPIO_GPI_Msk	inc/lpc18xx.h	6896;"	d
SDMMC_GPIO_GPI_Pos	inc/lpc18xx.h	6895;"	d
SDMMC_GPIO_GPO_Msk	inc/lpc18xx.h	6898;"	d
SDMMC_GPIO_GPO_Pos	inc/lpc18xx.h	6897;"	d
SDMMC_IDINTEN_AIS_Msk	inc/lpc18xx.h	6984;"	d
SDMMC_IDINTEN_AIS_Pos	inc/lpc18xx.h	6983;"	d
SDMMC_IDINTEN_CES_Msk	inc/lpc18xx.h	6980;"	d
SDMMC_IDINTEN_CES_Pos	inc/lpc18xx.h	6979;"	d
SDMMC_IDINTEN_DU_Msk	inc/lpc18xx.h	6978;"	d
SDMMC_IDINTEN_DU_Pos	inc/lpc18xx.h	6977;"	d
SDMMC_IDINTEN_FBE_Msk	inc/lpc18xx.h	6976;"	d
SDMMC_IDINTEN_FBE_Pos	inc/lpc18xx.h	6975;"	d
SDMMC_IDINTEN_NIS_Msk	inc/lpc18xx.h	6982;"	d
SDMMC_IDINTEN_NIS_Pos	inc/lpc18xx.h	6981;"	d
SDMMC_IDINTEN_RI_Msk	inc/lpc18xx.h	6974;"	d
SDMMC_IDINTEN_RI_Pos	inc/lpc18xx.h	6973;"	d
SDMMC_IDINTEN_TI_Msk	inc/lpc18xx.h	6972;"	d
SDMMC_IDINTEN_TI_Pos	inc/lpc18xx.h	6971;"	d
SDMMC_IDSTS_AIS_Msk	inc/lpc18xx.h	6964;"	d
SDMMC_IDSTS_AIS_Pos	inc/lpc18xx.h	6963;"	d
SDMMC_IDSTS_CES_Msk	inc/lpc18xx.h	6960;"	d
SDMMC_IDSTS_CES_Pos	inc/lpc18xx.h	6959;"	d
SDMMC_IDSTS_DU_Msk	inc/lpc18xx.h	6958;"	d
SDMMC_IDSTS_DU_Pos	inc/lpc18xx.h	6957;"	d
SDMMC_IDSTS_EB_Msk	inc/lpc18xx.h	6966;"	d
SDMMC_IDSTS_EB_Pos	inc/lpc18xx.h	6965;"	d
SDMMC_IDSTS_FBE_Msk	inc/lpc18xx.h	6956;"	d
SDMMC_IDSTS_FBE_Pos	inc/lpc18xx.h	6955;"	d
SDMMC_IDSTS_FSM_Msk	inc/lpc18xx.h	6968;"	d
SDMMC_IDSTS_FSM_Pos	inc/lpc18xx.h	6967;"	d
SDMMC_IDSTS_NIS_Msk	inc/lpc18xx.h	6962;"	d
SDMMC_IDSTS_NIS_Pos	inc/lpc18xx.h	6961;"	d
SDMMC_IDSTS_RI_Msk	inc/lpc18xx.h	6954;"	d
SDMMC_IDSTS_RI_Pos	inc/lpc18xx.h	6953;"	d
SDMMC_IDSTS_TI_Msk	inc/lpc18xx.h	6952;"	d
SDMMC_IDSTS_TI_Pos	inc/lpc18xx.h	6951;"	d
SDMMC_INTMASK_ACD_Msk	inc/lpc18xx.h	6710;"	d
SDMMC_INTMASK_ACD_Pos	inc/lpc18xx.h	6709;"	d
SDMMC_INTMASK_CDET_Msk	inc/lpc18xx.h	6682;"	d
SDMMC_INTMASK_CDET_Pos	inc/lpc18xx.h	6681;"	d
SDMMC_INTMASK_CDONE_Msk	inc/lpc18xx.h	6686;"	d
SDMMC_INTMASK_CDONE_Pos	inc/lpc18xx.h	6685;"	d
SDMMC_INTMASK_DCRC_Msk	inc/lpc18xx.h	6696;"	d
SDMMC_INTMASK_DCRC_Pos	inc/lpc18xx.h	6695;"	d
SDMMC_INTMASK_DRTO_Msk	inc/lpc18xx.h	6700;"	d
SDMMC_INTMASK_DRTO_Pos	inc/lpc18xx.h	6699;"	d
SDMMC_INTMASK_DTO_Msk	inc/lpc18xx.h	6688;"	d
SDMMC_INTMASK_DTO_Pos	inc/lpc18xx.h	6687;"	d
SDMMC_INTMASK_EBE_Msk	inc/lpc18xx.h	6712;"	d
SDMMC_INTMASK_EBE_Pos	inc/lpc18xx.h	6711;"	d
SDMMC_INTMASK_FRUN_Msk	inc/lpc18xx.h	6704;"	d
SDMMC_INTMASK_FRUN_Pos	inc/lpc18xx.h	6703;"	d
SDMMC_INTMASK_HLE_Msk	inc/lpc18xx.h	6706;"	d
SDMMC_INTMASK_HLE_Pos	inc/lpc18xx.h	6705;"	d
SDMMC_INTMASK_HTO_Msk	inc/lpc18xx.h	6702;"	d
SDMMC_INTMASK_HTO_Pos	inc/lpc18xx.h	6701;"	d
SDMMC_INTMASK_RCRC_Msk	inc/lpc18xx.h	6694;"	d
SDMMC_INTMASK_RCRC_Pos	inc/lpc18xx.h	6693;"	d
SDMMC_INTMASK_RE_Msk	inc/lpc18xx.h	6684;"	d
SDMMC_INTMASK_RE_Pos	inc/lpc18xx.h	6683;"	d
SDMMC_INTMASK_RTO_Msk	inc/lpc18xx.h	6698;"	d
SDMMC_INTMASK_RTO_Pos	inc/lpc18xx.h	6697;"	d
SDMMC_INTMASK_RXDR_Msk	inc/lpc18xx.h	6692;"	d
SDMMC_INTMASK_RXDR_Pos	inc/lpc18xx.h	6691;"	d
SDMMC_INTMASK_SBE_Msk	inc/lpc18xx.h	6708;"	d
SDMMC_INTMASK_SBE_Pos	inc/lpc18xx.h	6707;"	d
SDMMC_INTMASK_SDIO_INT_MASK_Msk	inc/lpc18xx.h	6714;"	d
SDMMC_INTMASK_SDIO_INT_MASK_Pos	inc/lpc18xx.h	6713;"	d
SDMMC_INTMASK_TXDR_Msk	inc/lpc18xx.h	6690;"	d
SDMMC_INTMASK_TXDR_Pos	inc/lpc18xx.h	6689;"	d
SDMMC_MINTSTS_ACD_Msk	inc/lpc18xx.h	6810;"	d
SDMMC_MINTSTS_ACD_Pos	inc/lpc18xx.h	6809;"	d
SDMMC_MINTSTS_CDET_Msk	inc/lpc18xx.h	6782;"	d
SDMMC_MINTSTS_CDET_Pos	inc/lpc18xx.h	6781;"	d
SDMMC_MINTSTS_CDONE_Msk	inc/lpc18xx.h	6786;"	d
SDMMC_MINTSTS_CDONE_Pos	inc/lpc18xx.h	6785;"	d
SDMMC_MINTSTS_DCRC_Msk	inc/lpc18xx.h	6796;"	d
SDMMC_MINTSTS_DCRC_Pos	inc/lpc18xx.h	6795;"	d
SDMMC_MINTSTS_DRTO_Msk	inc/lpc18xx.h	6800;"	d
SDMMC_MINTSTS_DRTO_Pos	inc/lpc18xx.h	6799;"	d
SDMMC_MINTSTS_DTO_Msk	inc/lpc18xx.h	6788;"	d
SDMMC_MINTSTS_DTO_Pos	inc/lpc18xx.h	6787;"	d
SDMMC_MINTSTS_EBE_Msk	inc/lpc18xx.h	6812;"	d
SDMMC_MINTSTS_EBE_Pos	inc/lpc18xx.h	6811;"	d
SDMMC_MINTSTS_FRUN_Msk	inc/lpc18xx.h	6804;"	d
SDMMC_MINTSTS_FRUN_Pos	inc/lpc18xx.h	6803;"	d
SDMMC_MINTSTS_HLE_Msk	inc/lpc18xx.h	6806;"	d
SDMMC_MINTSTS_HLE_Pos	inc/lpc18xx.h	6805;"	d
SDMMC_MINTSTS_HTO_Msk	inc/lpc18xx.h	6802;"	d
SDMMC_MINTSTS_HTO_Pos	inc/lpc18xx.h	6801;"	d
SDMMC_MINTSTS_RCRC_Msk	inc/lpc18xx.h	6794;"	d
SDMMC_MINTSTS_RCRC_Pos	inc/lpc18xx.h	6793;"	d
SDMMC_MINTSTS_RE_Msk	inc/lpc18xx.h	6784;"	d
SDMMC_MINTSTS_RE_Pos	inc/lpc18xx.h	6783;"	d
SDMMC_MINTSTS_RTO_Msk	inc/lpc18xx.h	6798;"	d
SDMMC_MINTSTS_RTO_Pos	inc/lpc18xx.h	6797;"	d
SDMMC_MINTSTS_RXDR_Msk	inc/lpc18xx.h	6792;"	d
SDMMC_MINTSTS_RXDR_Pos	inc/lpc18xx.h	6791;"	d
SDMMC_MINTSTS_SBE_Msk	inc/lpc18xx.h	6808;"	d
SDMMC_MINTSTS_SBE_Pos	inc/lpc18xx.h	6807;"	d
SDMMC_MINTSTS_SDIO_INTERRUPT_Msk	inc/lpc18xx.h	6814;"	d
SDMMC_MINTSTS_SDIO_INTERRUPT_Pos	inc/lpc18xx.h	6813;"	d
SDMMC_MINTSTS_TXDR_Msk	inc/lpc18xx.h	6790;"	d
SDMMC_MINTSTS_TXDR_Pos	inc/lpc18xx.h	6789;"	d
SDMMC_PLDMND_PD_Msk	inc/lpc18xx.h	6944;"	d
SDMMC_PLDMND_PD_Pos	inc/lpc18xx.h	6943;"	d
SDMMC_PWREN_POWER_ENABLE_Msk	inc/lpc18xx.h	6638;"	d
SDMMC_PWREN_POWER_ENABLE_Pos	inc/lpc18xx.h	6637;"	d
SDMMC_RESP0_RESPONSE0_Msk	inc/lpc18xx.h	6766;"	d
SDMMC_RESP0_RESPONSE0_Pos	inc/lpc18xx.h	6765;"	d
SDMMC_RESP1_RESPONSE1_Msk	inc/lpc18xx.h	6770;"	d
SDMMC_RESP1_RESPONSE1_Pos	inc/lpc18xx.h	6769;"	d
SDMMC_RESP2_RESPONSE2_Msk	inc/lpc18xx.h	6774;"	d
SDMMC_RESP2_RESPONSE2_Pos	inc/lpc18xx.h	6773;"	d
SDMMC_RESP3_RESPONSE3_Msk	inc/lpc18xx.h	6778;"	d
SDMMC_RESP3_RESPONSE3_Pos	inc/lpc18xx.h	6777;"	d
SDMMC_RINTSTS_ACD_Msk	inc/lpc18xx.h	6846;"	d
SDMMC_RINTSTS_ACD_Pos	inc/lpc18xx.h	6845;"	d
SDMMC_RINTSTS_CDET_Msk	inc/lpc18xx.h	6818;"	d
SDMMC_RINTSTS_CDET_Pos	inc/lpc18xx.h	6817;"	d
SDMMC_RINTSTS_CDONE_Msk	inc/lpc18xx.h	6822;"	d
SDMMC_RINTSTS_CDONE_Pos	inc/lpc18xx.h	6821;"	d
SDMMC_RINTSTS_DCRC_Msk	inc/lpc18xx.h	6832;"	d
SDMMC_RINTSTS_DCRC_Pos	inc/lpc18xx.h	6831;"	d
SDMMC_RINTSTS_DRTO_BDS_Msk	inc/lpc18xx.h	6836;"	d
SDMMC_RINTSTS_DRTO_BDS_Pos	inc/lpc18xx.h	6835;"	d
SDMMC_RINTSTS_DTO_Msk	inc/lpc18xx.h	6824;"	d
SDMMC_RINTSTS_DTO_Pos	inc/lpc18xx.h	6823;"	d
SDMMC_RINTSTS_EBE_Msk	inc/lpc18xx.h	6848;"	d
SDMMC_RINTSTS_EBE_Pos	inc/lpc18xx.h	6847;"	d
SDMMC_RINTSTS_FRUN_Msk	inc/lpc18xx.h	6840;"	d
SDMMC_RINTSTS_FRUN_Pos	inc/lpc18xx.h	6839;"	d
SDMMC_RINTSTS_HLE_Msk	inc/lpc18xx.h	6842;"	d
SDMMC_RINTSTS_HLE_Pos	inc/lpc18xx.h	6841;"	d
SDMMC_RINTSTS_HTO_Msk	inc/lpc18xx.h	6838;"	d
SDMMC_RINTSTS_HTO_Pos	inc/lpc18xx.h	6837;"	d
SDMMC_RINTSTS_RCRC_Msk	inc/lpc18xx.h	6830;"	d
SDMMC_RINTSTS_RCRC_Pos	inc/lpc18xx.h	6829;"	d
SDMMC_RINTSTS_RE_Msk	inc/lpc18xx.h	6820;"	d
SDMMC_RINTSTS_RE_Pos	inc/lpc18xx.h	6819;"	d
SDMMC_RINTSTS_RTO_BAR_Msk	inc/lpc18xx.h	6834;"	d
SDMMC_RINTSTS_RTO_BAR_Pos	inc/lpc18xx.h	6833;"	d
SDMMC_RINTSTS_RXDR_Msk	inc/lpc18xx.h	6828;"	d
SDMMC_RINTSTS_RXDR_Pos	inc/lpc18xx.h	6827;"	d
SDMMC_RINTSTS_SBE_Msk	inc/lpc18xx.h	6844;"	d
SDMMC_RINTSTS_SBE_Pos	inc/lpc18xx.h	6843;"	d
SDMMC_RINTSTS_SDIO_INTERRUPT_Msk	inc/lpc18xx.h	6850;"	d
SDMMC_RINTSTS_SDIO_INTERRUPT_Pos	inc/lpc18xx.h	6849;"	d
SDMMC_RINTSTS_TXDR_Msk	inc/lpc18xx.h	6826;"	d
SDMMC_RINTSTS_TXDR_Pos	inc/lpc18xx.h	6825;"	d
SDMMC_RST_N_CARD_RESET_Msk	inc/lpc18xx.h	6928;"	d
SDMMC_RST_N_CARD_RESET_Pos	inc/lpc18xx.h	6927;"	d
SDMMC_STATUS_CMDFSMSTATES_Msk	inc/lpc18xx.h	6862;"	d
SDMMC_STATUS_CMDFSMSTATES_Pos	inc/lpc18xx.h	6861;"	d
SDMMC_STATUS_DATA_3_STATUS_Msk	inc/lpc18xx.h	6864;"	d
SDMMC_STATUS_DATA_3_STATUS_Pos	inc/lpc18xx.h	6863;"	d
SDMMC_STATUS_DATA_BUSY_Msk	inc/lpc18xx.h	6866;"	d
SDMMC_STATUS_DATA_BUSY_Pos	inc/lpc18xx.h	6865;"	d
SDMMC_STATUS_DATA_STATE_MC_BUSY_Msk	inc/lpc18xx.h	6868;"	d
SDMMC_STATUS_DATA_STATE_MC_BUSY_Pos	inc/lpc18xx.h	6867;"	d
SDMMC_STATUS_DMA_ACK_Msk	inc/lpc18xx.h	6874;"	d
SDMMC_STATUS_DMA_ACK_Pos	inc/lpc18xx.h	6873;"	d
SDMMC_STATUS_DMA_REQ_Msk	inc/lpc18xx.h	6876;"	d
SDMMC_STATUS_DMA_REQ_Pos	inc/lpc18xx.h	6875;"	d
SDMMC_STATUS_FIFO_COUNT_Msk	inc/lpc18xx.h	6872;"	d
SDMMC_STATUS_FIFO_COUNT_Pos	inc/lpc18xx.h	6871;"	d
SDMMC_STATUS_FIFO_EMPTY_Msk	inc/lpc18xx.h	6858;"	d
SDMMC_STATUS_FIFO_EMPTY_Pos	inc/lpc18xx.h	6857;"	d
SDMMC_STATUS_FIFO_FULL_Msk	inc/lpc18xx.h	6860;"	d
SDMMC_STATUS_FIFO_FULL_Pos	inc/lpc18xx.h	6859;"	d
SDMMC_STATUS_FIFO_RX_WATERMARK_Msk	inc/lpc18xx.h	6854;"	d
SDMMC_STATUS_FIFO_RX_WATERMARK_Pos	inc/lpc18xx.h	6853;"	d
SDMMC_STATUS_FIFO_TX_WATERMARK_Msk	inc/lpc18xx.h	6856;"	d
SDMMC_STATUS_FIFO_TX_WATERMARK_Pos	inc/lpc18xx.h	6855;"	d
SDMMC_STATUS_RESPONSE_INDEX_Msk	inc/lpc18xx.h	6870;"	d
SDMMC_STATUS_RESPONSE_INDEX_Pos	inc/lpc18xx.h	6869;"	d
SDMMC_TBBCNT_TRANS_FIFO_BYTE_COUNT_Msk	inc/lpc18xx.h	6906;"	d
SDMMC_TBBCNT_TRANS_FIFO_BYTE_COUNT_Pos	inc/lpc18xx.h	6905;"	d
SDMMC_TCBCNT_TRANS_CARD_BYTE_COUNT_Msk	inc/lpc18xx.h	6902;"	d
SDMMC_TCBCNT_TRANS_CARD_BYTE_COUNT_Pos	inc/lpc18xx.h	6901;"	d
SDMMC_TMOUT_DATA_TIMEOUT_Msk	inc/lpc18xx.h	6664;"	d
SDMMC_TMOUT_DATA_TIMEOUT_Pos	inc/lpc18xx.h	6663;"	d
SDMMC_TMOUT_RESPONSE_TIMEOUT_Msk	inc/lpc18xx.h	6662;"	d
SDMMC_TMOUT_RESPONSE_TIMEOUT_Pos	inc/lpc18xx.h	6661;"	d
SDMMC_UHS_REG_DDR_REG_Msk	inc/lpc18xx.h	6924;"	d
SDMMC_UHS_REG_DDR_REG_Pos	inc/lpc18xx.h	6923;"	d
SDMMC_UHS_REG_VOLT_REG_Msk	inc/lpc18xx.h	6922;"	d
SDMMC_UHS_REG_VOLT_REG_Pos	inc/lpc18xx.h	6921;"	d
SDMMC_USRID_USRID_Msk	inc/lpc18xx.h	6914;"	d
SDMMC_USRID_USRID_Pos	inc/lpc18xx.h	6913;"	d
SDMMC_VERID_VERID_Msk	inc/lpc18xx.h	6918;"	d
SDMMC_VERID_VERID_Pos	inc/lpc18xx.h	6917;"	d
SDMMC_WRTPRT_WRITE_PROTECT_Msk	inc/lpc18xx.h	6892;"	d
SDMMC_WRTPRT_WRITE_PROTECT_Pos	inc/lpc18xx.h	6891;"	d
SEC	inc/lpc18xx.h	/^  __IO uint32_t SEC;                        \/*!< (@ 0x40046020) Seconds Register       *\/$/;"	m	struct:__anon52
SECONDS	inc/lpc18xx.h	/^  __I  uint32_t  SECONDS;                   \/*!< (@ 0x40010708) System time seconds register *\/$/;"	m	struct:__anon46
SECONDSUPDATE	inc/lpc18xx.h	/^  __IO uint32_t  SECONDSUPDATE;             \/*!< (@ 0x40010710) System time seconds update register *\/$/;"	m	struct:__anon46
SET	inc/lpc18xx.h	/^        uint32_t SET;                   \/* Output n Set Register *\/$/;"	m	struct:__anon3::__anon23
SET	inc/lpc18xx.h	/^  __IO uint32_t SET[8];                     \/*!< (@ 0x400F6200) Write: Set register for port n Read: output bits for port n *\/$/;"	m	struct:__anon82
SET	inc/lpc18xx.h	/^  __O  uint32_t SET;                        \/*!< (@ 0x400C6FEC) Interrupt status set register *\/$/;"	m	struct:__anon78
SET	inc/lpc_types.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, IntStatus, SetState;$/;"	e	enum:__anon112
SET_EN	inc/lpc18xx.h	/^  __O  uint32_t SET_EN;                     \/*!< (@ 0x40040FDC) Interrupt set enable register *\/$/;"	m	struct:__anon47
SET_EN	inc/lpc18xx.h	/^  __O  uint32_t SET_EN;                     \/*!< (@ 0x40044FDC) Event set enable register *\/$/;"	m	struct:__anon51
SET_STAT	inc/lpc18xx.h	/^  __O  uint32_t SET_STAT;                   \/*!< (@ 0x40040FEC) Set register           *\/$/;"	m	struct:__anon47
SET_STAT	inc/lpc18xx.h	/^  __O  uint32_t SET_STAT;                   \/*!< (@ 0x40044FEC) Set register           *\/$/;"	m	struct:__anon51
SFSCLK_0	inc/lpc18xx.h	/^  __IO uint32_t SFSCLK_0;                   \/*!< (@ 0x40086C00) Pin configuration register for pin CLK0 *\/$/;"	m	struct:__anon68
SFSCLK_1	inc/lpc18xx.h	/^  __IO uint32_t SFSCLK_1;                   \/*!< (@ 0x40086C04) Pin configuration register for pin CLK1 *\/$/;"	m	struct:__anon68
SFSCLK_2	inc/lpc18xx.h	/^  __IO uint32_t SFSCLK_2;                   \/*!< (@ 0x40086C08) Pin configuration register for pin CLK2 *\/$/;"	m	struct:__anon68
SFSCLK_3	inc/lpc18xx.h	/^  __IO uint32_t SFSCLK_3;                   \/*!< (@ 0x40086C0C) Pin configuration register for pin CLK3 *\/$/;"	m	struct:__anon68
SFSI2C0	inc/lpc18xx.h	/^  __IO uint32_t SFSI2C0;                    \/*!< (@ 0x40086C84) Pin configuration register for I 2C0-bus pins *\/$/;"	m	struct:__anon68
SFSP0_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP0_0;                   \/*!< (@ 0x40086000) Pin configuration register for pins P0 *\/$/;"	m	struct:__anon68
SFSP0_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP0_1;                   \/*!< (@ 0x40086004) Pin configuration register for pins P0 *\/$/;"	m	struct:__anon68
SFSP1_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_0;                    \/*!< (@ 0x40086080) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_1;                    \/*!< (@ 0x40086084) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_10	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_10;                   \/*!< (@ 0x400860A8) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_11	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_11;                   \/*!< (@ 0x400860AC) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_12	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_12;                   \/*!< (@ 0x400860B0) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_13	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_13;                   \/*!< (@ 0x400860B4) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_14	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_14;                   \/*!< (@ 0x400860B8) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_15	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_15;                   \/*!< (@ 0x400860BC) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_16	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_16;                   \/*!< (@ 0x400860C0) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_17	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_17;                   \/*!< (@ 0x400860C4) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_18	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_18;                   \/*!< (@ 0x400860C8) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_19	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_19;                   \/*!< (@ 0x400860CC) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_2;                    \/*!< (@ 0x40086088) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_20	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_20;                   \/*!< (@ 0x400860D0) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_3;                    \/*!< (@ 0x4008608C) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_4;                    \/*!< (@ 0x40086090) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_5;                    \/*!< (@ 0x40086094) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_6;                    \/*!< (@ 0x40086098) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_7	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_7;                    \/*!< (@ 0x4008609C) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_8	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_8;                    \/*!< (@ 0x400860A0) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP1_9	inc/lpc18xx.h	/^  __IO uint32_t SFSP1_9;                    \/*!< (@ 0x400860A4) Pin configuration register for pins P1 *\/$/;"	m	struct:__anon68
SFSP2_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_0;                    \/*!< (@ 0x40086100) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_1;                    \/*!< (@ 0x40086104) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_10	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_10;                   \/*!< (@ 0x40086128) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_11	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_11;                   \/*!< (@ 0x4008612C) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_12	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_12;                   \/*!< (@ 0x40086130) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_13	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_13;                   \/*!< (@ 0x40086134) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_2;                    \/*!< (@ 0x40086108) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_3;                    \/*!< (@ 0x4008610C) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_4;                    \/*!< (@ 0x40086110) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_5;                    \/*!< (@ 0x40086114) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_6;                    \/*!< (@ 0x40086118) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_7	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_7;                    \/*!< (@ 0x4008611C) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_8	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_8;                    \/*!< (@ 0x40086120) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP2_9	inc/lpc18xx.h	/^  __IO uint32_t SFSP2_9;                    \/*!< (@ 0x40086124) Pin configuration register for pins P2 *\/$/;"	m	struct:__anon68
SFSP3_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_0;                  	\/*!< (@ 0x40086180) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP3_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_1;                  	\/*!< (@ 0x40086184) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP3_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_2;                  	\/*!< (@ 0x40086188) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP3_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_3;                  	\/*!< (@ 0x4008618C) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP3_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_4;                  	\/*!< (@ 0x40086190) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP3_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_5;                  	\/*!< (@ 0x40086194) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP3_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_6;                  	\/*!< (@ 0x40086198) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP3_7	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_7;                  	\/*!< (@ 0x4008619C) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP3_8	inc/lpc18xx.h	/^  __IO uint32_t SFSP3_8;                  	\/*!< (@ 0x400861A0) Pin configuration register for pins P3 *\/$/;"	m	struct:__anon68
SFSP4_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_0;                    \/*!< (@ 0x40086200) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_1;                    \/*!< (@ 0x40086204) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_10	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_10;                   \/*!< (@ 0x40086228) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_2;                    \/*!< (@ 0x40086208) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_3;                    \/*!< (@ 0x4008620C) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_4;                    \/*!< (@ 0x40086210) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_5;                    \/*!< (@ 0x40086214) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_6;                    \/*!< (@ 0x40086218) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_7	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_7;                    \/*!< (@ 0x4008621C) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_8	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_8;                    \/*!< (@ 0x40086220) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP4_9	inc/lpc18xx.h	/^  __IO uint32_t SFSP4_9;                    \/*!< (@ 0x40086224) Pin configuration register for pins P4 *\/$/;"	m	struct:__anon68
SFSP5_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP5_0;                  	\/*!< (@ 0x40086280) Pin configuration register for pins P5 *\/$/;"	m	struct:__anon68
SFSP5_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP5_1;                  	\/*!< (@ 0x40086284) Pin configuration register for pins P5 *\/$/;"	m	struct:__anon68
SFSP5_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP5_2;                  	\/*!< (@ 0x40086288) Pin configuration register for pins P5 *\/$/;"	m	struct:__anon68
SFSP5_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP5_3;                  	\/*!< (@ 0x4008628C) Pin configuration register for pins P5 *\/$/;"	m	struct:__anon68
SFSP5_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP5_4;                  	\/*!< (@ 0x40086290) Pin configuration register for pins P5 *\/$/;"	m	struct:__anon68
SFSP5_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP5_5;                  	\/*!< (@ 0x40086294) Pin configuration register for pins P5 *\/$/;"	m	struct:__anon68
SFSP5_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP5_6;                  	\/*!< (@ 0x40086298) Pin configuration register for pins P5 *\/$/;"	m	struct:__anon68
SFSP5_7	inc/lpc18xx.h	/^  __IO uint32_t SFSP5_7;                  	\/*!< (@ 0x4008629C) Pin configuration register for pins P5 *\/$/;"	m	struct:__anon68
SFSP6_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_0;                    \/*!< (@ 0x40086300) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_1;                    \/*!< (@ 0x40086304) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_10	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_10;                   \/*!< (@ 0x40086328) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_11	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_11;                   \/*!< (@ 0x4008632C) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_12	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_12;                   \/*!< (@ 0x40086330) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_2;                    \/*!< (@ 0x40086308) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_3;                    \/*!< (@ 0x4008630C) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_4;                    \/*!< (@ 0x40086310) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_5;                    \/*!< (@ 0x40086314) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_6;                    \/*!< (@ 0x40086318) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_7	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_7;                    \/*!< (@ 0x4008631C) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_8	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_8;                    \/*!< (@ 0x40086320) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP6_9	inc/lpc18xx.h	/^  __IO uint32_t SFSP6_9;                    \/*!< (@ 0x40086324) Pin configuration register for pins P6 *\/$/;"	m	struct:__anon68
SFSP7_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP7_0;                  	\/*!< (@ 0x40086380) Pin configuration register for pins P7 *\/$/;"	m	struct:__anon68
SFSP7_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP7_1;                  	\/*!< (@ 0x40086384) Pin configuration register for pins P7 *\/$/;"	m	struct:__anon68
SFSP7_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP7_2;                  	\/*!< (@ 0x40086388) Pin configuration register for pins P7 *\/$/;"	m	struct:__anon68
SFSP7_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP7_3;                  	\/*!< (@ 0x4008638C) Pin configuration register for pins P7 *\/$/;"	m	struct:__anon68
SFSP7_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP7_4;                  	\/*!< (@ 0x40086390) Pin configuration register for pins P7 *\/$/;"	m	struct:__anon68
SFSP7_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP7_5;                  	\/*!< (@ 0x40086394) Pin configuration register for pins P7 *\/$/;"	m	struct:__anon68
SFSP7_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP7_6;                  	\/*!< (@ 0x40086398) Pin configuration register for pins P7 *\/$/;"	m	struct:__anon68
SFSP7_7	inc/lpc18xx.h	/^  __IO uint32_t SFSP7_7;                  	\/*!< (@ 0x4008639C) Pin configuration register for pins P7 *\/$/;"	m	struct:__anon68
SFSP8_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_0;                  	\/*!< (@ 0x40086400) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP8_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_1;                  	\/*!< (@ 0x40086404) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP8_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_2;                  	\/*!< (@ 0x40086408) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP8_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_3;                  	\/*!< (@ 0x4008640C) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP8_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_4;                  	\/*!< (@ 0x40086410) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP8_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_5;                  	\/*!< (@ 0x40086414) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP8_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_6;                  	\/*!< (@ 0x40086418) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP8_7	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_7;                  	\/*!< (@ 0x4008641C) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP8_8	inc/lpc18xx.h	/^  __IO uint32_t SFSP8_8;                  	\/*!< (@ 0x40086420) Pin configuration register for pins P8 *\/$/;"	m	struct:__anon68
SFSP9_0	inc/lpc18xx.h	/^  __IO uint32_t SFSP9_0;                  	\/*!< (@ 0x40086480) Pin configuration register for pins P9 *\/$/;"	m	struct:__anon68
SFSP9_1	inc/lpc18xx.h	/^  __IO uint32_t SFSP9_1;                  	\/*!< (@ 0x40086484) Pin configuration register for pins P9 *\/$/;"	m	struct:__anon68
SFSP9_2	inc/lpc18xx.h	/^  __IO uint32_t SFSP9_2;                  	\/*!< (@ 0x40086488) Pin configuration register for pins P9 *\/$/;"	m	struct:__anon68
SFSP9_3	inc/lpc18xx.h	/^  __IO uint32_t SFSP9_3;                  	\/*!< (@ 0x4008648C) Pin configuration register for pins P9 *\/$/;"	m	struct:__anon68
SFSP9_4	inc/lpc18xx.h	/^  __IO uint32_t SFSP9_4;                  	\/*!< (@ 0x40086490) Pin configuration register for pins P9 *\/$/;"	m	struct:__anon68
SFSP9_5	inc/lpc18xx.h	/^  __IO uint32_t SFSP9_5;                  	\/*!< (@ 0x40086494) Pin configuration register for pins P9 *\/$/;"	m	struct:__anon68
SFSP9_6	inc/lpc18xx.h	/^  __IO uint32_t SFSP9_6;                  	\/*!< (@ 0x40086498) Pin configuration register for pins P9 *\/$/;"	m	struct:__anon68
SFSPA_0	inc/lpc18xx.h	/^  __IO uint32_t SFSPA_0;                  	\/*!< (@ 0x40086500) Pin configuration register for pins PA *\/$/;"	m	struct:__anon68
SFSPA_1	inc/lpc18xx.h	/^  __IO uint32_t SFSPA_1;                  	\/*!< (@ 0x40086504) Pin configuration register for pins PA *\/$/;"	m	struct:__anon68
SFSPA_2	inc/lpc18xx.h	/^  __IO uint32_t SFSPA_2;                  	\/*!< (@ 0x40086508) Pin configuration register for pins PA *\/$/;"	m	struct:__anon68
SFSPA_3	inc/lpc18xx.h	/^  __IO uint32_t SFSPA_3;                  	\/*!< (@ 0x4008650C) Pin configuration register for pins PA *\/$/;"	m	struct:__anon68
SFSPA_4	inc/lpc18xx.h	/^  __IO uint32_t SFSPA_4;                  	\/*!< (@ 0x40086510) Pin configuration register for pins PA *\/$/;"	m	struct:__anon68
SFSPB_0	inc/lpc18xx.h	/^  __IO uint32_t SFSPB_0;                  	\/*!< (@ 0x40086580) Pin configuration register for pins PB *\/$/;"	m	struct:__anon68
SFSPB_1	inc/lpc18xx.h	/^  __IO uint32_t SFSPB_1;                  	\/*!< (@ 0x40086584) Pin configuration register for pins PB *\/$/;"	m	struct:__anon68
SFSPB_2	inc/lpc18xx.h	/^  __IO uint32_t SFSPB_2;                  	\/*!< (@ 0x40086588) Pin configuration register for pins PB *\/$/;"	m	struct:__anon68
SFSPB_3	inc/lpc18xx.h	/^  __IO uint32_t SFSPB_3;                  	\/*!< (@ 0x4008658C) Pin configuration register for pins PB *\/$/;"	m	struct:__anon68
SFSPB_4	inc/lpc18xx.h	/^  __IO uint32_t SFSPB_4;                  	\/*!< (@ 0x40086590) Pin configuration register for pins PB *\/$/;"	m	struct:__anon68
SFSPB_5	inc/lpc18xx.h	/^  __IO uint32_t SFSPB_5;                  	\/*!< (@ 0x40086594) Pin configuration register for pins PB *\/$/;"	m	struct:__anon68
SFSPB_6	inc/lpc18xx.h	/^  __IO uint32_t SFSPB_6;                  	\/*!< (@ 0x40086598) Pin configuration register for pins PB *\/$/;"	m	struct:__anon68
SFSPC_0	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_0;                    \/*!< (@ 0x40086600) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_1	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_1;                    \/*!< (@ 0x40086604) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_10	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_10;                   \/*!< (@ 0x40086628) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_11	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_11;                   \/*!< (@ 0x4008662C) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_12	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_12;                   \/*!< (@ 0x40086630) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_13	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_13;                   \/*!< (@ 0x40086634) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_14	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_14;                   \/*!< (@ 0x40086638) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_2	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_2;                    \/*!< (@ 0x40086608) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_3	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_3;                    \/*!< (@ 0x4008660C) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_4	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_4;                    \/*!< (@ 0x40086610) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_5	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_5;                    \/*!< (@ 0x40086614) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_6	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_6;                    \/*!< (@ 0x40086618) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_7	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_7;                    \/*!< (@ 0x4008661C) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_8	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_8;                    \/*!< (@ 0x40086620) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPC_9	inc/lpc18xx.h	/^  __IO uint32_t SFSPC_9;                    \/*!< (@ 0x40086624) Pin configuration register for pins PC *\/$/;"	m	struct:__anon68
SFSPD_0	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_0;                    \/*!< (@ 0x40086680) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_1	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_1;                    \/*!< (@ 0x40086684) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_10	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_10;                   \/*!< (@ 0x400866A8) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_11	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_11;                   \/*!< (@ 0x400866AC) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_12	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_12;                   \/*!< (@ 0x400866B0) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_13	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_13;                   \/*!< (@ 0x400866B4) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_14	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_14;                   \/*!< (@ 0x400866B8) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_15	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_15;                   \/*!< (@ 0x400866BC) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_16	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_16;                   \/*!< (@ 0x400866C0) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_2	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_2;                    \/*!< (@ 0x40086688) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_3	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_3;                    \/*!< (@ 0x4008668C) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_4	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_4;                    \/*!< (@ 0x40086690) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_5	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_5;                    \/*!< (@ 0x40086694) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_6	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_6;                    \/*!< (@ 0x40086698) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_7	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_7;                    \/*!< (@ 0x4008669C) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_8	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_8;                    \/*!< (@ 0x400866A0) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPD_9	inc/lpc18xx.h	/^  __IO uint32_t SFSPD_9;                    \/*!< (@ 0x400866A4) Pin configuration register for pins PD *\/$/;"	m	struct:__anon68
SFSPE_0	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_0;                    \/*!< (@ 0x40086700) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_1	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_1;                    \/*!< (@ 0x40086704) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_10	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_10;                   \/*!< (@ 0x40086728) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_11	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_11;                   \/*!< (@ 0x4008672C) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_12	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_12;                   \/*!< (@ 0x40086730) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_13	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_13;                   \/*!< (@ 0x40086734) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_14	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_14;                   \/*!< (@ 0x40086738) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_15	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_15;                   \/*!< (@ 0x4008673C) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_2	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_2;                    \/*!< (@ 0x40086708) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_3	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_3;                    \/*!< (@ 0x4008670C) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_4	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_4;                    \/*!< (@ 0x40086710) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_5	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_5;                    \/*!< (@ 0x40086714) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_6	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_6;                    \/*!< (@ 0x40086718) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_7	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_7;                    \/*!< (@ 0x4008671C) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_8	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_8;                    \/*!< (@ 0x40086720) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPE_9	inc/lpc18xx.h	/^  __IO uint32_t SFSPE_9;                    \/*!< (@ 0x40086724) Pin configuration register for pins PE *\/$/;"	m	struct:__anon68
SFSPF_0	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_0;                    \/*!< (@ 0x40086780) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_1	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_1;                    \/*!< (@ 0x40086784) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_10	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_10;                   \/*!< (@ 0x400867A8) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_11	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_11;                   \/*!< (@ 0x400867AC) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_2	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_2;                    \/*!< (@ 0x40086788) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_3	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_3;                    \/*!< (@ 0x4008678C) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_4	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_4;                    \/*!< (@ 0x40086790) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_5	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_5;                    \/*!< (@ 0x40086794) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_6	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_6;                    \/*!< (@ 0x40086798) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_7	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_7;                    \/*!< (@ 0x4008679C) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_8	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_8;                    \/*!< (@ 0x400867A0) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSPF_9	inc/lpc18xx.h	/^  __IO uint32_t SFSPF_9;                    \/*!< (@ 0x400867A4) Pin configuration register for pins PF *\/$/;"	m	struct:__anon68
SFSUSB	inc/lpc18xx.h	/^  __IO uint32_t SFSUSB;                     \/*!< (@ 0x40086C80) Pin configuration register for *\/$/;"	m	struct:__anon68
SHCSR	inc/core_cm3.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon92
SHP	inc/core_cm3.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon92
SIENF	inc/lpc18xx.h	/^  __O  uint32_t  SIENF;                     \/*!< (@ 0x40087014) Set Pin Interrupt Enable Falling Edge \/ Active Level register *\/$/;"	m	struct:__anon69
SIENR	inc/lpc18xx.h	/^  __O  uint32_t  SIENR;                     \/*!< (@ 0x40087008) Set Pin Interrupt Enable (Rising) register *\/$/;"	m	struct:__anon69
SIZE	Makefile	/^SIZE:=$(GNU_PATH)$(GNU_PREF)size$/;"	m
SMART_CARD_CLOCK_IN_KHZ	src/usbdesc.c	22;"	d	file:
SMART_CARD_DEFAULT_DATA_RATE	src/usbdesc.c	23;"	d	file:
SOFTBREQ	inc/lpc18xx.h	/^  __IO uint32_t SOFTBREQ;                   \/*!< (@ 0x40002020) DMA Software Burst Request Register *\/$/;"	m	struct:__anon24
SOFTLBREQ	inc/lpc18xx.h	/^  __IO uint32_t SOFTLBREQ;                  \/*!< (@ 0x40002028) DMA Software Last Burst Request Register *\/$/;"	m	struct:__anon24
SOFTLSREQ	inc/lpc18xx.h	/^  __IO uint32_t SOFTLSREQ;                  \/*!< (@ 0x4000202C) DMA Software Last Single Request Register *\/$/;"	m	struct:__anon24
SOFTSREQ	inc/lpc18xx.h	/^  __IO uint32_t SOFTSREQ;                   \/*!< (@ 0x40002024) DMA Software Single Request Register *\/$/;"	m	struct:__anon24
SOURCES	Makefile	/^SOURCES:=$(wildcard .\/src\/*.c) $(TARGET).c$/;"	m
SPILCD_H	inc/spilcd.h	2;"	d
SPSEL	inc/core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon89::__anon90
SR	inc/lpc18xx.h	/^  __I  uint32_t SR;                         \/*!< (@ 0x400xx00C) Status Register        *\/$/;"	m	struct:__anon66
SSP0_CPSR_CPSDVSR_Msk	inc/lpc18xx.h	18133;"	d
SSP0_CPSR_CPSDVSR_Pos	inc/lpc18xx.h	18132;"	d
SSP0_CR0_CPHA_Msk	inc/lpc18xx.h	18101;"	d
SSP0_CR0_CPHA_Pos	inc/lpc18xx.h	18100;"	d
SSP0_CR0_CPOL_Msk	inc/lpc18xx.h	18099;"	d
SSP0_CR0_CPOL_Pos	inc/lpc18xx.h	18098;"	d
SSP0_CR0_DSS_Msk	inc/lpc18xx.h	18095;"	d
SSP0_CR0_DSS_Pos	inc/lpc18xx.h	18094;"	d
SSP0_CR0_FRF_Msk	inc/lpc18xx.h	18097;"	d
SSP0_CR0_FRF_Pos	inc/lpc18xx.h	18096;"	d
SSP0_CR0_SCR_Msk	inc/lpc18xx.h	18103;"	d
SSP0_CR0_SCR_Pos	inc/lpc18xx.h	18102;"	d
SSP0_CR1_LBM_Msk	inc/lpc18xx.h	18107;"	d
SSP0_CR1_LBM_Pos	inc/lpc18xx.h	18106;"	d
SSP0_CR1_MS_Msk	inc/lpc18xx.h	18111;"	d
SSP0_CR1_MS_Pos	inc/lpc18xx.h	18110;"	d
SSP0_CR1_SOD_Msk	inc/lpc18xx.h	18113;"	d
SSP0_CR1_SOD_Pos	inc/lpc18xx.h	18112;"	d
SSP0_CR1_SSE_Msk	inc/lpc18xx.h	18109;"	d
SSP0_CR1_SSE_Pos	inc/lpc18xx.h	18108;"	d
SSP0_DMACR_RXDMAE_Msk	inc/lpc18xx.h	18173;"	d
SSP0_DMACR_RXDMAE_Pos	inc/lpc18xx.h	18172;"	d
SSP0_DMACR_TXDMAE_Msk	inc/lpc18xx.h	18175;"	d
SSP0_DMACR_TXDMAE_Pos	inc/lpc18xx.h	18174;"	d
SSP0_DR_DATA_Msk	inc/lpc18xx.h	18117;"	d
SSP0_DR_DATA_Pos	inc/lpc18xx.h	18116;"	d
SSP0_ICR_RORIC_Msk	inc/lpc18xx.h	18167;"	d
SSP0_ICR_RORIC_Pos	inc/lpc18xx.h	18166;"	d
SSP0_ICR_RTIC_Msk	inc/lpc18xx.h	18169;"	d
SSP0_ICR_RTIC_Pos	inc/lpc18xx.h	18168;"	d
SSP0_IMSC_RORIM_Msk	inc/lpc18xx.h	18137;"	d
SSP0_IMSC_RORIM_Pos	inc/lpc18xx.h	18136;"	d
SSP0_IMSC_RTIM_Msk	inc/lpc18xx.h	18139;"	d
SSP0_IMSC_RTIM_Pos	inc/lpc18xx.h	18138;"	d
SSP0_IMSC_RXIM_Msk	inc/lpc18xx.h	18141;"	d
SSP0_IMSC_RXIM_Pos	inc/lpc18xx.h	18140;"	d
SSP0_IMSC_TXIM_Msk	inc/lpc18xx.h	18143;"	d
SSP0_IMSC_TXIM_Pos	inc/lpc18xx.h	18142;"	d
SSP0_IRQn	inc/lpc18xx.h	/^  SSP0_IRQn                         = 22,   \/*!<  22  SSP0                             *\/$/;"	e	enum:__anon1
SSP0_MIS_RORMIS_Msk	inc/lpc18xx.h	18157;"	d
SSP0_MIS_RORMIS_Pos	inc/lpc18xx.h	18156;"	d
SSP0_MIS_RTMIS_Msk	inc/lpc18xx.h	18159;"	d
SSP0_MIS_RTMIS_Pos	inc/lpc18xx.h	18158;"	d
SSP0_MIS_RXMIS_Msk	inc/lpc18xx.h	18161;"	d
SSP0_MIS_RXMIS_Pos	inc/lpc18xx.h	18160;"	d
SSP0_MIS_TXMIS_Msk	inc/lpc18xx.h	18163;"	d
SSP0_MIS_TXMIS_Pos	inc/lpc18xx.h	18162;"	d
SSP0_RIS_RORRIS_Msk	inc/lpc18xx.h	18147;"	d
SSP0_RIS_RORRIS_Pos	inc/lpc18xx.h	18146;"	d
SSP0_RIS_RTRIS_Msk	inc/lpc18xx.h	18149;"	d
SSP0_RIS_RTRIS_Pos	inc/lpc18xx.h	18148;"	d
SSP0_RIS_RXRIS_Msk	inc/lpc18xx.h	18151;"	d
SSP0_RIS_RXRIS_Pos	inc/lpc18xx.h	18150;"	d
SSP0_RIS_TXRIS_Msk	inc/lpc18xx.h	18153;"	d
SSP0_RIS_TXRIS_Pos	inc/lpc18xx.h	18152;"	d
SSP0_SR_BSY_Msk	inc/lpc18xx.h	18129;"	d
SSP0_SR_BSY_Pos	inc/lpc18xx.h	18128;"	d
SSP0_SR_RFF_Msk	inc/lpc18xx.h	18127;"	d
SSP0_SR_RFF_Pos	inc/lpc18xx.h	18126;"	d
SSP0_SR_RNE_Msk	inc/lpc18xx.h	18125;"	d
SSP0_SR_RNE_Pos	inc/lpc18xx.h	18124;"	d
SSP0_SR_TFE_Msk	inc/lpc18xx.h	18121;"	d
SSP0_SR_TFE_Pos	inc/lpc18xx.h	18120;"	d
SSP0_SR_TNF_Msk	inc/lpc18xx.h	18123;"	d
SSP0_SR_TNF_Pos	inc/lpc18xx.h	18122;"	d
SSP1_CPSR_CPSDVSR_Msk	inc/lpc18xx.h	18223;"	d
SSP1_CPSR_CPSDVSR_Pos	inc/lpc18xx.h	18222;"	d
SSP1_CR0_CPHA_Msk	inc/lpc18xx.h	18191;"	d
SSP1_CR0_CPHA_Pos	inc/lpc18xx.h	18190;"	d
SSP1_CR0_CPOL_Msk	inc/lpc18xx.h	18189;"	d
SSP1_CR0_CPOL_Pos	inc/lpc18xx.h	18188;"	d
SSP1_CR0_DSS_Msk	inc/lpc18xx.h	18185;"	d
SSP1_CR0_DSS_Pos	inc/lpc18xx.h	18184;"	d
SSP1_CR0_FRF_Msk	inc/lpc18xx.h	18187;"	d
SSP1_CR0_FRF_Pos	inc/lpc18xx.h	18186;"	d
SSP1_CR0_SCR_Msk	inc/lpc18xx.h	18193;"	d
SSP1_CR0_SCR_Pos	inc/lpc18xx.h	18192;"	d
SSP1_CR1_LBM_Msk	inc/lpc18xx.h	18197;"	d
SSP1_CR1_LBM_Pos	inc/lpc18xx.h	18196;"	d
SSP1_CR1_MS_Msk	inc/lpc18xx.h	18201;"	d
SSP1_CR1_MS_Pos	inc/lpc18xx.h	18200;"	d
SSP1_CR1_SOD_Msk	inc/lpc18xx.h	18203;"	d
SSP1_CR1_SOD_Pos	inc/lpc18xx.h	18202;"	d
SSP1_CR1_SSE_Msk	inc/lpc18xx.h	18199;"	d
SSP1_CR1_SSE_Pos	inc/lpc18xx.h	18198;"	d
SSP1_DMACR_RXDMAE_Msk	inc/lpc18xx.h	18263;"	d
SSP1_DMACR_RXDMAE_Pos	inc/lpc18xx.h	18262;"	d
SSP1_DMACR_TXDMAE_Msk	inc/lpc18xx.h	18265;"	d
SSP1_DMACR_TXDMAE_Pos	inc/lpc18xx.h	18264;"	d
SSP1_DR_DATA_Msk	inc/lpc18xx.h	18207;"	d
SSP1_DR_DATA_Pos	inc/lpc18xx.h	18206;"	d
SSP1_ICR_RORIC_Msk	inc/lpc18xx.h	18257;"	d
SSP1_ICR_RORIC_Pos	inc/lpc18xx.h	18256;"	d
SSP1_ICR_RTIC_Msk	inc/lpc18xx.h	18259;"	d
SSP1_ICR_RTIC_Pos	inc/lpc18xx.h	18258;"	d
SSP1_IMSC_RORIM_Msk	inc/lpc18xx.h	18227;"	d
SSP1_IMSC_RORIM_Pos	inc/lpc18xx.h	18226;"	d
SSP1_IMSC_RTIM_Msk	inc/lpc18xx.h	18229;"	d
SSP1_IMSC_RTIM_Pos	inc/lpc18xx.h	18228;"	d
SSP1_IMSC_RXIM_Msk	inc/lpc18xx.h	18231;"	d
SSP1_IMSC_RXIM_Pos	inc/lpc18xx.h	18230;"	d
SSP1_IMSC_TXIM_Msk	inc/lpc18xx.h	18233;"	d
SSP1_IMSC_TXIM_Pos	inc/lpc18xx.h	18232;"	d
SSP1_IRQn	inc/lpc18xx.h	/^  SSP1_IRQn                         = 23,   \/*!<  23  SSP1                             *\/$/;"	e	enum:__anon1
SSP1_MIS_RORMIS_Msk	inc/lpc18xx.h	18247;"	d
SSP1_MIS_RORMIS_Pos	inc/lpc18xx.h	18246;"	d
SSP1_MIS_RTMIS_Msk	inc/lpc18xx.h	18249;"	d
SSP1_MIS_RTMIS_Pos	inc/lpc18xx.h	18248;"	d
SSP1_MIS_RXMIS_Msk	inc/lpc18xx.h	18251;"	d
SSP1_MIS_RXMIS_Pos	inc/lpc18xx.h	18250;"	d
SSP1_MIS_TXMIS_Msk	inc/lpc18xx.h	18253;"	d
SSP1_MIS_TXMIS_Pos	inc/lpc18xx.h	18252;"	d
SSP1_RIS_RORRIS_Msk	inc/lpc18xx.h	18237;"	d
SSP1_RIS_RORRIS_Pos	inc/lpc18xx.h	18236;"	d
SSP1_RIS_RTRIS_Msk	inc/lpc18xx.h	18239;"	d
SSP1_RIS_RTRIS_Pos	inc/lpc18xx.h	18238;"	d
SSP1_RIS_RXRIS_Msk	inc/lpc18xx.h	18241;"	d
SSP1_RIS_RXRIS_Pos	inc/lpc18xx.h	18240;"	d
SSP1_RIS_TXRIS_Msk	inc/lpc18xx.h	18243;"	d
SSP1_RIS_TXRIS_Pos	inc/lpc18xx.h	18242;"	d
SSP1_SR_BSY_Msk	inc/lpc18xx.h	18219;"	d
SSP1_SR_BSY_Pos	inc/lpc18xx.h	18218;"	d
SSP1_SR_RFF_Msk	inc/lpc18xx.h	18217;"	d
SSP1_SR_RFF_Pos	inc/lpc18xx.h	18216;"	d
SSP1_SR_RNE_Msk	inc/lpc18xx.h	18215;"	d
SSP1_SR_RNE_Pos	inc/lpc18xx.h	18214;"	d
SSP1_SR_TFE_Msk	inc/lpc18xx.h	18211;"	d
SSP1_SR_TFE_Pos	inc/lpc18xx.h	18210;"	d
SSP1_SR_TNF_Msk	inc/lpc18xx.h	18213;"	d
SSP1_SR_TNF_Pos	inc/lpc18xx.h	18212;"	d
START_H	inc/lpc18xx.h	/^    __IO uint16_t START_H;              \/* 0x016 start register for counter H *\/$/;"	m	struct:__anon3
START_L	inc/lpc18xx.h	/^    __IO uint16_t START_L;              \/* 0x014 start register for counter L *\/$/;"	m	struct:__anon3
STAT	inc/lpc18xx.h	/^  __I  uint32_t STAT;                       \/*!< (@ 0x400C6004) Encoder status register *\/$/;"	m	struct:__anon78
STAT	inc/lpc18xx.h	/^  __I  uint32_t STAT;                       \/*!< (@ 0x400Ex030) A\/D Status Register. This register contains DONE and OVERRUN flags for all of the A\/D channels, as well as the A\/D interrupt flag. *\/$/;"	m	struct:__anon81
STAT	inc/lpc18xx.h	/^  __I  uint32_t STAT;                       \/*!< (@ 0x400xx004) I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed. *\/$/;"	m	struct:__anon72
STAT	inc/lpc18xx.h	/^  __IO uint32_t STAT;                       \/*!< (@ 0x400E2004) Status register        *\/$/;"	m	struct:__anon74
STATE	inc/lpc18xx.h	/^        uint32_t STATE;                 \/* Event State Register *\/$/;"	m	struct:__anon3::__anon22
STATE	inc/lpc18xx.h	/^  __I  uint32_t STATE;                      \/*!< (@ 0x400Ax010) I2S Status Feedback Register. Contains status information about the I2S interface. *\/$/;"	m	struct:__anon73
STATE_H	inc/lpc18xx.h	/^    __IO uint16_t STATE_H;              \/* 0x046 state register for counter H *\/$/;"	m	struct:__anon3
STATE_L	inc/lpc18xx.h	/^    __IO uint16_t STATE_L;              \/* 0x044 state register for counter L *\/$/;"	m	struct:__anon3
STATIC	inc/lpc_types.h	145;"	d
STATICCONFIG0	inc/lpc18xx.h	/^  __IO uint32_t STATICCONFIG0;              \/*!< (@ 0x40005200) Selects the memory configuration for static chip select n. *\/$/;"	m	struct:__anon26
STATICCONFIG1	inc/lpc18xx.h	/^  __IO uint32_t STATICCONFIG1;              \/*!< (@ 0x40005220) Selects the memory configuration for static chip select n. *\/$/;"	m	struct:__anon26
STATICCONFIG2	inc/lpc18xx.h	/^  __IO uint32_t STATICCONFIG2;              \/*!< (@ 0x40005240) Selects the memory configuration for static chip select n. *\/$/;"	m	struct:__anon26
STATICCONFIG3	inc/lpc18xx.h	/^  __IO uint32_t STATICCONFIG3;              \/*!< (@ 0x40005260) Selects the memory configuration for static chip select n. *\/$/;"	m	struct:__anon26
STATICEXTENDEDWAIT	inc/lpc18xx.h	/^  __IO uint32_t STATICEXTENDEDWAIT;         \/*!< (@ 0x40005080) Selects time for long static memory read and write transfers. *\/$/;"	m	struct:__anon26
STATICWAITOEN0	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITOEN0;             \/*!< (@ 0x40005208) Selects the delay from chip select n or address change, whichever is later, to output enable. *\/$/;"	m	struct:__anon26
STATICWAITOEN1	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITOEN1;             \/*!< (@ 0x40005228) Selects the delay from chip select n or address change, whichever is later, to output enable. *\/$/;"	m	struct:__anon26
STATICWAITOEN2	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITOEN2;             \/*!< (@ 0x40005248) Selects the delay from chip select n or address change, whichever is later, to output enable. *\/$/;"	m	struct:__anon26
STATICWAITOEN3	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITOEN3;             \/*!< (@ 0x40005268) Selects the delay from chip select n or address change, whichever is later, to output enable. *\/$/;"	m	struct:__anon26
STATICWAITPAG0	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITPAG0;             \/*!< (@ 0x40005210) Selects the delay for asynchronous page mode sequential accesses for chip select n. *\/$/;"	m	struct:__anon26
STATICWAITPAG1	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITPAG1;             \/*!< (@ 0x40005230) Selects the delay for asynchronous page mode sequential accesses for chip select n. *\/$/;"	m	struct:__anon26
STATICWAITPAG2	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITPAG2;             \/*!< (@ 0x40005250) Selects the delay for asynchronous page mode sequential accesses for chip select n. *\/$/;"	m	struct:__anon26
STATICWAITPAG3	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITPAG3;             \/*!< (@ 0x40005270) Selects the delay for asynchronous page mode sequential accesses for chip select n. *\/$/;"	m	struct:__anon26
STATICWAITRD0	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITRD0;              \/*!< (@ 0x4000520C) Selects the delay from chip select n to a read access. *\/$/;"	m	struct:__anon26
STATICWAITRD1	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITRD1;              \/*!< (@ 0x4000522C) Selects the delay from chip select n to a read access. *\/$/;"	m	struct:__anon26
STATICWAITRD2	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITRD2;              \/*!< (@ 0x4000524C) Selects the delay from chip select n to a read access. *\/$/;"	m	struct:__anon26
STATICWAITRD3	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITRD3;              \/*!< (@ 0x4000526C) Selects the delay from chip select n to a read access. *\/$/;"	m	struct:__anon26
STATICWAITTURN0	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITTURN0;            \/*!< (@ 0x40005218) Selects bus turnaround cycles *\/$/;"	m	struct:__anon26
STATICWAITTURN1	inc/lpc18xx.h	/^  __IO uint32_t  STATICWAITTURN1;           \/*!< (@ 0x40005238) Selects bus turnaround cycles *\/$/;"	m	struct:__anon26
STATICWAITTURN2	inc/lpc18xx.h	/^  __IO uint32_t  STATICWAITTURN2;           \/*!< (@ 0x40005258) Selects bus turnaround cycles *\/$/;"	m	struct:__anon26
STATICWAITTURN3	inc/lpc18xx.h	/^  __IO uint32_t  STATICWAITTURN3;           \/*!< (@ 0x40005278) Selects bus turnaround cycles *\/$/;"	m	struct:__anon26
STATICWAITWEN0	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITWEN0;             \/*!< (@ 0x40005204) Selects the delay from chip select n to write enable. *\/$/;"	m	struct:__anon26
STATICWAITWEN1	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITWEN1;             \/*!< (@ 0x40005224) Selects the delay from chip select n to write enable. *\/$/;"	m	struct:__anon26
STATICWAITWEN2	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITWEN2;             \/*!< (@ 0x40005244) Selects the delay from chip select n to write enable. *\/$/;"	m	struct:__anon26
STATICWAITWEN3	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITWEN3;             \/*!< (@ 0x40005264) Selects the delay from chip select n to write enable. *\/$/;"	m	struct:__anon26
STATICWAITWR0	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITWR0;              \/*!< (@ 0x40005214) Selects the delay from chip select n to a write access. *\/$/;"	m	struct:__anon26
STATICWAITWR1	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITWR1;              \/*!< (@ 0x40005234) Selects the delay from chip select n to a write access. *\/$/;"	m	struct:__anon26
STATICWAITWR2	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITWR2;              \/*!< (@ 0x40005254) Selects the delay from chip select n to a write access. *\/$/;"	m	struct:__anon26
STATICWAITWR3	inc/lpc18xx.h	/^  __IO uint32_t STATICWAITWR3;              \/*!< (@ 0x40005274) Selects the delay from chip select n to a write access. *\/$/;"	m	struct:__anon26
STATUS	inc/lpc18xx.h	/^  __I  uint32_t STATUS;                     \/*!< (@ 0x40004048) Status Register        *\/$/;"	m	struct:__anon25
STATUS	inc/lpc18xx.h	/^  __I  uint32_t STATUS;                     \/*!< (@ 0x40005004) Provides EMC status information. *\/$/;"	m	struct:__anon26
STATUS	inc/lpc18xx.h	/^  __I  uint32_t STATUS;                     \/*!< (@ 0x40040FE0) Status register        *\/$/;"	m	struct:__anon47
STATUS	inc/lpc18xx.h	/^  __I  uint32_t STATUS;                     \/*!< (@ 0x40044FE0) Status register        *\/$/;"	m	struct:__anon51
STIR	inc/core_cm3.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon91
STOP_H	inc/lpc18xx.h	/^    __IO uint16_t STOP_H;               \/* 0x012 stop register for counter H *\/$/;"	m	struct:__anon3
STOP_L	inc/lpc18xx.h	/^    __IO uint16_t STOP_L;               \/* 0x010 stop register for counter L *\/$/;"	m	struct:__anon3
SUBSECOND_INCR	inc/lpc18xx.h	/^  __IO uint32_t  SUBSECOND_INCR;            \/*!< (@ 0x40010704) Sub-second increment register *\/$/;"	m	struct:__anon46
SUCCESS	inc/lpc_types.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} Status;$/;"	e	enum:__anon114
SVCHandler_main	upccar.c	/^void SVCHandler_main(unsigned int * svc_args)$/;"	f
SVC_Handler	src/startup_lpc18xx.s	/^SVC_Handler:$/;"	l
SVCall_IRQn	inc/lpc18xx.h	/^  SVCall_IRQn                       = -5,   \/*!<  11  System Service Call via SVC instruction *\/$/;"	e	enum:__anon1
SYNC	inc/lpc18xx.h	/^  __IO uint32_t SYNC;                       \/*!< (@ 0x40002034) DMA Synchronization Register *\/$/;"	m	struct:__anon24
SYNCCTRL	inc/lpc18xx.h	/^  __IO uint32_t SYNCCTRL;                   \/*!< (@ 0x400xx058) Synchronous mode control register. *\/$/;"	m	struct:__anon58
SYSERR_EMMC	inc/error.h	4;"	d
SYSERR_EMMC_WR	inc/error.h	5;"	d
SYSERR_INTERNAL	inc/error.h	7;"	d
SetState	inc/lpc_types.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, IntStatus, SetState;$/;"	t	typeref:enum:__anon112
SetupPacket	src/usbcore.c	/^USB_SETUP_PACKET SetupPacket;$/;"	v
Status	inc/lpc_types.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} Status;$/;"	t	typeref:enum:__anon114
StopOnMatch	inc/lpc18xx_timer.h	/^	uint8_t StopOnMatch;	\/**< Stop On match, should be:$/;"	m	struct:__anon107
SysTick	inc/core_cm3.h	843;"	d
SysTick_BASE	inc/core_cm3.h	837;"	d
SysTick_CALIB_NOREF_Msk	inc/core_cm3.h	581;"	d
SysTick_CALIB_NOREF_Pos	inc/core_cm3.h	580;"	d
SysTick_CALIB_SKEW_Msk	inc/core_cm3.h	584;"	d
SysTick_CALIB_SKEW_Pos	inc/core_cm3.h	583;"	d
SysTick_CALIB_TENMS_Msk	inc/core_cm3.h	587;"	d
SysTick_CALIB_TENMS_Pos	inc/core_cm3.h	586;"	d
SysTick_CTRL_CLKSOURCE_Msk	inc/core_cm3.h	563;"	d
SysTick_CTRL_CLKSOURCE_Pos	inc/core_cm3.h	562;"	d
SysTick_CTRL_COUNTFLAG_Msk	inc/core_cm3.h	560;"	d
SysTick_CTRL_COUNTFLAG_Pos	inc/core_cm3.h	559;"	d
SysTick_CTRL_ENABLE_Msk	inc/core_cm3.h	569;"	d
SysTick_CTRL_ENABLE_Pos	inc/core_cm3.h	568;"	d
SysTick_CTRL_TICKINT_Msk	inc/core_cm3.h	566;"	d
SysTick_CTRL_TICKINT_Pos	inc/core_cm3.h	565;"	d
SysTick_Config	inc/core_cm3.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Handler	src/startup_lpc18xx.s	/^SysTick_Handler:$/;"	l
SysTick_Handler	src/wait.c	/^void SysTick_Handler(void)$/;"	f
SysTick_IRQn	inc/lpc18xx.h	/^  SysTick_IRQn                      = -1,   \/*!<  15  System Tick Timer                *\/$/;"	e	enum:__anon1
SysTick_LOAD_RELOAD_Msk	inc/core_cm3.h	573;"	d
SysTick_LOAD_RELOAD_Pos	inc/core_cm3.h	572;"	d
SysTick_Type	inc/core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon94
SysTick_VAL_CURRENT_Msk	inc/core_cm3.h	577;"	d
SysTick_VAL_CURRENT_Pos	inc/core_cm3.h	576;"	d
SystemCoreClock	src/system_lpc18xx.c	/^uint32_t SystemCoreClock = __IRC;		\/*!< System Clock Frequency (Core Clock)*\/$/;"	v
SystemInit	src/system_lpc18xx.c	/^void SystemInit (void)$/;"	f
T	inc/core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon87::__anon88
TARGET	Makefile	/^TARGET:=upccar$/;"	m
TARGETNANOSECONDS	inc/lpc18xx.h	/^  __IO uint32_t  TARGETNANOSECONDS;         \/*!< (@ 0x40010720) Target time nanoseconds register *\/$/;"	m	struct:__anon46
TARGETSECONDS	inc/lpc18xx.h	/^  __IO uint32_t  TARGETSECONDS;             \/*!< (@ 0x4001071C) Target time seconds register *\/$/;"	m	struct:__anon46
TBBCNT	inc/lpc18xx.h	/^  __I  uint32_t TBBCNT;                     \/*!< (@ 0x40004060) Transferred Host to BIU-FIFO Byte Count Register *\/$/;"	m	struct:__anon25
TC	inc/lpc18xx.h	/^  __IO uint32_t TC;                         \/*!< (@ 0x40080004) Watchdog timer constant register. This register determines the time-out value. *\/$/;"	m	struct:__anon57
TC	inc/lpc18xx.h	/^  __IO uint32_t TC;                         \/*!< (@ 0x400xx008) Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR. *\/$/;"	m	struct:__anon67
TC	inc/lpc18xx.h	/^  __IO uint32_t TC[3];                      \/*!< (@ 0x400A0018) Timer Counter register *\/$/;"	m	struct:__anon71
TCBCNT	inc/lpc18xx.h	/^  __I  uint32_t TCBCNT;                     \/*!< (@ 0x4000405C) Transferred CIU Card Byte Count Register *\/$/;"	m	struct:__anon25
TCR	inc/core_cm3.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon95
TCR	inc/lpc18xx.h	/^  __IO uint32_t TCR;                        \/*!< (@ 0x400xx004) Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR. *\/$/;"	m	struct:__anon67
TD_IOC	inc/usbhw.h	112;"	d
TD_NEXT_TERMINATE	inc/usbhw.h	111;"	d
TER	inc/core_cm3.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon95
TER	inc/lpc18xx.h	/^  __IO uint32_t TER;                        \/*!< (@ 0x40082030) Transmit Enable Register. Turns off UART transmitter for use with software flow control. *\/$/;"	m	struct:__anon62
TER	inc/lpc18xx.h	/^  __IO uint32_t TER;                        \/*!< (@ 0x400xx05C) Transmit Enable Register. Turns off UART transmitter for use with software flow control. *\/$/;"	m	struct:__anon58
TEST	inc/lpc18xx.h	/^  __IO uint32_t TEST;                       \/*!< (@ 0x400E2014) Test register          *\/$/;"	m	struct:__anon74
THR	inc/lpc18xx.h	/^    __O  uint32_t THR;                      \/*!< (@ 0x40082000) Transmit Holding Register. The next character to be transmitted is written here. (DLAB=0) *\/$/;"	m	union:__anon62::__anon63
THR	inc/lpc18xx.h	/^    __O  uint32_t THR;                      \/*!< (@ 0x400xx000) Transmit Holding Register. The next character to be transmitted is written here (DLAB = 0). *\/$/;"	m	union:__anon58::__anon59
TIM14_ERIn	inc/lpc18xx.h	/^  TIM14_ERIn                        = 16,$/;"	e	enum:__anon2
TIM2_ERIn	inc/lpc18xx.h	/^  TIM2_ERIn                         = 13,$/;"	e	enum:__anon2
TIM6_ERIn	inc/lpc18xx.h	/^  TIM6_ERIn                         = 14,$/;"	e	enum:__anon2
TIME	inc/lpc18xx.h	/^  __I  uint32_t TIME;                       \/*!< (@ 0x400C602C) Velocity timer register *\/$/;"	m	struct:__anon78
TIMER0_CCR_CAP0FE_Msk	inc/lpc18xx.h	18355;"	d
TIMER0_CCR_CAP0FE_Pos	inc/lpc18xx.h	18354;"	d
TIMER0_CCR_CAP0I_Msk	inc/lpc18xx.h	18357;"	d
TIMER0_CCR_CAP0I_Pos	inc/lpc18xx.h	18356;"	d
TIMER0_CCR_CAP0RE_Msk	inc/lpc18xx.h	18353;"	d
TIMER0_CCR_CAP0RE_Pos	inc/lpc18xx.h	18352;"	d
TIMER0_CCR_CAP1FE_Msk	inc/lpc18xx.h	18361;"	d
TIMER0_CCR_CAP1FE_Pos	inc/lpc18xx.h	18360;"	d
TIMER0_CCR_CAP1I_Msk	inc/lpc18xx.h	18363;"	d
TIMER0_CCR_CAP1I_Pos	inc/lpc18xx.h	18362;"	d
TIMER0_CCR_CAP1RE_Msk	inc/lpc18xx.h	18359;"	d
TIMER0_CCR_CAP1RE_Pos	inc/lpc18xx.h	18358;"	d
TIMER0_CCR_CAP2FE_Msk	inc/lpc18xx.h	18367;"	d
TIMER0_CCR_CAP2FE_Pos	inc/lpc18xx.h	18366;"	d
TIMER0_CCR_CAP2I_Msk	inc/lpc18xx.h	18369;"	d
TIMER0_CCR_CAP2I_Pos	inc/lpc18xx.h	18368;"	d
TIMER0_CCR_CAP2RE_Msk	inc/lpc18xx.h	18365;"	d
TIMER0_CCR_CAP2RE_Pos	inc/lpc18xx.h	18364;"	d
TIMER0_CCR_CAP3FE_Msk	inc/lpc18xx.h	18373;"	d
TIMER0_CCR_CAP3FE_Pos	inc/lpc18xx.h	18372;"	d
TIMER0_CCR_CAP3I_Msk	inc/lpc18xx.h	18375;"	d
TIMER0_CCR_CAP3I_Pos	inc/lpc18xx.h	18374;"	d
TIMER0_CCR_CAP3RE_Msk	inc/lpc18xx.h	18371;"	d
TIMER0_CCR_CAP3RE_Pos	inc/lpc18xx.h	18370;"	d
TIMER0_CR0_CAP_Msk	inc/lpc18xx.h	18379;"	d
TIMER0_CR0_CAP_Pos	inc/lpc18xx.h	18378;"	d
TIMER0_CR1_CAP_Msk	inc/lpc18xx.h	18383;"	d
TIMER0_CR1_CAP_Pos	inc/lpc18xx.h	18382;"	d
TIMER0_CR2_CAP_Msk	inc/lpc18xx.h	18387;"	d
TIMER0_CR2_CAP_Pos	inc/lpc18xx.h	18386;"	d
TIMER0_CR3_CAP_Msk	inc/lpc18xx.h	18391;"	d
TIMER0_CR3_CAP_Pos	inc/lpc18xx.h	18390;"	d
TIMER0_CTCR_CINSEL_Msk	inc/lpc18xx.h	18415;"	d
TIMER0_CTCR_CINSEL_Pos	inc/lpc18xx.h	18414;"	d
TIMER0_CTCR_CTMODE_Msk	inc/lpc18xx.h	18413;"	d
TIMER0_CTCR_CTMODE_Pos	inc/lpc18xx.h	18412;"	d
TIMER0_EMR_EM0_Msk	inc/lpc18xx.h	18395;"	d
TIMER0_EMR_EM0_Pos	inc/lpc18xx.h	18394;"	d
TIMER0_EMR_EM1_Msk	inc/lpc18xx.h	18397;"	d
TIMER0_EMR_EM1_Pos	inc/lpc18xx.h	18396;"	d
TIMER0_EMR_EM2_Msk	inc/lpc18xx.h	18399;"	d
TIMER0_EMR_EM2_Pos	inc/lpc18xx.h	18398;"	d
TIMER0_EMR_EM3_Msk	inc/lpc18xx.h	18401;"	d
TIMER0_EMR_EM3_Pos	inc/lpc18xx.h	18400;"	d
TIMER0_EMR_EMC0_Msk	inc/lpc18xx.h	18403;"	d
TIMER0_EMR_EMC0_Pos	inc/lpc18xx.h	18402;"	d
TIMER0_EMR_EMC1_Msk	inc/lpc18xx.h	18405;"	d
TIMER0_EMR_EMC1_Pos	inc/lpc18xx.h	18404;"	d
TIMER0_EMR_EMC2_Msk	inc/lpc18xx.h	18407;"	d
TIMER0_EMR_EMC2_Pos	inc/lpc18xx.h	18406;"	d
TIMER0_EMR_EMC3_Msk	inc/lpc18xx.h	18409;"	d
TIMER0_EMR_EMC3_Pos	inc/lpc18xx.h	18408;"	d
TIMER0_IRQn	inc/lpc18xx.h	/^  TIMER0_IRQn                       = 12,   \/*!<  12  TIMER0                           *\/$/;"	e	enum:__anon1
TIMER0_IR_CR0INT_Msk	inc/lpc18xx.h	18283;"	d
TIMER0_IR_CR0INT_Pos	inc/lpc18xx.h	18282;"	d
TIMER0_IR_CR1INT_Msk	inc/lpc18xx.h	18285;"	d
TIMER0_IR_CR1INT_Pos	inc/lpc18xx.h	18284;"	d
TIMER0_IR_CR2INT_Msk	inc/lpc18xx.h	18287;"	d
TIMER0_IR_CR2INT_Pos	inc/lpc18xx.h	18286;"	d
TIMER0_IR_CR3INT_Msk	inc/lpc18xx.h	18289;"	d
TIMER0_IR_CR3INT_Pos	inc/lpc18xx.h	18288;"	d
TIMER0_IR_MR0INT_Msk	inc/lpc18xx.h	18275;"	d
TIMER0_IR_MR0INT_Pos	inc/lpc18xx.h	18274;"	d
TIMER0_IR_MR1INT_Msk	inc/lpc18xx.h	18277;"	d
TIMER0_IR_MR1INT_Pos	inc/lpc18xx.h	18276;"	d
TIMER0_IR_MR2INT_Msk	inc/lpc18xx.h	18279;"	d
TIMER0_IR_MR2INT_Pos	inc/lpc18xx.h	18278;"	d
TIMER0_IR_MR3INT_Msk	inc/lpc18xx.h	18281;"	d
TIMER0_IR_MR3INT_Pos	inc/lpc18xx.h	18280;"	d
TIMER0_MCR_MR0I_Msk	inc/lpc18xx.h	18311;"	d
TIMER0_MCR_MR0I_Pos	inc/lpc18xx.h	18310;"	d
TIMER0_MCR_MR0R_Msk	inc/lpc18xx.h	18313;"	d
TIMER0_MCR_MR0R_Pos	inc/lpc18xx.h	18312;"	d
TIMER0_MCR_MR0S_Msk	inc/lpc18xx.h	18315;"	d
TIMER0_MCR_MR0S_Pos	inc/lpc18xx.h	18314;"	d
TIMER0_MCR_MR1I_Msk	inc/lpc18xx.h	18317;"	d
TIMER0_MCR_MR1I_Pos	inc/lpc18xx.h	18316;"	d
TIMER0_MCR_MR1R_Msk	inc/lpc18xx.h	18319;"	d
TIMER0_MCR_MR1R_Pos	inc/lpc18xx.h	18318;"	d
TIMER0_MCR_MR1S_Msk	inc/lpc18xx.h	18321;"	d
TIMER0_MCR_MR1S_Pos	inc/lpc18xx.h	18320;"	d
TIMER0_MCR_MR2I_Msk	inc/lpc18xx.h	18323;"	d
TIMER0_MCR_MR2I_Pos	inc/lpc18xx.h	18322;"	d
TIMER0_MCR_MR2R_Msk	inc/lpc18xx.h	18325;"	d
TIMER0_MCR_MR2R_Pos	inc/lpc18xx.h	18324;"	d
TIMER0_MCR_MR2S_Msk	inc/lpc18xx.h	18327;"	d
TIMER0_MCR_MR2S_Pos	inc/lpc18xx.h	18326;"	d
TIMER0_MCR_MR3I_Msk	inc/lpc18xx.h	18329;"	d
TIMER0_MCR_MR3I_Pos	inc/lpc18xx.h	18328;"	d
TIMER0_MCR_MR3R_Msk	inc/lpc18xx.h	18331;"	d
TIMER0_MCR_MR3R_Pos	inc/lpc18xx.h	18330;"	d
TIMER0_MCR_MR3S_Msk	inc/lpc18xx.h	18333;"	d
TIMER0_MCR_MR3S_Pos	inc/lpc18xx.h	18332;"	d
TIMER0_MR0_MATCH_Msk	inc/lpc18xx.h	18337;"	d
TIMER0_MR0_MATCH_Pos	inc/lpc18xx.h	18336;"	d
TIMER0_MR1_MATCH_Msk	inc/lpc18xx.h	18341;"	d
TIMER0_MR1_MATCH_Pos	inc/lpc18xx.h	18340;"	d
TIMER0_MR2_MATCH_Msk	inc/lpc18xx.h	18345;"	d
TIMER0_MR2_MATCH_Pos	inc/lpc18xx.h	18344;"	d
TIMER0_MR3_MATCH_Msk	inc/lpc18xx.h	18349;"	d
TIMER0_MR3_MATCH_Pos	inc/lpc18xx.h	18348;"	d
TIMER0_PC_PC_Msk	inc/lpc18xx.h	18307;"	d
TIMER0_PC_PC_Pos	inc/lpc18xx.h	18306;"	d
TIMER0_PR_PM_Msk	inc/lpc18xx.h	18303;"	d
TIMER0_PR_PM_Pos	inc/lpc18xx.h	18302;"	d
TIMER0_TCR_CEN_Msk	inc/lpc18xx.h	18293;"	d
TIMER0_TCR_CEN_Pos	inc/lpc18xx.h	18292;"	d
TIMER0_TCR_CRST_Msk	inc/lpc18xx.h	18295;"	d
TIMER0_TCR_CRST_Pos	inc/lpc18xx.h	18294;"	d
TIMER0_TC_TC_Msk	inc/lpc18xx.h	18299;"	d
TIMER0_TC_TC_Pos	inc/lpc18xx.h	18298;"	d
TIMER1_CCR_CAP0FE_Msk	inc/lpc18xx.h	18505;"	d
TIMER1_CCR_CAP0FE_Pos	inc/lpc18xx.h	18504;"	d
TIMER1_CCR_CAP0I_Msk	inc/lpc18xx.h	18507;"	d
TIMER1_CCR_CAP0I_Pos	inc/lpc18xx.h	18506;"	d
TIMER1_CCR_CAP0RE_Msk	inc/lpc18xx.h	18503;"	d
TIMER1_CCR_CAP0RE_Pos	inc/lpc18xx.h	18502;"	d
TIMER1_CCR_CAP1FE_Msk	inc/lpc18xx.h	18511;"	d
TIMER1_CCR_CAP1FE_Pos	inc/lpc18xx.h	18510;"	d
TIMER1_CCR_CAP1I_Msk	inc/lpc18xx.h	18513;"	d
TIMER1_CCR_CAP1I_Pos	inc/lpc18xx.h	18512;"	d
TIMER1_CCR_CAP1RE_Msk	inc/lpc18xx.h	18509;"	d
TIMER1_CCR_CAP1RE_Pos	inc/lpc18xx.h	18508;"	d
TIMER1_CCR_CAP2FE_Msk	inc/lpc18xx.h	18517;"	d
TIMER1_CCR_CAP2FE_Pos	inc/lpc18xx.h	18516;"	d
TIMER1_CCR_CAP2I_Msk	inc/lpc18xx.h	18519;"	d
TIMER1_CCR_CAP2I_Pos	inc/lpc18xx.h	18518;"	d
TIMER1_CCR_CAP2RE_Msk	inc/lpc18xx.h	18515;"	d
TIMER1_CCR_CAP2RE_Pos	inc/lpc18xx.h	18514;"	d
TIMER1_CCR_CAP3FE_Msk	inc/lpc18xx.h	18523;"	d
TIMER1_CCR_CAP3FE_Pos	inc/lpc18xx.h	18522;"	d
TIMER1_CCR_CAP3I_Msk	inc/lpc18xx.h	18525;"	d
TIMER1_CCR_CAP3I_Pos	inc/lpc18xx.h	18524;"	d
TIMER1_CCR_CAP3RE_Msk	inc/lpc18xx.h	18521;"	d
TIMER1_CCR_CAP3RE_Pos	inc/lpc18xx.h	18520;"	d
TIMER1_CR0_CAP_Msk	inc/lpc18xx.h	18529;"	d
TIMER1_CR0_CAP_Pos	inc/lpc18xx.h	18528;"	d
TIMER1_CR1_CAP_Msk	inc/lpc18xx.h	18533;"	d
TIMER1_CR1_CAP_Pos	inc/lpc18xx.h	18532;"	d
TIMER1_CR2_CAP_Msk	inc/lpc18xx.h	18537;"	d
TIMER1_CR2_CAP_Pos	inc/lpc18xx.h	18536;"	d
TIMER1_CR3_CAP_Msk	inc/lpc18xx.h	18541;"	d
TIMER1_CR3_CAP_Pos	inc/lpc18xx.h	18540;"	d
TIMER1_CTCR_CINSEL_Msk	inc/lpc18xx.h	18565;"	d
TIMER1_CTCR_CINSEL_Pos	inc/lpc18xx.h	18564;"	d
TIMER1_CTCR_CTMODE_Msk	inc/lpc18xx.h	18563;"	d
TIMER1_CTCR_CTMODE_Pos	inc/lpc18xx.h	18562;"	d
TIMER1_EMR_EM0_Msk	inc/lpc18xx.h	18545;"	d
TIMER1_EMR_EM0_Pos	inc/lpc18xx.h	18544;"	d
TIMER1_EMR_EM1_Msk	inc/lpc18xx.h	18547;"	d
TIMER1_EMR_EM1_Pos	inc/lpc18xx.h	18546;"	d
TIMER1_EMR_EM2_Msk	inc/lpc18xx.h	18549;"	d
TIMER1_EMR_EM2_Pos	inc/lpc18xx.h	18548;"	d
TIMER1_EMR_EM3_Msk	inc/lpc18xx.h	18551;"	d
TIMER1_EMR_EM3_Pos	inc/lpc18xx.h	18550;"	d
TIMER1_EMR_EMC0_Msk	inc/lpc18xx.h	18553;"	d
TIMER1_EMR_EMC0_Pos	inc/lpc18xx.h	18552;"	d
TIMER1_EMR_EMC1_Msk	inc/lpc18xx.h	18555;"	d
TIMER1_EMR_EMC1_Pos	inc/lpc18xx.h	18554;"	d
TIMER1_EMR_EMC2_Msk	inc/lpc18xx.h	18557;"	d
TIMER1_EMR_EMC2_Pos	inc/lpc18xx.h	18556;"	d
TIMER1_EMR_EMC3_Msk	inc/lpc18xx.h	18559;"	d
TIMER1_EMR_EMC3_Pos	inc/lpc18xx.h	18558;"	d
TIMER1_IRQn	inc/lpc18xx.h	/^  TIMER1_IRQn                       = 13,   \/*!<  13  TIMER1                           *\/$/;"	e	enum:__anon1
TIMER1_IR_CR0INT_Msk	inc/lpc18xx.h	18433;"	d
TIMER1_IR_CR0INT_Pos	inc/lpc18xx.h	18432;"	d
TIMER1_IR_CR1INT_Msk	inc/lpc18xx.h	18435;"	d
TIMER1_IR_CR1INT_Pos	inc/lpc18xx.h	18434;"	d
TIMER1_IR_CR2INT_Msk	inc/lpc18xx.h	18437;"	d
TIMER1_IR_CR2INT_Pos	inc/lpc18xx.h	18436;"	d
TIMER1_IR_CR3INT_Msk	inc/lpc18xx.h	18439;"	d
TIMER1_IR_CR3INT_Pos	inc/lpc18xx.h	18438;"	d
TIMER1_IR_MR0INT_Msk	inc/lpc18xx.h	18425;"	d
TIMER1_IR_MR0INT_Pos	inc/lpc18xx.h	18424;"	d
TIMER1_IR_MR1INT_Msk	inc/lpc18xx.h	18427;"	d
TIMER1_IR_MR1INT_Pos	inc/lpc18xx.h	18426;"	d
TIMER1_IR_MR2INT_Msk	inc/lpc18xx.h	18429;"	d
TIMER1_IR_MR2INT_Pos	inc/lpc18xx.h	18428;"	d
TIMER1_IR_MR3INT_Msk	inc/lpc18xx.h	18431;"	d
TIMER1_IR_MR3INT_Pos	inc/lpc18xx.h	18430;"	d
TIMER1_MCR_MR0I_Msk	inc/lpc18xx.h	18461;"	d
TIMER1_MCR_MR0I_Pos	inc/lpc18xx.h	18460;"	d
TIMER1_MCR_MR0R_Msk	inc/lpc18xx.h	18463;"	d
TIMER1_MCR_MR0R_Pos	inc/lpc18xx.h	18462;"	d
TIMER1_MCR_MR0S_Msk	inc/lpc18xx.h	18465;"	d
TIMER1_MCR_MR0S_Pos	inc/lpc18xx.h	18464;"	d
TIMER1_MCR_MR1I_Msk	inc/lpc18xx.h	18467;"	d
TIMER1_MCR_MR1I_Pos	inc/lpc18xx.h	18466;"	d
TIMER1_MCR_MR1R_Msk	inc/lpc18xx.h	18469;"	d
TIMER1_MCR_MR1R_Pos	inc/lpc18xx.h	18468;"	d
TIMER1_MCR_MR1S_Msk	inc/lpc18xx.h	18471;"	d
TIMER1_MCR_MR1S_Pos	inc/lpc18xx.h	18470;"	d
TIMER1_MCR_MR2I_Msk	inc/lpc18xx.h	18473;"	d
TIMER1_MCR_MR2I_Pos	inc/lpc18xx.h	18472;"	d
TIMER1_MCR_MR2R_Msk	inc/lpc18xx.h	18475;"	d
TIMER1_MCR_MR2R_Pos	inc/lpc18xx.h	18474;"	d
TIMER1_MCR_MR2S_Msk	inc/lpc18xx.h	18477;"	d
TIMER1_MCR_MR2S_Pos	inc/lpc18xx.h	18476;"	d
TIMER1_MCR_MR3I_Msk	inc/lpc18xx.h	18479;"	d
TIMER1_MCR_MR3I_Pos	inc/lpc18xx.h	18478;"	d
TIMER1_MCR_MR3R_Msk	inc/lpc18xx.h	18481;"	d
TIMER1_MCR_MR3R_Pos	inc/lpc18xx.h	18480;"	d
TIMER1_MCR_MR3S_Msk	inc/lpc18xx.h	18483;"	d
TIMER1_MCR_MR3S_Pos	inc/lpc18xx.h	18482;"	d
TIMER1_MR0_MATCH_Msk	inc/lpc18xx.h	18487;"	d
TIMER1_MR0_MATCH_Pos	inc/lpc18xx.h	18486;"	d
TIMER1_MR1_MATCH_Msk	inc/lpc18xx.h	18491;"	d
TIMER1_MR1_MATCH_Pos	inc/lpc18xx.h	18490;"	d
TIMER1_MR2_MATCH_Msk	inc/lpc18xx.h	18495;"	d
TIMER1_MR2_MATCH_Pos	inc/lpc18xx.h	18494;"	d
TIMER1_MR3_MATCH_Msk	inc/lpc18xx.h	18499;"	d
TIMER1_MR3_MATCH_Pos	inc/lpc18xx.h	18498;"	d
TIMER1_PC_PC_Msk	inc/lpc18xx.h	18457;"	d
TIMER1_PC_PC_Pos	inc/lpc18xx.h	18456;"	d
TIMER1_PR_PM_Msk	inc/lpc18xx.h	18453;"	d
TIMER1_PR_PM_Pos	inc/lpc18xx.h	18452;"	d
TIMER1_TCR_CEN_Msk	inc/lpc18xx.h	18443;"	d
TIMER1_TCR_CEN_Pos	inc/lpc18xx.h	18442;"	d
TIMER1_TCR_CRST_Msk	inc/lpc18xx.h	18445;"	d
TIMER1_TCR_CRST_Pos	inc/lpc18xx.h	18444;"	d
TIMER1_TC_TC_Msk	inc/lpc18xx.h	18449;"	d
TIMER1_TC_TC_Pos	inc/lpc18xx.h	18448;"	d
TIMER2_CCR_CAP0FE_Msk	inc/lpc18xx.h	18655;"	d
TIMER2_CCR_CAP0FE_Pos	inc/lpc18xx.h	18654;"	d
TIMER2_CCR_CAP0I_Msk	inc/lpc18xx.h	18657;"	d
TIMER2_CCR_CAP0I_Pos	inc/lpc18xx.h	18656;"	d
TIMER2_CCR_CAP0RE_Msk	inc/lpc18xx.h	18653;"	d
TIMER2_CCR_CAP0RE_Pos	inc/lpc18xx.h	18652;"	d
TIMER2_CCR_CAP1FE_Msk	inc/lpc18xx.h	18661;"	d
TIMER2_CCR_CAP1FE_Pos	inc/lpc18xx.h	18660;"	d
TIMER2_CCR_CAP1I_Msk	inc/lpc18xx.h	18663;"	d
TIMER2_CCR_CAP1I_Pos	inc/lpc18xx.h	18662;"	d
TIMER2_CCR_CAP1RE_Msk	inc/lpc18xx.h	18659;"	d
TIMER2_CCR_CAP1RE_Pos	inc/lpc18xx.h	18658;"	d
TIMER2_CCR_CAP2FE_Msk	inc/lpc18xx.h	18667;"	d
TIMER2_CCR_CAP2FE_Pos	inc/lpc18xx.h	18666;"	d
TIMER2_CCR_CAP2I_Msk	inc/lpc18xx.h	18669;"	d
TIMER2_CCR_CAP2I_Pos	inc/lpc18xx.h	18668;"	d
TIMER2_CCR_CAP2RE_Msk	inc/lpc18xx.h	18665;"	d
TIMER2_CCR_CAP2RE_Pos	inc/lpc18xx.h	18664;"	d
TIMER2_CCR_CAP3FE_Msk	inc/lpc18xx.h	18673;"	d
TIMER2_CCR_CAP3FE_Pos	inc/lpc18xx.h	18672;"	d
TIMER2_CCR_CAP3I_Msk	inc/lpc18xx.h	18675;"	d
TIMER2_CCR_CAP3I_Pos	inc/lpc18xx.h	18674;"	d
TIMER2_CCR_CAP3RE_Msk	inc/lpc18xx.h	18671;"	d
TIMER2_CCR_CAP3RE_Pos	inc/lpc18xx.h	18670;"	d
TIMER2_CR0_CAP_Msk	inc/lpc18xx.h	18679;"	d
TIMER2_CR0_CAP_Pos	inc/lpc18xx.h	18678;"	d
TIMER2_CR1_CAP_Msk	inc/lpc18xx.h	18683;"	d
TIMER2_CR1_CAP_Pos	inc/lpc18xx.h	18682;"	d
TIMER2_CR2_CAP_Msk	inc/lpc18xx.h	18687;"	d
TIMER2_CR2_CAP_Pos	inc/lpc18xx.h	18686;"	d
TIMER2_CR3_CAP_Msk	inc/lpc18xx.h	18691;"	d
TIMER2_CR3_CAP_Pos	inc/lpc18xx.h	18690;"	d
TIMER2_CTCR_CINSEL_Msk	inc/lpc18xx.h	18715;"	d
TIMER2_CTCR_CINSEL_Pos	inc/lpc18xx.h	18714;"	d
TIMER2_CTCR_CTMODE_Msk	inc/lpc18xx.h	18713;"	d
TIMER2_CTCR_CTMODE_Pos	inc/lpc18xx.h	18712;"	d
TIMER2_EMR_EM0_Msk	inc/lpc18xx.h	18695;"	d
TIMER2_EMR_EM0_Pos	inc/lpc18xx.h	18694;"	d
TIMER2_EMR_EM1_Msk	inc/lpc18xx.h	18697;"	d
TIMER2_EMR_EM1_Pos	inc/lpc18xx.h	18696;"	d
TIMER2_EMR_EM2_Msk	inc/lpc18xx.h	18699;"	d
TIMER2_EMR_EM2_Pos	inc/lpc18xx.h	18698;"	d
TIMER2_EMR_EM3_Msk	inc/lpc18xx.h	18701;"	d
TIMER2_EMR_EM3_Pos	inc/lpc18xx.h	18700;"	d
TIMER2_EMR_EMC0_Msk	inc/lpc18xx.h	18703;"	d
TIMER2_EMR_EMC0_Pos	inc/lpc18xx.h	18702;"	d
TIMER2_EMR_EMC1_Msk	inc/lpc18xx.h	18705;"	d
TIMER2_EMR_EMC1_Pos	inc/lpc18xx.h	18704;"	d
TIMER2_EMR_EMC2_Msk	inc/lpc18xx.h	18707;"	d
TIMER2_EMR_EMC2_Pos	inc/lpc18xx.h	18706;"	d
TIMER2_EMR_EMC3_Msk	inc/lpc18xx.h	18709;"	d
TIMER2_EMR_EMC3_Pos	inc/lpc18xx.h	18708;"	d
TIMER2_IRQn	inc/lpc18xx.h	/^  TIMER2_IRQn                       = 14,   \/*!<  14  TIMER2                           *\/$/;"	e	enum:__anon1
TIMER2_IR_CR0INT_Msk	inc/lpc18xx.h	18583;"	d
TIMER2_IR_CR0INT_Pos	inc/lpc18xx.h	18582;"	d
TIMER2_IR_CR1INT_Msk	inc/lpc18xx.h	18585;"	d
TIMER2_IR_CR1INT_Pos	inc/lpc18xx.h	18584;"	d
TIMER2_IR_CR2INT_Msk	inc/lpc18xx.h	18587;"	d
TIMER2_IR_CR2INT_Pos	inc/lpc18xx.h	18586;"	d
TIMER2_IR_CR3INT_Msk	inc/lpc18xx.h	18589;"	d
TIMER2_IR_CR3INT_Pos	inc/lpc18xx.h	18588;"	d
TIMER2_IR_MR0INT_Msk	inc/lpc18xx.h	18575;"	d
TIMER2_IR_MR0INT_Pos	inc/lpc18xx.h	18574;"	d
TIMER2_IR_MR1INT_Msk	inc/lpc18xx.h	18577;"	d
TIMER2_IR_MR1INT_Pos	inc/lpc18xx.h	18576;"	d
TIMER2_IR_MR2INT_Msk	inc/lpc18xx.h	18579;"	d
TIMER2_IR_MR2INT_Pos	inc/lpc18xx.h	18578;"	d
TIMER2_IR_MR3INT_Msk	inc/lpc18xx.h	18581;"	d
TIMER2_IR_MR3INT_Pos	inc/lpc18xx.h	18580;"	d
TIMER2_MCR_MR0I_Msk	inc/lpc18xx.h	18611;"	d
TIMER2_MCR_MR0I_Pos	inc/lpc18xx.h	18610;"	d
TIMER2_MCR_MR0R_Msk	inc/lpc18xx.h	18613;"	d
TIMER2_MCR_MR0R_Pos	inc/lpc18xx.h	18612;"	d
TIMER2_MCR_MR0S_Msk	inc/lpc18xx.h	18615;"	d
TIMER2_MCR_MR0S_Pos	inc/lpc18xx.h	18614;"	d
TIMER2_MCR_MR1I_Msk	inc/lpc18xx.h	18617;"	d
TIMER2_MCR_MR1I_Pos	inc/lpc18xx.h	18616;"	d
TIMER2_MCR_MR1R_Msk	inc/lpc18xx.h	18619;"	d
TIMER2_MCR_MR1R_Pos	inc/lpc18xx.h	18618;"	d
TIMER2_MCR_MR1S_Msk	inc/lpc18xx.h	18621;"	d
TIMER2_MCR_MR1S_Pos	inc/lpc18xx.h	18620;"	d
TIMER2_MCR_MR2I_Msk	inc/lpc18xx.h	18623;"	d
TIMER2_MCR_MR2I_Pos	inc/lpc18xx.h	18622;"	d
TIMER2_MCR_MR2R_Msk	inc/lpc18xx.h	18625;"	d
TIMER2_MCR_MR2R_Pos	inc/lpc18xx.h	18624;"	d
TIMER2_MCR_MR2S_Msk	inc/lpc18xx.h	18627;"	d
TIMER2_MCR_MR2S_Pos	inc/lpc18xx.h	18626;"	d
TIMER2_MCR_MR3I_Msk	inc/lpc18xx.h	18629;"	d
TIMER2_MCR_MR3I_Pos	inc/lpc18xx.h	18628;"	d
TIMER2_MCR_MR3R_Msk	inc/lpc18xx.h	18631;"	d
TIMER2_MCR_MR3R_Pos	inc/lpc18xx.h	18630;"	d
TIMER2_MCR_MR3S_Msk	inc/lpc18xx.h	18633;"	d
TIMER2_MCR_MR3S_Pos	inc/lpc18xx.h	18632;"	d
TIMER2_MR0_MATCH_Msk	inc/lpc18xx.h	18637;"	d
TIMER2_MR0_MATCH_Pos	inc/lpc18xx.h	18636;"	d
TIMER2_MR1_MATCH_Msk	inc/lpc18xx.h	18641;"	d
TIMER2_MR1_MATCH_Pos	inc/lpc18xx.h	18640;"	d
TIMER2_MR2_MATCH_Msk	inc/lpc18xx.h	18645;"	d
TIMER2_MR2_MATCH_Pos	inc/lpc18xx.h	18644;"	d
TIMER2_MR3_MATCH_Msk	inc/lpc18xx.h	18649;"	d
TIMER2_MR3_MATCH_Pos	inc/lpc18xx.h	18648;"	d
TIMER2_PC_PC_Msk	inc/lpc18xx.h	18607;"	d
TIMER2_PC_PC_Pos	inc/lpc18xx.h	18606;"	d
TIMER2_PR_PM_Msk	inc/lpc18xx.h	18603;"	d
TIMER2_PR_PM_Pos	inc/lpc18xx.h	18602;"	d
TIMER2_TCR_CEN_Msk	inc/lpc18xx.h	18593;"	d
TIMER2_TCR_CEN_Pos	inc/lpc18xx.h	18592;"	d
TIMER2_TCR_CRST_Msk	inc/lpc18xx.h	18595;"	d
TIMER2_TCR_CRST_Pos	inc/lpc18xx.h	18594;"	d
TIMER2_TC_TC_Msk	inc/lpc18xx.h	18599;"	d
TIMER2_TC_TC_Pos	inc/lpc18xx.h	18598;"	d
TIMER3_CCR_CAP0FE_Msk	inc/lpc18xx.h	18805;"	d
TIMER3_CCR_CAP0FE_Pos	inc/lpc18xx.h	18804;"	d
TIMER3_CCR_CAP0I_Msk	inc/lpc18xx.h	18807;"	d
TIMER3_CCR_CAP0I_Pos	inc/lpc18xx.h	18806;"	d
TIMER3_CCR_CAP0RE_Msk	inc/lpc18xx.h	18803;"	d
TIMER3_CCR_CAP0RE_Pos	inc/lpc18xx.h	18802;"	d
TIMER3_CCR_CAP1FE_Msk	inc/lpc18xx.h	18811;"	d
TIMER3_CCR_CAP1FE_Pos	inc/lpc18xx.h	18810;"	d
TIMER3_CCR_CAP1I_Msk	inc/lpc18xx.h	18813;"	d
TIMER3_CCR_CAP1I_Pos	inc/lpc18xx.h	18812;"	d
TIMER3_CCR_CAP1RE_Msk	inc/lpc18xx.h	18809;"	d
TIMER3_CCR_CAP1RE_Pos	inc/lpc18xx.h	18808;"	d
TIMER3_CCR_CAP2FE_Msk	inc/lpc18xx.h	18817;"	d
TIMER3_CCR_CAP2FE_Pos	inc/lpc18xx.h	18816;"	d
TIMER3_CCR_CAP2I_Msk	inc/lpc18xx.h	18819;"	d
TIMER3_CCR_CAP2I_Pos	inc/lpc18xx.h	18818;"	d
TIMER3_CCR_CAP2RE_Msk	inc/lpc18xx.h	18815;"	d
TIMER3_CCR_CAP2RE_Pos	inc/lpc18xx.h	18814;"	d
TIMER3_CCR_CAP3FE_Msk	inc/lpc18xx.h	18823;"	d
TIMER3_CCR_CAP3FE_Pos	inc/lpc18xx.h	18822;"	d
TIMER3_CCR_CAP3I_Msk	inc/lpc18xx.h	18825;"	d
TIMER3_CCR_CAP3I_Pos	inc/lpc18xx.h	18824;"	d
TIMER3_CCR_CAP3RE_Msk	inc/lpc18xx.h	18821;"	d
TIMER3_CCR_CAP3RE_Pos	inc/lpc18xx.h	18820;"	d
TIMER3_CR0_CAP_Msk	inc/lpc18xx.h	18829;"	d
TIMER3_CR0_CAP_Pos	inc/lpc18xx.h	18828;"	d
TIMER3_CR1_CAP_Msk	inc/lpc18xx.h	18833;"	d
TIMER3_CR1_CAP_Pos	inc/lpc18xx.h	18832;"	d
TIMER3_CR2_CAP_Msk	inc/lpc18xx.h	18837;"	d
TIMER3_CR2_CAP_Pos	inc/lpc18xx.h	18836;"	d
TIMER3_CR3_CAP_Msk	inc/lpc18xx.h	18841;"	d
TIMER3_CR3_CAP_Pos	inc/lpc18xx.h	18840;"	d
TIMER3_CTCR_CINSEL_Msk	inc/lpc18xx.h	18865;"	d
TIMER3_CTCR_CINSEL_Pos	inc/lpc18xx.h	18864;"	d
TIMER3_CTCR_CTMODE_Msk	inc/lpc18xx.h	18863;"	d
TIMER3_CTCR_CTMODE_Pos	inc/lpc18xx.h	18862;"	d
TIMER3_EMR_EM0_Msk	inc/lpc18xx.h	18845;"	d
TIMER3_EMR_EM0_Pos	inc/lpc18xx.h	18844;"	d
TIMER3_EMR_EM1_Msk	inc/lpc18xx.h	18847;"	d
TIMER3_EMR_EM1_Pos	inc/lpc18xx.h	18846;"	d
TIMER3_EMR_EM2_Msk	inc/lpc18xx.h	18849;"	d
TIMER3_EMR_EM2_Pos	inc/lpc18xx.h	18848;"	d
TIMER3_EMR_EM3_Msk	inc/lpc18xx.h	18851;"	d
TIMER3_EMR_EM3_Pos	inc/lpc18xx.h	18850;"	d
TIMER3_EMR_EMC0_Msk	inc/lpc18xx.h	18853;"	d
TIMER3_EMR_EMC0_Pos	inc/lpc18xx.h	18852;"	d
TIMER3_EMR_EMC1_Msk	inc/lpc18xx.h	18855;"	d
TIMER3_EMR_EMC1_Pos	inc/lpc18xx.h	18854;"	d
TIMER3_EMR_EMC2_Msk	inc/lpc18xx.h	18857;"	d
TIMER3_EMR_EMC2_Pos	inc/lpc18xx.h	18856;"	d
TIMER3_EMR_EMC3_Msk	inc/lpc18xx.h	18859;"	d
TIMER3_EMR_EMC3_Pos	inc/lpc18xx.h	18858;"	d
TIMER3_IRQn	inc/lpc18xx.h	/^  TIMER3_IRQn                       = 15,   \/*!<  15  TIMER3                           *\/$/;"	e	enum:__anon1
TIMER3_IR_CR0INT_Msk	inc/lpc18xx.h	18733;"	d
TIMER3_IR_CR0INT_Pos	inc/lpc18xx.h	18732;"	d
TIMER3_IR_CR1INT_Msk	inc/lpc18xx.h	18735;"	d
TIMER3_IR_CR1INT_Pos	inc/lpc18xx.h	18734;"	d
TIMER3_IR_CR2INT_Msk	inc/lpc18xx.h	18737;"	d
TIMER3_IR_CR2INT_Pos	inc/lpc18xx.h	18736;"	d
TIMER3_IR_CR3INT_Msk	inc/lpc18xx.h	18739;"	d
TIMER3_IR_CR3INT_Pos	inc/lpc18xx.h	18738;"	d
TIMER3_IR_MR0INT_Msk	inc/lpc18xx.h	18725;"	d
TIMER3_IR_MR0INT_Pos	inc/lpc18xx.h	18724;"	d
TIMER3_IR_MR1INT_Msk	inc/lpc18xx.h	18727;"	d
TIMER3_IR_MR1INT_Pos	inc/lpc18xx.h	18726;"	d
TIMER3_IR_MR2INT_Msk	inc/lpc18xx.h	18729;"	d
TIMER3_IR_MR2INT_Pos	inc/lpc18xx.h	18728;"	d
TIMER3_IR_MR3INT_Msk	inc/lpc18xx.h	18731;"	d
TIMER3_IR_MR3INT_Pos	inc/lpc18xx.h	18730;"	d
TIMER3_MCR_MR0I_Msk	inc/lpc18xx.h	18761;"	d
TIMER3_MCR_MR0I_Pos	inc/lpc18xx.h	18760;"	d
TIMER3_MCR_MR0R_Msk	inc/lpc18xx.h	18763;"	d
TIMER3_MCR_MR0R_Pos	inc/lpc18xx.h	18762;"	d
TIMER3_MCR_MR0S_Msk	inc/lpc18xx.h	18765;"	d
TIMER3_MCR_MR0S_Pos	inc/lpc18xx.h	18764;"	d
TIMER3_MCR_MR1I_Msk	inc/lpc18xx.h	18767;"	d
TIMER3_MCR_MR1I_Pos	inc/lpc18xx.h	18766;"	d
TIMER3_MCR_MR1R_Msk	inc/lpc18xx.h	18769;"	d
TIMER3_MCR_MR1R_Pos	inc/lpc18xx.h	18768;"	d
TIMER3_MCR_MR1S_Msk	inc/lpc18xx.h	18771;"	d
TIMER3_MCR_MR1S_Pos	inc/lpc18xx.h	18770;"	d
TIMER3_MCR_MR2I_Msk	inc/lpc18xx.h	18773;"	d
TIMER3_MCR_MR2I_Pos	inc/lpc18xx.h	18772;"	d
TIMER3_MCR_MR2R_Msk	inc/lpc18xx.h	18775;"	d
TIMER3_MCR_MR2R_Pos	inc/lpc18xx.h	18774;"	d
TIMER3_MCR_MR2S_Msk	inc/lpc18xx.h	18777;"	d
TIMER3_MCR_MR2S_Pos	inc/lpc18xx.h	18776;"	d
TIMER3_MCR_MR3I_Msk	inc/lpc18xx.h	18779;"	d
TIMER3_MCR_MR3I_Pos	inc/lpc18xx.h	18778;"	d
TIMER3_MCR_MR3R_Msk	inc/lpc18xx.h	18781;"	d
TIMER3_MCR_MR3R_Pos	inc/lpc18xx.h	18780;"	d
TIMER3_MCR_MR3S_Msk	inc/lpc18xx.h	18783;"	d
TIMER3_MCR_MR3S_Pos	inc/lpc18xx.h	18782;"	d
TIMER3_MR0_MATCH_Msk	inc/lpc18xx.h	18787;"	d
TIMER3_MR0_MATCH_Pos	inc/lpc18xx.h	18786;"	d
TIMER3_MR1_MATCH_Msk	inc/lpc18xx.h	18791;"	d
TIMER3_MR1_MATCH_Pos	inc/lpc18xx.h	18790;"	d
TIMER3_MR2_MATCH_Msk	inc/lpc18xx.h	18795;"	d
TIMER3_MR2_MATCH_Pos	inc/lpc18xx.h	18794;"	d
TIMER3_MR3_MATCH_Msk	inc/lpc18xx.h	18799;"	d
TIMER3_MR3_MATCH_Pos	inc/lpc18xx.h	18798;"	d
TIMER3_PC_PC_Msk	inc/lpc18xx.h	18757;"	d
TIMER3_PC_PC_Pos	inc/lpc18xx.h	18756;"	d
TIMER3_PR_PM_Msk	inc/lpc18xx.h	18753;"	d
TIMER3_PR_PM_Pos	inc/lpc18xx.h	18752;"	d
TIMER3_TCR_CEN_Msk	inc/lpc18xx.h	18743;"	d
TIMER3_TCR_CEN_Pos	inc/lpc18xx.h	18742;"	d
TIMER3_TCR_CRST_Msk	inc/lpc18xx.h	18745;"	d
TIMER3_TCR_CRST_Pos	inc/lpc18xx.h	18744;"	d
TIMER3_TC_TC_Msk	inc/lpc18xx.h	18749;"	d
TIMER3_TC_TC_Pos	inc/lpc18xx.h	18748;"	d
TIMESTAMPSTAT	inc/lpc18xx.h	/^  __I  uint32_t  TIMESTAMPSTAT;             \/*!< (@ 0x40010728) Time stamp status register *\/$/;"	m	struct:__anon46
TIMH	inc/lpc18xx.h	/^  __IO uint32_t TIMH;                       \/*!< (@ 0x40008000) Horizontal Timing Control register *\/$/;"	m	struct:__anon45
TIMV	inc/lpc18xx.h	/^  __IO uint32_t TIMV;                       \/*!< (@ 0x40008004) Vertical Timing Control register *\/$/;"	m	struct:__anon45
TIM_CAPTURECFG_Type	inc/lpc18xx_timer.h	/^} TIM_CAPTURECFG_Type;$/;"	t	typeref:struct:__anon108
TIM_CAPTURE_ANY	inc/lpc18xx_timer.h	/^	TIM_CAPTURE_ANY			\/*!< On both edges *\/$/;"	e	enum:__anon104
TIM_CAPTURE_FALLING	inc/lpc18xx_timer.h	/^	TIM_CAPTURE_FALLING,	\/*!< Falling capture mode *\/$/;"	e	enum:__anon104
TIM_CAPTURE_NONE	inc/lpc18xx_timer.h	/^	TIM_CAPTURE_NONE = 0,	\/*!< No Capture *\/$/;"	e	enum:__anon104
TIM_CAPTURE_RISING	inc/lpc18xx_timer.h	/^	TIM_CAPTURE_RISING,		\/*!< Rising capture mode *\/$/;"	e	enum:__anon104
TIM_CAP_FALLING	inc/lpc18xx_timer.h	101;"	d
TIM_CAP_INT	inc/lpc18xx_timer.h	69;"	d
TIM_CAP_MODE_OPT	inc/lpc18xx_timer.h	/^} TIM_CAP_MODE_OPT;$/;"	t	typeref:enum:__anon104
TIM_CAP_RISING	inc/lpc18xx_timer.h	99;"	d
TIM_CCR_CHANNEL_MASKBIT	inc/lpc18xx_timer.h	109;"	d
TIM_CCR_MASKBIT	inc/lpc18xx_timer.h	107;"	d
TIM_COUNTERCFG_Type	inc/lpc18xx_timer.h	/^} TIM_COUNTERCFG_Type;$/;"	t	typeref:struct:__anon106
TIM_COUNTER_ANY_MODE	inc/lpc18xx_timer.h	/^	TIM_COUNTER_ANY_MODE			\/*!< Counter on both edges *\/$/;"	e	enum:__anon100
TIM_COUNTER_FALLING_MODE	inc/lpc18xx_timer.h	/^	TIM_COUNTER_FALLING_MODE,		\/*!< Counter falling mode *\/$/;"	e	enum:__anon100
TIM_COUNTER_INCAP0	inc/lpc18xx_timer.h	/^	TIM_COUNTER_INCAP0 = 0,			\/*!< CAPn.0 input pin for TIMERn *\/$/;"	e	enum:__anon102
TIM_COUNTER_INCAP1	inc/lpc18xx_timer.h	/^	TIM_COUNTER_INCAP1,				\/*!< CAPn.1 input pin for TIMERn *\/$/;"	e	enum:__anon102
TIM_COUNTER_INCAP2	inc/lpc18xx_timer.h	/^	TIM_COUNTER_INCAP2,				\/*!< CAPn.2 input pin for TIMERn *\/$/;"	e	enum:__anon102
TIM_COUNTER_INCAP3	inc/lpc18xx_timer.h	/^	TIM_COUNTER_INCAP3				\/*!< CAPn.3 input pin for TIMERn *\/$/;"	e	enum:__anon102
TIM_COUNTER_INPUT_OPT	inc/lpc18xx_timer.h	/^} TIM_COUNTER_INPUT_OPT;$/;"	t	typeref:enum:__anon102
TIM_COUNTER_MODE	inc/lpc18xx_timer.h	141;"	d
TIM_COUNTER_RISING_MODE	inc/lpc18xx_timer.h	/^	TIM_COUNTER_RISING_MODE,		\/*!< Counter rising mode *\/$/;"	e	enum:__anon100
TIM_CR0_INT	inc/lpc18xx_timer.h	/^	TIM_CR0_INT =4, \/*!< interrupt for Capture channel 0*\/$/;"	e	enum:__anon99
TIM_CR1_INT	inc/lpc18xx_timer.h	/^	TIM_CR1_INT =5, \/*!< interrupt for Capture channel 1*\/$/;"	e	enum:__anon99
TIM_CR2_INT	inc/lpc18xx_timer.h	/^	TIM_CR2_INT =6, \/*!< interrupt for Capture channel 1*\/$/;"	e	enum:__anon99
TIM_CR3_INT	inc/lpc18xx_timer.h	/^	TIM_CR3_INT =7 \/*!< interrupt for Capture channel 1*\/$/;"	e	enum:__anon99
TIM_CTCR_INPUT_MASK	inc/lpc18xx_timer.h	138;"	d
TIM_CTCR_MASKBIT	inc/lpc18xx_timer.h	140;"	d
TIM_CTCR_MODE_MASK	inc/lpc18xx_timer.h	136;"	d
TIM_EDGE_MASK	inc/lpc18xx_timer.h	105;"	d
TIM_EM	inc/lpc18xx_timer.h	116;"	d
TIM_EMR_MASKBIT	inc/lpc18xx_timer.h	130;"	d
TIM_EM_HIGH	inc/lpc18xx_timer.h	122;"	d
TIM_EM_LOW	inc/lpc18xx_timer.h	120;"	d
TIM_EM_MASK	inc/lpc18xx_timer.h	128;"	d
TIM_EM_NOTHING	inc/lpc18xx_timer.h	118;"	d
TIM_EM_SET	inc/lpc18xx_timer.h	126;"	d
TIM_EM_TOGGLE	inc/lpc18xx_timer.h	124;"	d
TIM_ENABLE	inc/lpc18xx_timer.h	75;"	d
TIM_EXTMATCH_HIGH	inc/lpc18xx_timer.h	/^	TIM_EXTMATCH_HIGH,				\/*!< Force external output pin to high if match *\/$/;"	e	enum:__anon103
TIM_EXTMATCH_LOW	inc/lpc18xx_timer.h	/^	TIM_EXTMATCH_LOW,				\/*!< Force external output pin to low if match *\/$/;"	e	enum:__anon103
TIM_EXTMATCH_NOTHING	inc/lpc18xx_timer.h	/^	TIM_EXTMATCH_NOTHING = 0,		\/*!< Do nothing for external output pin if match *\/$/;"	e	enum:__anon103
TIM_EXTMATCH_OPT	inc/lpc18xx_timer.h	/^}TIM_EXTMATCH_OPT;$/;"	t	typeref:enum:__anon103
TIM_EXTMATCH_TOGGLE	inc/lpc18xx_timer.h	/^	TIM_EXTMATCH_TOGGLE				\/*!< Toggle external output pin if match *\/$/;"	e	enum:__anon103
TIM_INT_ON_CAP	inc/lpc18xx_timer.h	103;"	d
TIM_INT_ON_MATCH	inc/lpc18xx_timer.h	85;"	d
TIM_INT_TYPE	inc/lpc18xx_timer.h	/^}TIM_INT_TYPE;$/;"	t	typeref:enum:__anon99
TIM_IR_CLR	inc/lpc18xx_timer.h	61;"	d
TIM_MATCHCFG_Type	inc/lpc18xx_timer.h	/^} TIM_MATCHCFG_Type;$/;"	t	typeref:struct:__anon107
TIM_MATCH_INT	inc/lpc18xx_timer.h	67;"	d
TIM_MCR_CHANNEL_MASKBIT	inc/lpc18xx_timer.h	93;"	d
TIM_MCR_MASKBIT	inc/lpc18xx_timer.h	91;"	d
TIM_MODE_OPT	inc/lpc18xx_timer.h	/^} TIM_MODE_OPT;$/;"	t	typeref:enum:__anon100
TIM_MR0_INT	inc/lpc18xx_timer.h	/^	TIM_MR0_INT =0, \/*!< interrupt for Match channel 0*\/$/;"	e	enum:__anon99
TIM_MR1_INT	inc/lpc18xx_timer.h	/^	TIM_MR1_INT =1, \/*!< interrupt for Match channel 1*\/$/;"	e	enum:__anon99
TIM_MR2_INT	inc/lpc18xx_timer.h	/^	TIM_MR2_INT =2, \/*!< interrupt for Match channel 2*\/$/;"	e	enum:__anon99
TIM_MR3_INT	inc/lpc18xx_timer.h	/^	TIM_MR3_INT =3, \/*!< interrupt for Match channel 3*\/$/;"	e	enum:__anon99
TIM_PRESCALE_OPT	inc/lpc18xx_timer.h	/^} TIM_PRESCALE_OPT;$/;"	t	typeref:enum:__anon101
TIM_PRESCALE_TICKVAL	inc/lpc18xx_timer.h	/^	TIM_PRESCALE_TICKVAL = 0,		\/*!< Prescale in absolute value *\/$/;"	e	enum:__anon101
TIM_PRESCALE_USVAL	inc/lpc18xx_timer.h	/^	TIM_PRESCALE_USVAL				\/*!< Prescale in microsecond value *\/$/;"	e	enum:__anon101
TIM_RESET	inc/lpc18xx_timer.h	77;"	d
TIM_RESET_ON_MATCH	inc/lpc18xx_timer.h	87;"	d
TIM_STOP_ON_MATCH	inc/lpc18xx_timer.h	89;"	d
TIM_TCR_MASKBIT	inc/lpc18xx_timer.h	79;"	d
TIM_TIMERCFG_Type	inc/lpc18xx_timer.h	/^} TIM_TIMERCFG_Type;$/;"	t	typeref:struct:__anon105
TIM_TIMER_MODE	inc/lpc18xx_timer.h	/^	TIM_TIMER_MODE = 0,				\/*!< Timer mode *\/$/;"	e	enum:__anon100
TMOUT	inc/lpc18xx.h	/^  __IO uint32_t TMOUT;                      \/*!< (@ 0x40004014) Timeout Register       *\/$/;"	m	struct:__anon25
TPR	inc/core_cm3.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon95
TRANSFER_BLOCK_Type	inc/lpc_types.h	/^} TRANSFER_BLOCK_Type;$/;"	t	typeref:enum:__anon115
TRUE	inc/lpc_types.h	/^typedef enum {FALSE = 0, TRUE = !FALSE} Bool;$/;"	e	enum:__anon111
TTCTRL	inc/lpc18xx.h	/^  __IO uint32_t TTCTRL;                     \/*!< (@ 0x4000615C) Asynchronous buffer status for embedded TT (host mode) *\/$/;"	m	struct:__anon27
TTCTRL	inc/lpc18xx.h	/^  __IO uint32_t TTCTRL;                     \/*!< (@ 0x4000715C) Asynchronous buffer status for embedded TT (host mode) *\/$/;"	m	struct:__anon36
TV	inc/lpc18xx.h	/^  __I  uint32_t TV;                         \/*!< (@ 0x4008000C) Watchdog timer value register. This register reads out the current value of the Watchdog timer. *\/$/;"	m	struct:__anon57
TXBITRATE	inc/lpc18xx.h	/^  __IO uint32_t TXBITRATE;                  \/*!< (@ 0x400Ax028) I2S Transmit bit rate divider. This register determines the I2S transmit bit rate by specifying the value to divide TX_MCLK by in order to produce the transmit bit clock. *\/$/;"	m	struct:__anon73
TXFIFO	inc/lpc18xx.h	/^  __O  uint32_t TXFIFO;                     \/*!< (@ 0x400Ax008) I2S Transmit FIFO. Access register for the 8 x 32-bit transmitter FIFO. *\/$/;"	m	struct:__anon73
TXFILLTUNING	inc/lpc18xx.h	/^  __IO uint32_t TXFILLTUNING;               \/*!< (@ 0x40006164) Host transmit pre-buffer packet tuning (host mode) *\/$/;"	m	struct:__anon27
TXFILLTUNING	inc/lpc18xx.h	/^  __IO uint32_t TXFILLTUNING;               \/*!< (@ 0x40007164) Host transmit pre-buffer packet tuning (host mode) *\/$/;"	m	struct:__anon36
TXMODE	inc/lpc18xx.h	/^  __IO uint32_t TXMODE;                     \/*!< (@ 0x400Ax030) I2S Transmit mode control. *\/$/;"	m	struct:__anon73
TXRATE	inc/lpc18xx.h	/^  __IO uint32_t TXRATE;                     \/*!< (@ 0x400Ax020) I2S Transmit MCLK divider. This register determines the I2S TX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK. *\/$/;"	m	struct:__anon73
TXREQ1	inc/lpc18xx.h	/^  __I  uint32_t TXREQ1;                     \/*!< (@ 0x400E2100) Transmission request 1 *\/$/;"	m	struct:__anon74
TXREQ2	inc/lpc18xx.h	/^  __I  uint32_t TXREQ2;                     \/*!< (@ 0x400E2104) Transmission request 2 *\/$/;"	m	struct:__anon74
TYPE	inc/core_cm3.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon97
Type	inc/usb.h	/^    uint8_t Type      : 2;$/;"	m	struct:_REQUEST_TYPE::_BM
U	inc/lpc18xx.h	/^            uint32_t U;                 \/*       SCTCAPCTRL[i].U  Unified 32-bit register *\/$/;"	m	union:__anon3::__anon15::__anon18
U	inc/lpc18xx.h	/^            uint32_t U;                 \/*       SCTCAP[i].U  Unified 32-bit register *\/$/;"	m	union:__anon3::__anon8::__anon11
U	inc/lpc18xx.h	/^            uint32_t U;                 \/*       SCTMATCHREL[i].U  Unified 32-bit register *\/$/;"	m	union:__anon3::__anon15::__anon16
U	inc/lpc18xx.h	/^            uint32_t U;                 \/*       SCTMATCH[i].U  Unified 32-bit register *\/$/;"	m	union:__anon3::__anon8::__anon9
UART1_ACR_ABEOINTCLR_Msk	inc/lpc18xx.h	18045;"	d
UART1_ACR_ABEOINTCLR_Pos	inc/lpc18xx.h	18044;"	d
UART1_ACR_ABTOINTCLR_Msk	inc/lpc18xx.h	18047;"	d
UART1_ACR_ABTOINTCLR_Pos	inc/lpc18xx.h	18046;"	d
UART1_ACR_AUTORESTART_Msk	inc/lpc18xx.h	18043;"	d
UART1_ACR_AUTORESTART_Pos	inc/lpc18xx.h	18042;"	d
UART1_ACR_MODE_Msk	inc/lpc18xx.h	18041;"	d
UART1_ACR_MODE_Pos	inc/lpc18xx.h	18040;"	d
UART1_ACR_START_Msk	inc/lpc18xx.h	18039;"	d
UART1_ACR_START_Pos	inc/lpc18xx.h	18038;"	d
UART1_DLL_DLLSB_Msk	inc/lpc18xx.h	17925;"	d
UART1_DLL_DLLSB_Pos	inc/lpc18xx.h	17924;"	d
UART1_DLM_DLMSB_Msk	inc/lpc18xx.h	17929;"	d
UART1_DLM_DLMSB_Pos	inc/lpc18xx.h	17928;"	d
UART1_FCR_DMAMODE_Msk	inc/lpc18xx.h	17967;"	d
UART1_FCR_DMAMODE_Pos	inc/lpc18xx.h	17966;"	d
UART1_FCR_FIFOEN_Msk	inc/lpc18xx.h	17961;"	d
UART1_FCR_FIFOEN_Pos	inc/lpc18xx.h	17960;"	d
UART1_FCR_RXFIFORES_Msk	inc/lpc18xx.h	17963;"	d
UART1_FCR_RXFIFORES_Pos	inc/lpc18xx.h	17962;"	d
UART1_FCR_RXTRIGLVL_Msk	inc/lpc18xx.h	17969;"	d
UART1_FCR_RXTRIGLVL_Pos	inc/lpc18xx.h	17968;"	d
UART1_FCR_TXFIFORES_Msk	inc/lpc18xx.h	17965;"	d
UART1_FCR_TXFIFORES_Pos	inc/lpc18xx.h	17964;"	d
UART1_FDR_DIVADDVAL_Msk	inc/lpc18xx.h	18051;"	d
UART1_FDR_DIVADDVAL_Pos	inc/lpc18xx.h	18050;"	d
UART1_FDR_MULVAL_Msk	inc/lpc18xx.h	18053;"	d
UART1_FDR_MULVAL_Pos	inc/lpc18xx.h	18052;"	d
UART1_FIFOLVL_RXFIFILVL_Msk	inc/lpc18xx.h	18083;"	d
UART1_FIFOLVL_RXFIFILVL_Pos	inc/lpc18xx.h	18082;"	d
UART1_FIFOLVL_TXFIFOLVL_Msk	inc/lpc18xx.h	18085;"	d
UART1_FIFOLVL_TXFIFOLVL_Pos	inc/lpc18xx.h	18084;"	d
UART1_IER_ABEOIE_Msk	inc/lpc18xx.h	17943;"	d
UART1_IER_ABEOIE_Pos	inc/lpc18xx.h	17942;"	d
UART1_IER_ABTOIE_Msk	inc/lpc18xx.h	17945;"	d
UART1_IER_ABTOIE_Pos	inc/lpc18xx.h	17944;"	d
UART1_IER_CTSIE_Msk	inc/lpc18xx.h	17941;"	d
UART1_IER_CTSIE_Pos	inc/lpc18xx.h	17940;"	d
UART1_IER_MSIE_Msk	inc/lpc18xx.h	17939;"	d
UART1_IER_MSIE_Pos	inc/lpc18xx.h	17938;"	d
UART1_IER_RBRIE_Msk	inc/lpc18xx.h	17933;"	d
UART1_IER_RBRIE_Pos	inc/lpc18xx.h	17932;"	d
UART1_IER_RXIE_Msk	inc/lpc18xx.h	17937;"	d
UART1_IER_RXIE_Pos	inc/lpc18xx.h	17936;"	d
UART1_IER_THREIE_Msk	inc/lpc18xx.h	17935;"	d
UART1_IER_THREIE_Pos	inc/lpc18xx.h	17934;"	d
UART1_IIR_ABEOINT_Msk	inc/lpc18xx.h	17955;"	d
UART1_IIR_ABEOINT_Pos	inc/lpc18xx.h	17954;"	d
UART1_IIR_ABTOINT_Msk	inc/lpc18xx.h	17957;"	d
UART1_IIR_ABTOINT_Pos	inc/lpc18xx.h	17956;"	d
UART1_IIR_FIFOENABLE_Msk	inc/lpc18xx.h	17953;"	d
UART1_IIR_FIFOENABLE_Pos	inc/lpc18xx.h	17952;"	d
UART1_IIR_INTID_Msk	inc/lpc18xx.h	17951;"	d
UART1_IIR_INTID_Pos	inc/lpc18xx.h	17950;"	d
UART1_IIR_INTSTATUS_Msk	inc/lpc18xx.h	17949;"	d
UART1_IIR_INTSTATUS_Pos	inc/lpc18xx.h	17948;"	d
UART1_IRQn	inc/lpc18xx.h	/^  UART1_IRQn                        = 25,   \/*!<  25  UART1                            *\/$/;"	e	enum:__anon1
UART1_LCR_BC_Msk	inc/lpc18xx.h	17981;"	d
UART1_LCR_BC_Pos	inc/lpc18xx.h	17980;"	d
UART1_LCR_DLAB_Msk	inc/lpc18xx.h	17983;"	d
UART1_LCR_DLAB_Pos	inc/lpc18xx.h	17982;"	d
UART1_LCR_PE_Msk	inc/lpc18xx.h	17977;"	d
UART1_LCR_PE_Pos	inc/lpc18xx.h	17976;"	d
UART1_LCR_PS_Msk	inc/lpc18xx.h	17979;"	d
UART1_LCR_PS_Pos	inc/lpc18xx.h	17978;"	d
UART1_LCR_SBS_Msk	inc/lpc18xx.h	17975;"	d
UART1_LCR_SBS_Pos	inc/lpc18xx.h	17974;"	d
UART1_LCR_WLS_Msk	inc/lpc18xx.h	17973;"	d
UART1_LCR_WLS_Pos	inc/lpc18xx.h	17972;"	d
UART1_LSR_BI_Msk	inc/lpc18xx.h	18007;"	d
UART1_LSR_BI_Pos	inc/lpc18xx.h	18006;"	d
UART1_LSR_FE_Msk	inc/lpc18xx.h	18005;"	d
UART1_LSR_FE_Pos	inc/lpc18xx.h	18004;"	d
UART1_LSR_OE_Msk	inc/lpc18xx.h	18001;"	d
UART1_LSR_OE_Pos	inc/lpc18xx.h	18000;"	d
UART1_LSR_PE_Msk	inc/lpc18xx.h	18003;"	d
UART1_LSR_PE_Pos	inc/lpc18xx.h	18002;"	d
UART1_LSR_RDR_Msk	inc/lpc18xx.h	17999;"	d
UART1_LSR_RDR_Pos	inc/lpc18xx.h	17998;"	d
UART1_LSR_RXFE_Msk	inc/lpc18xx.h	18013;"	d
UART1_LSR_RXFE_Pos	inc/lpc18xx.h	18012;"	d
UART1_LSR_TEMT_Msk	inc/lpc18xx.h	18011;"	d
UART1_LSR_TEMT_Pos	inc/lpc18xx.h	18010;"	d
UART1_LSR_THRE_Msk	inc/lpc18xx.h	18009;"	d
UART1_LSR_THRE_Pos	inc/lpc18xx.h	18008;"	d
UART1_MCR_CTSEN_Msk	inc/lpc18xx.h	17995;"	d
UART1_MCR_CTSEN_Pos	inc/lpc18xx.h	17994;"	d
UART1_MCR_DTRCTRL_Msk	inc/lpc18xx.h	17987;"	d
UART1_MCR_DTRCTRL_Pos	inc/lpc18xx.h	17986;"	d
UART1_MCR_LMS_Msk	inc/lpc18xx.h	17991;"	d
UART1_MCR_LMS_Pos	inc/lpc18xx.h	17990;"	d
UART1_MCR_RTSCTRL_Msk	inc/lpc18xx.h	17989;"	d
UART1_MCR_RTSCTRL_Pos	inc/lpc18xx.h	17988;"	d
UART1_MCR_RTSEN_Msk	inc/lpc18xx.h	17993;"	d
UART1_MCR_RTSEN_Pos	inc/lpc18xx.h	17992;"	d
UART1_MSR_CTS_Msk	inc/lpc18xx.h	18025;"	d
UART1_MSR_CTS_Pos	inc/lpc18xx.h	18024;"	d
UART1_MSR_DCD_Msk	inc/lpc18xx.h	18031;"	d
UART1_MSR_DCD_Pos	inc/lpc18xx.h	18030;"	d
UART1_MSR_DCTS_Msk	inc/lpc18xx.h	18017;"	d
UART1_MSR_DCTS_Pos	inc/lpc18xx.h	18016;"	d
UART1_MSR_DDCD_Msk	inc/lpc18xx.h	18023;"	d
UART1_MSR_DDCD_Pos	inc/lpc18xx.h	18022;"	d
UART1_MSR_DDSR_Msk	inc/lpc18xx.h	18019;"	d
UART1_MSR_DDSR_Pos	inc/lpc18xx.h	18018;"	d
UART1_MSR_DSR_Msk	inc/lpc18xx.h	18027;"	d
UART1_MSR_DSR_Pos	inc/lpc18xx.h	18026;"	d
UART1_MSR_RI_Msk	inc/lpc18xx.h	18029;"	d
UART1_MSR_RI_Pos	inc/lpc18xx.h	18028;"	d
UART1_MSR_TERI_Msk	inc/lpc18xx.h	18021;"	d
UART1_MSR_TERI_Pos	inc/lpc18xx.h	18020;"	d
UART1_RBR_RBR_Msk	inc/lpc18xx.h	17917;"	d
UART1_RBR_RBR_Pos	inc/lpc18xx.h	17916;"	d
UART1_RS485ADRMATCH_ADRMATCH_Msk	inc/lpc18xx.h	18075;"	d
UART1_RS485ADRMATCH_ADRMATCH_Pos	inc/lpc18xx.h	18074;"	d
UART1_RS485CTRL_AADEN_Msk	inc/lpc18xx.h	18065;"	d
UART1_RS485CTRL_AADEN_Pos	inc/lpc18xx.h	18064;"	d
UART1_RS485CTRL_DCTRL_Msk	inc/lpc18xx.h	18069;"	d
UART1_RS485CTRL_DCTRL_Pos	inc/lpc18xx.h	18068;"	d
UART1_RS485CTRL_NMMEN_Msk	inc/lpc18xx.h	18061;"	d
UART1_RS485CTRL_NMMEN_Pos	inc/lpc18xx.h	18060;"	d
UART1_RS485CTRL_OINV_Msk	inc/lpc18xx.h	18071;"	d
UART1_RS485CTRL_OINV_Pos	inc/lpc18xx.h	18070;"	d
UART1_RS485CTRL_RXDIS_Msk	inc/lpc18xx.h	18063;"	d
UART1_RS485CTRL_RXDIS_Pos	inc/lpc18xx.h	18062;"	d
UART1_RS485CTRL_SEL_Msk	inc/lpc18xx.h	18067;"	d
UART1_RS485CTRL_SEL_Pos	inc/lpc18xx.h	18066;"	d
UART1_RS485DLY_DLY_Msk	inc/lpc18xx.h	18079;"	d
UART1_RS485DLY_DLY_Pos	inc/lpc18xx.h	18078;"	d
UART1_SCR_Pad_Msk	inc/lpc18xx.h	18035;"	d
UART1_SCR_Pad_Pos	inc/lpc18xx.h	18034;"	d
UART1_TER_TXEN_Msk	inc/lpc18xx.h	18057;"	d
UART1_TER_TXEN_Pos	inc/lpc18xx.h	18056;"	d
UART1_THR_THR_Msk	inc/lpc18xx.h	17921;"	d
UART1_THR_THR_Pos	inc/lpc18xx.h	17920;"	d
UART_H	inc/uart.h	2;"	d
UHS_REG	inc/lpc18xx.h	/^  __IO uint32_t UHS_REG;                    \/*!< (@ 0x40004074) UHS-1 Register         *\/$/;"	m	struct:__anon25
ULPIVIEWPORT	inc/lpc18xx.h	/^  __IO uint32_t ULPIVIEWPORT;               \/*!< (@ 0x40007170) ULPI viewport          *\/$/;"	m	struct:__anon36
UNS_16	inc/lpc_types.h	/^typedef	uint16_t UNS_16;$/;"	t
UNS_32	inc/lpc_types.h	/^typedef	uint32_t UNS_32;$/;"	t
UNS_8	inc/lpc_types.h	/^typedef uint8_t UNS_8;$/;"	t
UPBASE	inc/lpc18xx.h	/^  __IO uint32_t UPBASE;                     \/*!< (@ 0x40008010) Upper Panel Frame Base Address register *\/$/;"	m	struct:__anon45
UPCURR	inc/lpc18xx.h	/^  __I  uint32_t UPCURR;                     \/*!< (@ 0x4000802C) Upper Panel Current Address Value register *\/$/;"	m	struct:__anon45
UPLOAD	Makefile	/^UPLOAD:=tools\/upload$/;"	m
USART0_ACR_ABEOINTCLR_Msk	inc/lpc18xx.h	17449;"	d
USART0_ACR_ABEOINTCLR_Pos	inc/lpc18xx.h	17448;"	d
USART0_ACR_ABTOINTCLR_Msk	inc/lpc18xx.h	17451;"	d
USART0_ACR_ABTOINTCLR_Pos	inc/lpc18xx.h	17450;"	d
USART0_ACR_AUTORESTART_Msk	inc/lpc18xx.h	17447;"	d
USART0_ACR_AUTORESTART_Pos	inc/lpc18xx.h	17446;"	d
USART0_ACR_MODE_Msk	inc/lpc18xx.h	17445;"	d
USART0_ACR_MODE_Pos	inc/lpc18xx.h	17444;"	d
USART0_ACR_START_Msk	inc/lpc18xx.h	17443;"	d
USART0_ACR_START_Pos	inc/lpc18xx.h	17442;"	d
USART0_DLL_DLLSB_Msk	inc/lpc18xx.h	17361;"	d
USART0_DLL_DLLSB_Pos	inc/lpc18xx.h	17360;"	d
USART0_DLM_DLMSB_Msk	inc/lpc18xx.h	17365;"	d
USART0_DLM_DLMSB_Pos	inc/lpc18xx.h	17364;"	d
USART0_FCR_DMAMODE_Msk	inc/lpc18xx.h	17399;"	d
USART0_FCR_DMAMODE_Pos	inc/lpc18xx.h	17398;"	d
USART0_FCR_FIFOEN_Msk	inc/lpc18xx.h	17393;"	d
USART0_FCR_FIFOEN_Pos	inc/lpc18xx.h	17392;"	d
USART0_FCR_RXFIFORES_Msk	inc/lpc18xx.h	17395;"	d
USART0_FCR_RXFIFORES_Pos	inc/lpc18xx.h	17394;"	d
USART0_FCR_RXTRIGLVL_Msk	inc/lpc18xx.h	17401;"	d
USART0_FCR_RXTRIGLVL_Pos	inc/lpc18xx.h	17400;"	d
USART0_FCR_TXFIFORES_Msk	inc/lpc18xx.h	17397;"	d
USART0_FCR_TXFIFORES_Pos	inc/lpc18xx.h	17396;"	d
USART0_FDR_DIVADDVAL_Msk	inc/lpc18xx.h	17465;"	d
USART0_FDR_DIVADDVAL_Pos	inc/lpc18xx.h	17464;"	d
USART0_FDR_MULVAL_Msk	inc/lpc18xx.h	17467;"	d
USART0_FDR_MULVAL_Pos	inc/lpc18xx.h	17466;"	d
USART0_HDEN_HDEN_Msk	inc/lpc18xx.h	17479;"	d
USART0_HDEN_HDEN_Pos	inc/lpc18xx.h	17478;"	d
USART0_ICR_FIXPULSEEN_Msk	inc/lpc18xx.h	17459;"	d
USART0_ICR_FIXPULSEEN_Pos	inc/lpc18xx.h	17458;"	d
USART0_ICR_IRDAEN_Msk	inc/lpc18xx.h	17455;"	d
USART0_ICR_IRDAEN_Pos	inc/lpc18xx.h	17454;"	d
USART0_ICR_IRDAINV_Msk	inc/lpc18xx.h	17457;"	d
USART0_ICR_IRDAINV_Pos	inc/lpc18xx.h	17456;"	d
USART0_ICR_PULSEDIV_Msk	inc/lpc18xx.h	17461;"	d
USART0_ICR_PULSEDIV_Pos	inc/lpc18xx.h	17460;"	d
USART0_IER_ABEOINTEN_Msk	inc/lpc18xx.h	17375;"	d
USART0_IER_ABEOINTEN_Pos	inc/lpc18xx.h	17374;"	d
USART0_IER_ABTOINTEN_Msk	inc/lpc18xx.h	17377;"	d
USART0_IER_ABTOINTEN_Pos	inc/lpc18xx.h	17376;"	d
USART0_IER_RBRIE_Msk	inc/lpc18xx.h	17369;"	d
USART0_IER_RBRIE_Pos	inc/lpc18xx.h	17368;"	d
USART0_IER_RXIE_Msk	inc/lpc18xx.h	17373;"	d
USART0_IER_RXIE_Pos	inc/lpc18xx.h	17372;"	d
USART0_IER_THREIE_Msk	inc/lpc18xx.h	17371;"	d
USART0_IER_THREIE_Pos	inc/lpc18xx.h	17370;"	d
USART0_IIR_ABEOINT_Msk	inc/lpc18xx.h	17387;"	d
USART0_IIR_ABEOINT_Pos	inc/lpc18xx.h	17386;"	d
USART0_IIR_ABTOINT_Msk	inc/lpc18xx.h	17389;"	d
USART0_IIR_ABTOINT_Pos	inc/lpc18xx.h	17388;"	d
USART0_IIR_FIFOENABLE_Msk	inc/lpc18xx.h	17385;"	d
USART0_IIR_FIFOENABLE_Pos	inc/lpc18xx.h	17384;"	d
USART0_IIR_INTID_Msk	inc/lpc18xx.h	17383;"	d
USART0_IIR_INTID_Pos	inc/lpc18xx.h	17382;"	d
USART0_IIR_INTSTATUS_Msk	inc/lpc18xx.h	17381;"	d
USART0_IIR_INTSTATUS_Pos	inc/lpc18xx.h	17380;"	d
USART0_IRQn	inc/lpc18xx.h	/^  USART0_IRQn                       = 24,   \/*!<  24  USART0                           *\/$/;"	e	enum:__anon1
USART0_LCR_BC_Msk	inc/lpc18xx.h	17413;"	d
USART0_LCR_BC_Pos	inc/lpc18xx.h	17412;"	d
USART0_LCR_DLAB_Msk	inc/lpc18xx.h	17415;"	d
USART0_LCR_DLAB_Pos	inc/lpc18xx.h	17414;"	d
USART0_LCR_PE_Msk	inc/lpc18xx.h	17409;"	d
USART0_LCR_PE_Pos	inc/lpc18xx.h	17408;"	d
USART0_LCR_PS_Msk	inc/lpc18xx.h	17411;"	d
USART0_LCR_PS_Pos	inc/lpc18xx.h	17410;"	d
USART0_LCR_SBS_Msk	inc/lpc18xx.h	17407;"	d
USART0_LCR_SBS_Pos	inc/lpc18xx.h	17406;"	d
USART0_LCR_WLS_Msk	inc/lpc18xx.h	17405;"	d
USART0_LCR_WLS_Pos	inc/lpc18xx.h	17404;"	d
USART0_LSR_BI_Msk	inc/lpc18xx.h	17427;"	d
USART0_LSR_BI_Pos	inc/lpc18xx.h	17426;"	d
USART0_LSR_FE_Msk	inc/lpc18xx.h	17425;"	d
USART0_LSR_FE_Pos	inc/lpc18xx.h	17424;"	d
USART0_LSR_OE_Msk	inc/lpc18xx.h	17421;"	d
USART0_LSR_OE_Pos	inc/lpc18xx.h	17420;"	d
USART0_LSR_PE_Msk	inc/lpc18xx.h	17423;"	d
USART0_LSR_PE_Pos	inc/lpc18xx.h	17422;"	d
USART0_LSR_RDR_Msk	inc/lpc18xx.h	17419;"	d
USART0_LSR_RDR_Pos	inc/lpc18xx.h	17418;"	d
USART0_LSR_RXFE_Msk	inc/lpc18xx.h	17433;"	d
USART0_LSR_RXFE_Pos	inc/lpc18xx.h	17432;"	d
USART0_LSR_TEMT_Msk	inc/lpc18xx.h	17431;"	d
USART0_LSR_TEMT_Pos	inc/lpc18xx.h	17430;"	d
USART0_LSR_THRE_Msk	inc/lpc18xx.h	17429;"	d
USART0_LSR_THRE_Pos	inc/lpc18xx.h	17428;"	d
USART0_LSR_TXERR_Msk	inc/lpc18xx.h	17435;"	d
USART0_LSR_TXERR_Pos	inc/lpc18xx.h	17434;"	d
USART0_OSR_FDINT_Msk	inc/lpc18xx.h	17475;"	d
USART0_OSR_FDINT_Pos	inc/lpc18xx.h	17474;"	d
USART0_OSR_OSFRAC_Msk	inc/lpc18xx.h	17471;"	d
USART0_OSR_OSFRAC_Pos	inc/lpc18xx.h	17470;"	d
USART0_OSR_OSINT_Msk	inc/lpc18xx.h	17473;"	d
USART0_OSR_OSINT_Pos	inc/lpc18xx.h	17472;"	d
USART0_RBR_RBR_Msk	inc/lpc18xx.h	17353;"	d
USART0_RBR_RBR_Pos	inc/lpc18xx.h	17352;"	d
USART0_RS485ADRMATCH_ADRMATCH_Msk	inc/lpc18xx.h	17507;"	d
USART0_RS485ADRMATCH_ADRMATCH_Pos	inc/lpc18xx.h	17506;"	d
USART0_RS485CTRL_AADEN_Msk	inc/lpc18xx.h	17499;"	d
USART0_RS485CTRL_AADEN_Pos	inc/lpc18xx.h	17498;"	d
USART0_RS485CTRL_DCTRL_Msk	inc/lpc18xx.h	17501;"	d
USART0_RS485CTRL_DCTRL_Pos	inc/lpc18xx.h	17500;"	d
USART0_RS485CTRL_NMMEN_Msk	inc/lpc18xx.h	17495;"	d
USART0_RS485CTRL_NMMEN_Pos	inc/lpc18xx.h	17494;"	d
USART0_RS485CTRL_OINV_Msk	inc/lpc18xx.h	17503;"	d
USART0_RS485CTRL_OINV_Pos	inc/lpc18xx.h	17502;"	d
USART0_RS485CTRL_RXDIS_Msk	inc/lpc18xx.h	17497;"	d
USART0_RS485CTRL_RXDIS_Pos	inc/lpc18xx.h	17496;"	d
USART0_RS485DLY_DLY_Msk	inc/lpc18xx.h	17511;"	d
USART0_RS485DLY_DLY_Pos	inc/lpc18xx.h	17510;"	d
USART0_SCICTRL_GUARDTIME_Msk	inc/lpc18xx.h	17491;"	d
USART0_SCICTRL_GUARDTIME_Pos	inc/lpc18xx.h	17490;"	d
USART0_SCICTRL_NACKDIS_Msk	inc/lpc18xx.h	17485;"	d
USART0_SCICTRL_NACKDIS_Pos	inc/lpc18xx.h	17484;"	d
USART0_SCICTRL_PROTSEL_Msk	inc/lpc18xx.h	17487;"	d
USART0_SCICTRL_PROTSEL_Pos	inc/lpc18xx.h	17486;"	d
USART0_SCICTRL_SCIEN_Msk	inc/lpc18xx.h	17483;"	d
USART0_SCICTRL_SCIEN_Pos	inc/lpc18xx.h	17482;"	d
USART0_SCICTRL_TXRETRY_Msk	inc/lpc18xx.h	17489;"	d
USART0_SCICTRL_TXRETRY_Pos	inc/lpc18xx.h	17488;"	d
USART0_SCR_PAD_Msk	inc/lpc18xx.h	17439;"	d
USART0_SCR_PAD_Pos	inc/lpc18xx.h	17438;"	d
USART0_SYNCCTRL_CCCLR_Msk	inc/lpc18xx.h	17527;"	d
USART0_SYNCCTRL_CCCLR_Pos	inc/lpc18xx.h	17526;"	d
USART0_SYNCCTRL_CSCEN_Msk	inc/lpc18xx.h	17523;"	d
USART0_SYNCCTRL_CSCEN_Pos	inc/lpc18xx.h	17522;"	d
USART0_SYNCCTRL_CSRC_Msk	inc/lpc18xx.h	17517;"	d
USART0_SYNCCTRL_CSRC_Pos	inc/lpc18xx.h	17516;"	d
USART0_SYNCCTRL_FES_Msk	inc/lpc18xx.h	17519;"	d
USART0_SYNCCTRL_FES_Pos	inc/lpc18xx.h	17518;"	d
USART0_SYNCCTRL_SSSDIS_Msk	inc/lpc18xx.h	17525;"	d
USART0_SYNCCTRL_SSSDIS_Pos	inc/lpc18xx.h	17524;"	d
USART0_SYNCCTRL_SYNC_Msk	inc/lpc18xx.h	17515;"	d
USART0_SYNCCTRL_SYNC_Pos	inc/lpc18xx.h	17514;"	d
USART0_SYNCCTRL_TSBYPASS_Msk	inc/lpc18xx.h	17521;"	d
USART0_SYNCCTRL_TSBYPASS_Pos	inc/lpc18xx.h	17520;"	d
USART0_TER_TXEN_Msk	inc/lpc18xx.h	17531;"	d
USART0_TER_TXEN_Pos	inc/lpc18xx.h	17530;"	d
USART0_THR_THR_Msk	inc/lpc18xx.h	17357;"	d
USART0_THR_THR_Pos	inc/lpc18xx.h	17356;"	d
USART2_ACR_ABEOINTCLR_Msk	inc/lpc18xx.h	17637;"	d
USART2_ACR_ABEOINTCLR_Pos	inc/lpc18xx.h	17636;"	d
USART2_ACR_ABTOINTCLR_Msk	inc/lpc18xx.h	17639;"	d
USART2_ACR_ABTOINTCLR_Pos	inc/lpc18xx.h	17638;"	d
USART2_ACR_AUTORESTART_Msk	inc/lpc18xx.h	17635;"	d
USART2_ACR_AUTORESTART_Pos	inc/lpc18xx.h	17634;"	d
USART2_ACR_MODE_Msk	inc/lpc18xx.h	17633;"	d
USART2_ACR_MODE_Pos	inc/lpc18xx.h	17632;"	d
USART2_ACR_START_Msk	inc/lpc18xx.h	17631;"	d
USART2_ACR_START_Pos	inc/lpc18xx.h	17630;"	d
USART2_DLL_DLLSB_Msk	inc/lpc18xx.h	17541;"	d
USART2_DLL_DLLSB_Pos	inc/lpc18xx.h	17540;"	d
USART2_DLM_DLMSB_Msk	inc/lpc18xx.h	17565;"	d
USART2_DLM_DLMSB_Pos	inc/lpc18xx.h	17564;"	d
USART2_FCR_DMAMODE_Msk	inc/lpc18xx.h	17575;"	d
USART2_FCR_DMAMODE_Pos	inc/lpc18xx.h	17574;"	d
USART2_FCR_FIFOEN_Msk	inc/lpc18xx.h	17569;"	d
USART2_FCR_FIFOEN_Pos	inc/lpc18xx.h	17568;"	d
USART2_FCR_RXFIFORES_Msk	inc/lpc18xx.h	17571;"	d
USART2_FCR_RXFIFORES_Pos	inc/lpc18xx.h	17570;"	d
USART2_FCR_RXTRIGLVL_Msk	inc/lpc18xx.h	17577;"	d
USART2_FCR_RXTRIGLVL_Pos	inc/lpc18xx.h	17576;"	d
USART2_FCR_TXFIFORES_Msk	inc/lpc18xx.h	17573;"	d
USART2_FCR_TXFIFORES_Pos	inc/lpc18xx.h	17572;"	d
USART2_FDR_DIVADDVAL_Msk	inc/lpc18xx.h	17653;"	d
USART2_FDR_DIVADDVAL_Pos	inc/lpc18xx.h	17652;"	d
USART2_FDR_MULVAL_Msk	inc/lpc18xx.h	17655;"	d
USART2_FDR_MULVAL_Pos	inc/lpc18xx.h	17654;"	d
USART2_HDEN_HDEN_Msk	inc/lpc18xx.h	17667;"	d
USART2_HDEN_HDEN_Pos	inc/lpc18xx.h	17666;"	d
USART2_ICR_FIXPULSEEN_Msk	inc/lpc18xx.h	17647;"	d
USART2_ICR_FIXPULSEEN_Pos	inc/lpc18xx.h	17646;"	d
USART2_ICR_IRDAEN_Msk	inc/lpc18xx.h	17643;"	d
USART2_ICR_IRDAEN_Pos	inc/lpc18xx.h	17642;"	d
USART2_ICR_IRDAINV_Msk	inc/lpc18xx.h	17645;"	d
USART2_ICR_IRDAINV_Pos	inc/lpc18xx.h	17644;"	d
USART2_ICR_PULSEDIV_Msk	inc/lpc18xx.h	17649;"	d
USART2_ICR_PULSEDIV_Pos	inc/lpc18xx.h	17648;"	d
USART2_IER_ABEOINTEN_Msk	inc/lpc18xx.h	17559;"	d
USART2_IER_ABEOINTEN_Pos	inc/lpc18xx.h	17558;"	d
USART2_IER_ABTOINTEN_Msk	inc/lpc18xx.h	17561;"	d
USART2_IER_ABTOINTEN_Pos	inc/lpc18xx.h	17560;"	d
USART2_IER_RBRIE_Msk	inc/lpc18xx.h	17553;"	d
USART2_IER_RBRIE_Pos	inc/lpc18xx.h	17552;"	d
USART2_IER_RXIE_Msk	inc/lpc18xx.h	17557;"	d
USART2_IER_RXIE_Pos	inc/lpc18xx.h	17556;"	d
USART2_IER_THREIE_Msk	inc/lpc18xx.h	17555;"	d
USART2_IER_THREIE_Pos	inc/lpc18xx.h	17554;"	d
USART2_IIR_ABEOINT_Msk	inc/lpc18xx.h	17587;"	d
USART2_IIR_ABEOINT_Pos	inc/lpc18xx.h	17586;"	d
USART2_IIR_ABTOINT_Msk	inc/lpc18xx.h	17589;"	d
USART2_IIR_ABTOINT_Pos	inc/lpc18xx.h	17588;"	d
USART2_IIR_FIFOENABLE_Msk	inc/lpc18xx.h	17585;"	d
USART2_IIR_FIFOENABLE_Pos	inc/lpc18xx.h	17584;"	d
USART2_IIR_INTID_Msk	inc/lpc18xx.h	17583;"	d
USART2_IIR_INTID_Pos	inc/lpc18xx.h	17582;"	d
USART2_IIR_INTSTATUS_Msk	inc/lpc18xx.h	17581;"	d
USART2_IIR_INTSTATUS_Pos	inc/lpc18xx.h	17580;"	d
USART2_IRQn	inc/lpc18xx.h	/^  USART2_IRQn                       = 26,   \/*!<  26  USART2                           *\/$/;"	e	enum:__anon1
USART2_LCR_BC_Msk	inc/lpc18xx.h	17601;"	d
USART2_LCR_BC_Pos	inc/lpc18xx.h	17600;"	d
USART2_LCR_DLAB_Msk	inc/lpc18xx.h	17603;"	d
USART2_LCR_DLAB_Pos	inc/lpc18xx.h	17602;"	d
USART2_LCR_PE_Msk	inc/lpc18xx.h	17597;"	d
USART2_LCR_PE_Pos	inc/lpc18xx.h	17596;"	d
USART2_LCR_PS_Msk	inc/lpc18xx.h	17599;"	d
USART2_LCR_PS_Pos	inc/lpc18xx.h	17598;"	d
USART2_LCR_SBS_Msk	inc/lpc18xx.h	17595;"	d
USART2_LCR_SBS_Pos	inc/lpc18xx.h	17594;"	d
USART2_LCR_WLS_Msk	inc/lpc18xx.h	17593;"	d
USART2_LCR_WLS_Pos	inc/lpc18xx.h	17592;"	d
USART2_LSR_BI_Msk	inc/lpc18xx.h	17615;"	d
USART2_LSR_BI_Pos	inc/lpc18xx.h	17614;"	d
USART2_LSR_FE_Msk	inc/lpc18xx.h	17613;"	d
USART2_LSR_FE_Pos	inc/lpc18xx.h	17612;"	d
USART2_LSR_OE_Msk	inc/lpc18xx.h	17609;"	d
USART2_LSR_OE_Pos	inc/lpc18xx.h	17608;"	d
USART2_LSR_PE_Msk	inc/lpc18xx.h	17611;"	d
USART2_LSR_PE_Pos	inc/lpc18xx.h	17610;"	d
USART2_LSR_RDR_Msk	inc/lpc18xx.h	17607;"	d
USART2_LSR_RDR_Pos	inc/lpc18xx.h	17606;"	d
USART2_LSR_RXFE_Msk	inc/lpc18xx.h	17621;"	d
USART2_LSR_RXFE_Pos	inc/lpc18xx.h	17620;"	d
USART2_LSR_TEMT_Msk	inc/lpc18xx.h	17619;"	d
USART2_LSR_TEMT_Pos	inc/lpc18xx.h	17618;"	d
USART2_LSR_THRE_Msk	inc/lpc18xx.h	17617;"	d
USART2_LSR_THRE_Pos	inc/lpc18xx.h	17616;"	d
USART2_LSR_TXERR_Msk	inc/lpc18xx.h	17623;"	d
USART2_LSR_TXERR_Pos	inc/lpc18xx.h	17622;"	d
USART2_OSR_FDINT_Msk	inc/lpc18xx.h	17663;"	d
USART2_OSR_FDINT_Pos	inc/lpc18xx.h	17662;"	d
USART2_OSR_OSFRAC_Msk	inc/lpc18xx.h	17659;"	d
USART2_OSR_OSFRAC_Pos	inc/lpc18xx.h	17658;"	d
USART2_OSR_OSINT_Msk	inc/lpc18xx.h	17661;"	d
USART2_OSR_OSINT_Pos	inc/lpc18xx.h	17660;"	d
USART2_RBR_RBR_Msk	inc/lpc18xx.h	17549;"	d
USART2_RBR_RBR_Pos	inc/lpc18xx.h	17548;"	d
USART2_RS485ADRMATCH_ADRMATCH_Msk	inc/lpc18xx.h	17695;"	d
USART2_RS485ADRMATCH_ADRMATCH_Pos	inc/lpc18xx.h	17694;"	d
USART2_RS485CTRL_AADEN_Msk	inc/lpc18xx.h	17687;"	d
USART2_RS485CTRL_AADEN_Pos	inc/lpc18xx.h	17686;"	d
USART2_RS485CTRL_DCTRL_Msk	inc/lpc18xx.h	17689;"	d
USART2_RS485CTRL_DCTRL_Pos	inc/lpc18xx.h	17688;"	d
USART2_RS485CTRL_NMMEN_Msk	inc/lpc18xx.h	17683;"	d
USART2_RS485CTRL_NMMEN_Pos	inc/lpc18xx.h	17682;"	d
USART2_RS485CTRL_OINV_Msk	inc/lpc18xx.h	17691;"	d
USART2_RS485CTRL_OINV_Pos	inc/lpc18xx.h	17690;"	d
USART2_RS485CTRL_RXDIS_Msk	inc/lpc18xx.h	17685;"	d
USART2_RS485CTRL_RXDIS_Pos	inc/lpc18xx.h	17684;"	d
USART2_RS485DLY_DLY_Msk	inc/lpc18xx.h	17699;"	d
USART2_RS485DLY_DLY_Pos	inc/lpc18xx.h	17698;"	d
USART2_SCICTRL_GUARDTIME_Msk	inc/lpc18xx.h	17679;"	d
USART2_SCICTRL_GUARDTIME_Pos	inc/lpc18xx.h	17678;"	d
USART2_SCICTRL_NACKDIS_Msk	inc/lpc18xx.h	17673;"	d
USART2_SCICTRL_NACKDIS_Pos	inc/lpc18xx.h	17672;"	d
USART2_SCICTRL_PROTSEL_Msk	inc/lpc18xx.h	17675;"	d
USART2_SCICTRL_PROTSEL_Pos	inc/lpc18xx.h	17674;"	d
USART2_SCICTRL_SCIEN_Msk	inc/lpc18xx.h	17671;"	d
USART2_SCICTRL_SCIEN_Pos	inc/lpc18xx.h	17670;"	d
USART2_SCICTRL_TXRETRY_Msk	inc/lpc18xx.h	17677;"	d
USART2_SCICTRL_TXRETRY_Pos	inc/lpc18xx.h	17676;"	d
USART2_SCR_PAD_Msk	inc/lpc18xx.h	17627;"	d
USART2_SCR_PAD_Pos	inc/lpc18xx.h	17626;"	d
USART2_SYNCCTRL_CCCLR_Msk	inc/lpc18xx.h	17715;"	d
USART2_SYNCCTRL_CCCLR_Pos	inc/lpc18xx.h	17714;"	d
USART2_SYNCCTRL_CSCEN_Msk	inc/lpc18xx.h	17711;"	d
USART2_SYNCCTRL_CSCEN_Pos	inc/lpc18xx.h	17710;"	d
USART2_SYNCCTRL_CSRC_Msk	inc/lpc18xx.h	17705;"	d
USART2_SYNCCTRL_CSRC_Pos	inc/lpc18xx.h	17704;"	d
USART2_SYNCCTRL_FES_Msk	inc/lpc18xx.h	17707;"	d
USART2_SYNCCTRL_FES_Pos	inc/lpc18xx.h	17706;"	d
USART2_SYNCCTRL_SSSDIS_Msk	inc/lpc18xx.h	17713;"	d
USART2_SYNCCTRL_SSSDIS_Pos	inc/lpc18xx.h	17712;"	d
USART2_SYNCCTRL_SYNC_Msk	inc/lpc18xx.h	17703;"	d
USART2_SYNCCTRL_SYNC_Pos	inc/lpc18xx.h	17702;"	d
USART2_SYNCCTRL_TSBYPASS_Msk	inc/lpc18xx.h	17709;"	d
USART2_SYNCCTRL_TSBYPASS_Pos	inc/lpc18xx.h	17708;"	d
USART2_TER_TXEN_Msk	inc/lpc18xx.h	17719;"	d
USART2_TER_TXEN_Pos	inc/lpc18xx.h	17718;"	d
USART2_THR_THR_Msk	inc/lpc18xx.h	17545;"	d
USART2_THR_THR_Pos	inc/lpc18xx.h	17544;"	d
USART3_ACR_ABEOINTCLR_Msk	inc/lpc18xx.h	17825;"	d
USART3_ACR_ABEOINTCLR_Pos	inc/lpc18xx.h	17824;"	d
USART3_ACR_ABTOINTCLR_Msk	inc/lpc18xx.h	17827;"	d
USART3_ACR_ABTOINTCLR_Pos	inc/lpc18xx.h	17826;"	d
USART3_ACR_AUTORESTART_Msk	inc/lpc18xx.h	17823;"	d
USART3_ACR_AUTORESTART_Pos	inc/lpc18xx.h	17822;"	d
USART3_ACR_MODE_Msk	inc/lpc18xx.h	17821;"	d
USART3_ACR_MODE_Pos	inc/lpc18xx.h	17820;"	d
USART3_ACR_START_Msk	inc/lpc18xx.h	17819;"	d
USART3_ACR_START_Pos	inc/lpc18xx.h	17818;"	d
USART3_DLL_DLLSB_Msk	inc/lpc18xx.h	17729;"	d
USART3_DLL_DLLSB_Pos	inc/lpc18xx.h	17728;"	d
USART3_DLM_DLMSB_Msk	inc/lpc18xx.h	17753;"	d
USART3_DLM_DLMSB_Pos	inc/lpc18xx.h	17752;"	d
USART3_FCR_DMAMODE_Msk	inc/lpc18xx.h	17763;"	d
USART3_FCR_DMAMODE_Pos	inc/lpc18xx.h	17762;"	d
USART3_FCR_FIFOEN_Msk	inc/lpc18xx.h	17757;"	d
USART3_FCR_FIFOEN_Pos	inc/lpc18xx.h	17756;"	d
USART3_FCR_RXFIFORES_Msk	inc/lpc18xx.h	17759;"	d
USART3_FCR_RXFIFORES_Pos	inc/lpc18xx.h	17758;"	d
USART3_FCR_RXTRIGLVL_Msk	inc/lpc18xx.h	17765;"	d
USART3_FCR_RXTRIGLVL_Pos	inc/lpc18xx.h	17764;"	d
USART3_FCR_TXFIFORES_Msk	inc/lpc18xx.h	17761;"	d
USART3_FCR_TXFIFORES_Pos	inc/lpc18xx.h	17760;"	d
USART3_FDR_DIVADDVAL_Msk	inc/lpc18xx.h	17841;"	d
USART3_FDR_DIVADDVAL_Pos	inc/lpc18xx.h	17840;"	d
USART3_FDR_MULVAL_Msk	inc/lpc18xx.h	17843;"	d
USART3_FDR_MULVAL_Pos	inc/lpc18xx.h	17842;"	d
USART3_HDEN_HDEN_Msk	inc/lpc18xx.h	17855;"	d
USART3_HDEN_HDEN_Pos	inc/lpc18xx.h	17854;"	d
USART3_ICR_FIXPULSEEN_Msk	inc/lpc18xx.h	17835;"	d
USART3_ICR_FIXPULSEEN_Pos	inc/lpc18xx.h	17834;"	d
USART3_ICR_IRDAEN_Msk	inc/lpc18xx.h	17831;"	d
USART3_ICR_IRDAEN_Pos	inc/lpc18xx.h	17830;"	d
USART3_ICR_IRDAINV_Msk	inc/lpc18xx.h	17833;"	d
USART3_ICR_IRDAINV_Pos	inc/lpc18xx.h	17832;"	d
USART3_ICR_PULSEDIV_Msk	inc/lpc18xx.h	17837;"	d
USART3_ICR_PULSEDIV_Pos	inc/lpc18xx.h	17836;"	d
USART3_IER_ABEOINTEN_Msk	inc/lpc18xx.h	17747;"	d
USART3_IER_ABEOINTEN_Pos	inc/lpc18xx.h	17746;"	d
USART3_IER_ABTOINTEN_Msk	inc/lpc18xx.h	17749;"	d
USART3_IER_ABTOINTEN_Pos	inc/lpc18xx.h	17748;"	d
USART3_IER_RBRIE_Msk	inc/lpc18xx.h	17741;"	d
USART3_IER_RBRIE_Pos	inc/lpc18xx.h	17740;"	d
USART3_IER_RXIE_Msk	inc/lpc18xx.h	17745;"	d
USART3_IER_RXIE_Pos	inc/lpc18xx.h	17744;"	d
USART3_IER_THREIE_Msk	inc/lpc18xx.h	17743;"	d
USART3_IER_THREIE_Pos	inc/lpc18xx.h	17742;"	d
USART3_IIR_ABEOINT_Msk	inc/lpc18xx.h	17775;"	d
USART3_IIR_ABEOINT_Pos	inc/lpc18xx.h	17774;"	d
USART3_IIR_ABTOINT_Msk	inc/lpc18xx.h	17777;"	d
USART3_IIR_ABTOINT_Pos	inc/lpc18xx.h	17776;"	d
USART3_IIR_FIFOENABLE_Msk	inc/lpc18xx.h	17773;"	d
USART3_IIR_FIFOENABLE_Pos	inc/lpc18xx.h	17772;"	d
USART3_IIR_INTID_Msk	inc/lpc18xx.h	17771;"	d
USART3_IIR_INTID_Pos	inc/lpc18xx.h	17770;"	d
USART3_IIR_INTSTATUS_Msk	inc/lpc18xx.h	17769;"	d
USART3_IIR_INTSTATUS_Pos	inc/lpc18xx.h	17768;"	d
USART3_IRQn	inc/lpc18xx.h	/^  USART3_IRQn                       = 27,   \/*!<  27  USART3                           *\/$/;"	e	enum:__anon1
USART3_LCR_BC_Msk	inc/lpc18xx.h	17789;"	d
USART3_LCR_BC_Pos	inc/lpc18xx.h	17788;"	d
USART3_LCR_DLAB_Msk	inc/lpc18xx.h	17791;"	d
USART3_LCR_DLAB_Pos	inc/lpc18xx.h	17790;"	d
USART3_LCR_PE_Msk	inc/lpc18xx.h	17785;"	d
USART3_LCR_PE_Pos	inc/lpc18xx.h	17784;"	d
USART3_LCR_PS_Msk	inc/lpc18xx.h	17787;"	d
USART3_LCR_PS_Pos	inc/lpc18xx.h	17786;"	d
USART3_LCR_SBS_Msk	inc/lpc18xx.h	17783;"	d
USART3_LCR_SBS_Pos	inc/lpc18xx.h	17782;"	d
USART3_LCR_WLS_Msk	inc/lpc18xx.h	17781;"	d
USART3_LCR_WLS_Pos	inc/lpc18xx.h	17780;"	d
USART3_LSR_BI_Msk	inc/lpc18xx.h	17803;"	d
USART3_LSR_BI_Pos	inc/lpc18xx.h	17802;"	d
USART3_LSR_FE_Msk	inc/lpc18xx.h	17801;"	d
USART3_LSR_FE_Pos	inc/lpc18xx.h	17800;"	d
USART3_LSR_OE_Msk	inc/lpc18xx.h	17797;"	d
USART3_LSR_OE_Pos	inc/lpc18xx.h	17796;"	d
USART3_LSR_PE_Msk	inc/lpc18xx.h	17799;"	d
USART3_LSR_PE_Pos	inc/lpc18xx.h	17798;"	d
USART3_LSR_RDR_Msk	inc/lpc18xx.h	17795;"	d
USART3_LSR_RDR_Pos	inc/lpc18xx.h	17794;"	d
USART3_LSR_RXFE_Msk	inc/lpc18xx.h	17809;"	d
USART3_LSR_RXFE_Pos	inc/lpc18xx.h	17808;"	d
USART3_LSR_TEMT_Msk	inc/lpc18xx.h	17807;"	d
USART3_LSR_TEMT_Pos	inc/lpc18xx.h	17806;"	d
USART3_LSR_THRE_Msk	inc/lpc18xx.h	17805;"	d
USART3_LSR_THRE_Pos	inc/lpc18xx.h	17804;"	d
USART3_LSR_TXERR_Msk	inc/lpc18xx.h	17811;"	d
USART3_LSR_TXERR_Pos	inc/lpc18xx.h	17810;"	d
USART3_OSR_FDINT_Msk	inc/lpc18xx.h	17851;"	d
USART3_OSR_FDINT_Pos	inc/lpc18xx.h	17850;"	d
USART3_OSR_OSFRAC_Msk	inc/lpc18xx.h	17847;"	d
USART3_OSR_OSFRAC_Pos	inc/lpc18xx.h	17846;"	d
USART3_OSR_OSINT_Msk	inc/lpc18xx.h	17849;"	d
USART3_OSR_OSINT_Pos	inc/lpc18xx.h	17848;"	d
USART3_RBR_RBR_Msk	inc/lpc18xx.h	17737;"	d
USART3_RBR_RBR_Pos	inc/lpc18xx.h	17736;"	d
USART3_RS485ADRMATCH_ADRMATCH_Msk	inc/lpc18xx.h	17883;"	d
USART3_RS485ADRMATCH_ADRMATCH_Pos	inc/lpc18xx.h	17882;"	d
USART3_RS485CTRL_AADEN_Msk	inc/lpc18xx.h	17875;"	d
USART3_RS485CTRL_AADEN_Pos	inc/lpc18xx.h	17874;"	d
USART3_RS485CTRL_DCTRL_Msk	inc/lpc18xx.h	17877;"	d
USART3_RS485CTRL_DCTRL_Pos	inc/lpc18xx.h	17876;"	d
USART3_RS485CTRL_NMMEN_Msk	inc/lpc18xx.h	17871;"	d
USART3_RS485CTRL_NMMEN_Pos	inc/lpc18xx.h	17870;"	d
USART3_RS485CTRL_OINV_Msk	inc/lpc18xx.h	17879;"	d
USART3_RS485CTRL_OINV_Pos	inc/lpc18xx.h	17878;"	d
USART3_RS485CTRL_RXDIS_Msk	inc/lpc18xx.h	17873;"	d
USART3_RS485CTRL_RXDIS_Pos	inc/lpc18xx.h	17872;"	d
USART3_RS485DLY_DLY_Msk	inc/lpc18xx.h	17887;"	d
USART3_RS485DLY_DLY_Pos	inc/lpc18xx.h	17886;"	d
USART3_SCICTRL_GUARDTIME_Msk	inc/lpc18xx.h	17867;"	d
USART3_SCICTRL_GUARDTIME_Pos	inc/lpc18xx.h	17866;"	d
USART3_SCICTRL_NACKDIS_Msk	inc/lpc18xx.h	17861;"	d
USART3_SCICTRL_NACKDIS_Pos	inc/lpc18xx.h	17860;"	d
USART3_SCICTRL_PROTSEL_Msk	inc/lpc18xx.h	17863;"	d
USART3_SCICTRL_PROTSEL_Pos	inc/lpc18xx.h	17862;"	d
USART3_SCICTRL_SCIEN_Msk	inc/lpc18xx.h	17859;"	d
USART3_SCICTRL_SCIEN_Pos	inc/lpc18xx.h	17858;"	d
USART3_SCICTRL_TXRETRY_Msk	inc/lpc18xx.h	17865;"	d
USART3_SCICTRL_TXRETRY_Pos	inc/lpc18xx.h	17864;"	d
USART3_SCR_PAD_Msk	inc/lpc18xx.h	17815;"	d
USART3_SCR_PAD_Pos	inc/lpc18xx.h	17814;"	d
USART3_SYNCCTRL_CCCLR_Msk	inc/lpc18xx.h	17903;"	d
USART3_SYNCCTRL_CCCLR_Pos	inc/lpc18xx.h	17902;"	d
USART3_SYNCCTRL_CSCEN_Msk	inc/lpc18xx.h	17899;"	d
USART3_SYNCCTRL_CSCEN_Pos	inc/lpc18xx.h	17898;"	d
USART3_SYNCCTRL_CSRC_Msk	inc/lpc18xx.h	17893;"	d
USART3_SYNCCTRL_CSRC_Pos	inc/lpc18xx.h	17892;"	d
USART3_SYNCCTRL_FES_Msk	inc/lpc18xx.h	17895;"	d
USART3_SYNCCTRL_FES_Pos	inc/lpc18xx.h	17894;"	d
USART3_SYNCCTRL_SSSDIS_Msk	inc/lpc18xx.h	17901;"	d
USART3_SYNCCTRL_SSSDIS_Pos	inc/lpc18xx.h	17900;"	d
USART3_SYNCCTRL_SYNC_Msk	inc/lpc18xx.h	17891;"	d
USART3_SYNCCTRL_SYNC_Pos	inc/lpc18xx.h	17890;"	d
USART3_SYNCCTRL_TSBYPASS_Msk	inc/lpc18xx.h	17897;"	d
USART3_SYNCCTRL_TSBYPASS_Pos	inc/lpc18xx.h	17896;"	d
USART3_TER_TXEN_Msk	inc/lpc18xx.h	17907;"	d
USART3_TER_TXEN_Pos	inc/lpc18xx.h	17906;"	d
USART3_THR_THR_Msk	inc/lpc18xx.h	17733;"	d
USART3_THR_THR_Pos	inc/lpc18xx.h	17732;"	d
USB0_ASYNCLISTADDR_ASYBASE31_5_Msk	inc/lpc18xx.h	7510;"	d
USB0_ASYNCLISTADDR_ASYBASE31_5_Pos	inc/lpc18xx.h	7509;"	d
USB0_BINTERVAL_BINT_Msk	inc/lpc18xx.h	7532;"	d
USB0_BINTERVAL_BINT_Pos	inc/lpc18xx.h	7531;"	d
USB0_BURSTSIZE_RXPBURST_Msk	inc/lpc18xx.h	7518;"	d
USB0_BURSTSIZE_RXPBURST_Pos	inc/lpc18xx.h	7517;"	d
USB0_BURSTSIZE_TXPBURST_Msk	inc/lpc18xx.h	7520;"	d
USB0_BURSTSIZE_TXPBURST_Pos	inc/lpc18xx.h	7519;"	d
USB0_CAPLENGTH_CAPLENGTH_Msk	inc/lpc18xx.h	7332;"	d
USB0_CAPLENGTH_CAPLENGTH_Pos	inc/lpc18xx.h	7331;"	d
USB0_CAPLENGTH_HCIVERSION_Msk	inc/lpc18xx.h	7334;"	d
USB0_CAPLENGTH_HCIVERSION_Pos	inc/lpc18xx.h	7333;"	d
USB0_DCIVERSION_DCIVERSION_Msk	inc/lpc18xx.h	7366;"	d
USB0_DCIVERSION_DCIVERSION_Pos	inc/lpc18xx.h	7365;"	d
USB0_DEVICEADDR_USBADRA_Msk	inc/lpc18xx.h	7496;"	d
USB0_DEVICEADDR_USBADRA_Pos	inc/lpc18xx.h	7495;"	d
USB0_DEVICEADDR_USBADR_Msk	inc/lpc18xx.h	7498;"	d
USB0_DEVICEADDR_USBADR_Pos	inc/lpc18xx.h	7497;"	d
USB0_ENDPOINTLISTADDR_EPBASE31_11_Msk	inc/lpc18xx.h	7506;"	d
USB0_ENDPOINTLISTADDR_EPBASE31_11_Pos	inc/lpc18xx.h	7505;"	d
USB0_ENDPTCOMPLETE_ERCE0_Msk	inc/lpc18xx.h	7828;"	d
USB0_ENDPTCOMPLETE_ERCE0_Pos	inc/lpc18xx.h	7827;"	d
USB0_ENDPTCOMPLETE_ERCE1_Msk	inc/lpc18xx.h	7830;"	d
USB0_ENDPTCOMPLETE_ERCE1_Pos	inc/lpc18xx.h	7829;"	d
USB0_ENDPTCOMPLETE_ERCE2_Msk	inc/lpc18xx.h	7832;"	d
USB0_ENDPTCOMPLETE_ERCE2_Pos	inc/lpc18xx.h	7831;"	d
USB0_ENDPTCOMPLETE_ERCE3_Msk	inc/lpc18xx.h	7834;"	d
USB0_ENDPTCOMPLETE_ERCE3_Pos	inc/lpc18xx.h	7833;"	d
USB0_ENDPTCOMPLETE_ERCE4_Msk	inc/lpc18xx.h	7836;"	d
USB0_ENDPTCOMPLETE_ERCE4_Pos	inc/lpc18xx.h	7835;"	d
USB0_ENDPTCOMPLETE_ERCE5_Msk	inc/lpc18xx.h	7838;"	d
USB0_ENDPTCOMPLETE_ERCE5_Pos	inc/lpc18xx.h	7837;"	d
USB0_ENDPTCOMPLETE_ETCE0_Msk	inc/lpc18xx.h	7840;"	d
USB0_ENDPTCOMPLETE_ETCE0_Pos	inc/lpc18xx.h	7839;"	d
USB0_ENDPTCOMPLETE_ETCE1_Msk	inc/lpc18xx.h	7842;"	d
USB0_ENDPTCOMPLETE_ETCE1_Pos	inc/lpc18xx.h	7841;"	d
USB0_ENDPTCOMPLETE_ETCE2_Msk	inc/lpc18xx.h	7844;"	d
USB0_ENDPTCOMPLETE_ETCE2_Pos	inc/lpc18xx.h	7843;"	d
USB0_ENDPTCOMPLETE_ETCE3_Msk	inc/lpc18xx.h	7846;"	d
USB0_ENDPTCOMPLETE_ETCE3_Pos	inc/lpc18xx.h	7845;"	d
USB0_ENDPTCOMPLETE_ETCE4_Msk	inc/lpc18xx.h	7848;"	d
USB0_ENDPTCOMPLETE_ETCE4_Pos	inc/lpc18xx.h	7847;"	d
USB0_ENDPTCOMPLETE_ETCE5_Msk	inc/lpc18xx.h	7850;"	d
USB0_ENDPTCOMPLETE_ETCE5_Pos	inc/lpc18xx.h	7849;"	d
USB0_ENDPTCTRL0_RXE_Msk	inc/lpc18xx.h	7858;"	d
USB0_ENDPTCTRL0_RXE_Pos	inc/lpc18xx.h	7857;"	d
USB0_ENDPTCTRL0_RXS_Msk	inc/lpc18xx.h	7854;"	d
USB0_ENDPTCTRL0_RXS_Pos	inc/lpc18xx.h	7853;"	d
USB0_ENDPTCTRL0_RXT1_0_Msk	inc/lpc18xx.h	7856;"	d
USB0_ENDPTCTRL0_RXT1_0_Pos	inc/lpc18xx.h	7855;"	d
USB0_ENDPTCTRL0_TXE_Msk	inc/lpc18xx.h	7864;"	d
USB0_ENDPTCTRL0_TXE_Pos	inc/lpc18xx.h	7863;"	d
USB0_ENDPTCTRL0_TXS_Msk	inc/lpc18xx.h	7860;"	d
USB0_ENDPTCTRL0_TXS_Pos	inc/lpc18xx.h	7859;"	d
USB0_ENDPTCTRL0_TXT1_0_Msk	inc/lpc18xx.h	7862;"	d
USB0_ENDPTCTRL0_TXT1_0_Pos	inc/lpc18xx.h	7861;"	d
USB0_ENDPTCTRL1_RXE_Msk	inc/lpc18xx.h	7876;"	d
USB0_ENDPTCTRL1_RXE_Pos	inc/lpc18xx.h	7875;"	d
USB0_ENDPTCTRL1_RXI_Msk	inc/lpc18xx.h	7872;"	d
USB0_ENDPTCTRL1_RXI_Pos	inc/lpc18xx.h	7871;"	d
USB0_ENDPTCTRL1_RXR_Msk	inc/lpc18xx.h	7874;"	d
USB0_ENDPTCTRL1_RXR_Pos	inc/lpc18xx.h	7873;"	d
USB0_ENDPTCTRL1_RXS_Msk	inc/lpc18xx.h	7868;"	d
USB0_ENDPTCTRL1_RXS_Pos	inc/lpc18xx.h	7867;"	d
USB0_ENDPTCTRL1_RXT_Msk	inc/lpc18xx.h	7870;"	d
USB0_ENDPTCTRL1_RXT_Pos	inc/lpc18xx.h	7869;"	d
USB0_ENDPTCTRL1_TXE_Msk	inc/lpc18xx.h	7886;"	d
USB0_ENDPTCTRL1_TXE_Pos	inc/lpc18xx.h	7885;"	d
USB0_ENDPTCTRL1_TXI_Msk	inc/lpc18xx.h	7882;"	d
USB0_ENDPTCTRL1_TXI_Pos	inc/lpc18xx.h	7881;"	d
USB0_ENDPTCTRL1_TXR_Msk	inc/lpc18xx.h	7884;"	d
USB0_ENDPTCTRL1_TXR_Pos	inc/lpc18xx.h	7883;"	d
USB0_ENDPTCTRL1_TXS_Msk	inc/lpc18xx.h	7878;"	d
USB0_ENDPTCTRL1_TXS_Pos	inc/lpc18xx.h	7877;"	d
USB0_ENDPTCTRL1_TXT1_0_Msk	inc/lpc18xx.h	7880;"	d
USB0_ENDPTCTRL1_TXT1_0_Pos	inc/lpc18xx.h	7879;"	d
USB0_ENDPTCTRL2_RXE_Msk	inc/lpc18xx.h	7898;"	d
USB0_ENDPTCTRL2_RXE_Pos	inc/lpc18xx.h	7897;"	d
USB0_ENDPTCTRL2_RXI_Msk	inc/lpc18xx.h	7894;"	d
USB0_ENDPTCTRL2_RXI_Pos	inc/lpc18xx.h	7893;"	d
USB0_ENDPTCTRL2_RXR_Msk	inc/lpc18xx.h	7896;"	d
USB0_ENDPTCTRL2_RXR_Pos	inc/lpc18xx.h	7895;"	d
USB0_ENDPTCTRL2_RXS_Msk	inc/lpc18xx.h	7890;"	d
USB0_ENDPTCTRL2_RXS_Pos	inc/lpc18xx.h	7889;"	d
USB0_ENDPTCTRL2_RXT_Msk	inc/lpc18xx.h	7892;"	d
USB0_ENDPTCTRL2_RXT_Pos	inc/lpc18xx.h	7891;"	d
USB0_ENDPTCTRL2_TXE_Msk	inc/lpc18xx.h	7908;"	d
USB0_ENDPTCTRL2_TXE_Pos	inc/lpc18xx.h	7907;"	d
USB0_ENDPTCTRL2_TXI_Msk	inc/lpc18xx.h	7904;"	d
USB0_ENDPTCTRL2_TXI_Pos	inc/lpc18xx.h	7903;"	d
USB0_ENDPTCTRL2_TXR_Msk	inc/lpc18xx.h	7906;"	d
USB0_ENDPTCTRL2_TXR_Pos	inc/lpc18xx.h	7905;"	d
USB0_ENDPTCTRL2_TXS_Msk	inc/lpc18xx.h	7900;"	d
USB0_ENDPTCTRL2_TXS_Pos	inc/lpc18xx.h	7899;"	d
USB0_ENDPTCTRL2_TXT1_0_Msk	inc/lpc18xx.h	7902;"	d
USB0_ENDPTCTRL2_TXT1_0_Pos	inc/lpc18xx.h	7901;"	d
USB0_ENDPTCTRL3_RXE_Msk	inc/lpc18xx.h	7920;"	d
USB0_ENDPTCTRL3_RXE_Pos	inc/lpc18xx.h	7919;"	d
USB0_ENDPTCTRL3_RXI_Msk	inc/lpc18xx.h	7916;"	d
USB0_ENDPTCTRL3_RXI_Pos	inc/lpc18xx.h	7915;"	d
USB0_ENDPTCTRL3_RXR_Msk	inc/lpc18xx.h	7918;"	d
USB0_ENDPTCTRL3_RXR_Pos	inc/lpc18xx.h	7917;"	d
USB0_ENDPTCTRL3_RXS_Msk	inc/lpc18xx.h	7912;"	d
USB0_ENDPTCTRL3_RXS_Pos	inc/lpc18xx.h	7911;"	d
USB0_ENDPTCTRL3_RXT_Msk	inc/lpc18xx.h	7914;"	d
USB0_ENDPTCTRL3_RXT_Pos	inc/lpc18xx.h	7913;"	d
USB0_ENDPTCTRL3_TXE_Msk	inc/lpc18xx.h	7930;"	d
USB0_ENDPTCTRL3_TXE_Pos	inc/lpc18xx.h	7929;"	d
USB0_ENDPTCTRL3_TXI_Msk	inc/lpc18xx.h	7926;"	d
USB0_ENDPTCTRL3_TXI_Pos	inc/lpc18xx.h	7925;"	d
USB0_ENDPTCTRL3_TXR_Msk	inc/lpc18xx.h	7928;"	d
USB0_ENDPTCTRL3_TXR_Pos	inc/lpc18xx.h	7927;"	d
USB0_ENDPTCTRL3_TXS_Msk	inc/lpc18xx.h	7922;"	d
USB0_ENDPTCTRL3_TXS_Pos	inc/lpc18xx.h	7921;"	d
USB0_ENDPTCTRL3_TXT1_0_Msk	inc/lpc18xx.h	7924;"	d
USB0_ENDPTCTRL3_TXT1_0_Pos	inc/lpc18xx.h	7923;"	d
USB0_ENDPTCTRL4_RXE_Msk	inc/lpc18xx.h	7942;"	d
USB0_ENDPTCTRL4_RXE_Pos	inc/lpc18xx.h	7941;"	d
USB0_ENDPTCTRL4_RXI_Msk	inc/lpc18xx.h	7938;"	d
USB0_ENDPTCTRL4_RXI_Pos	inc/lpc18xx.h	7937;"	d
USB0_ENDPTCTRL4_RXR_Msk	inc/lpc18xx.h	7940;"	d
USB0_ENDPTCTRL4_RXR_Pos	inc/lpc18xx.h	7939;"	d
USB0_ENDPTCTRL4_RXS_Msk	inc/lpc18xx.h	7934;"	d
USB0_ENDPTCTRL4_RXS_Pos	inc/lpc18xx.h	7933;"	d
USB0_ENDPTCTRL4_RXT_Msk	inc/lpc18xx.h	7936;"	d
USB0_ENDPTCTRL4_RXT_Pos	inc/lpc18xx.h	7935;"	d
USB0_ENDPTCTRL4_TXE_Msk	inc/lpc18xx.h	7952;"	d
USB0_ENDPTCTRL4_TXE_Pos	inc/lpc18xx.h	7951;"	d
USB0_ENDPTCTRL4_TXI_Msk	inc/lpc18xx.h	7948;"	d
USB0_ENDPTCTRL4_TXI_Pos	inc/lpc18xx.h	7947;"	d
USB0_ENDPTCTRL4_TXR_Msk	inc/lpc18xx.h	7950;"	d
USB0_ENDPTCTRL4_TXR_Pos	inc/lpc18xx.h	7949;"	d
USB0_ENDPTCTRL4_TXS_Msk	inc/lpc18xx.h	7944;"	d
USB0_ENDPTCTRL4_TXS_Pos	inc/lpc18xx.h	7943;"	d
USB0_ENDPTCTRL4_TXT1_0_Msk	inc/lpc18xx.h	7946;"	d
USB0_ENDPTCTRL4_TXT1_0_Pos	inc/lpc18xx.h	7945;"	d
USB0_ENDPTCTRL5_RXE_Msk	inc/lpc18xx.h	7964;"	d
USB0_ENDPTCTRL5_RXE_Pos	inc/lpc18xx.h	7963;"	d
USB0_ENDPTCTRL5_RXI_Msk	inc/lpc18xx.h	7960;"	d
USB0_ENDPTCTRL5_RXI_Pos	inc/lpc18xx.h	7959;"	d
USB0_ENDPTCTRL5_RXR_Msk	inc/lpc18xx.h	7962;"	d
USB0_ENDPTCTRL5_RXR_Pos	inc/lpc18xx.h	7961;"	d
USB0_ENDPTCTRL5_RXS_Msk	inc/lpc18xx.h	7956;"	d
USB0_ENDPTCTRL5_RXS_Pos	inc/lpc18xx.h	7955;"	d
USB0_ENDPTCTRL5_RXT_Msk	inc/lpc18xx.h	7958;"	d
USB0_ENDPTCTRL5_RXT_Pos	inc/lpc18xx.h	7957;"	d
USB0_ENDPTCTRL5_TXE_Msk	inc/lpc18xx.h	7974;"	d
USB0_ENDPTCTRL5_TXE_Pos	inc/lpc18xx.h	7973;"	d
USB0_ENDPTCTRL5_TXI_Msk	inc/lpc18xx.h	7970;"	d
USB0_ENDPTCTRL5_TXI_Pos	inc/lpc18xx.h	7969;"	d
USB0_ENDPTCTRL5_TXR_Msk	inc/lpc18xx.h	7972;"	d
USB0_ENDPTCTRL5_TXR_Pos	inc/lpc18xx.h	7971;"	d
USB0_ENDPTCTRL5_TXS_Msk	inc/lpc18xx.h	7966;"	d
USB0_ENDPTCTRL5_TXS_Pos	inc/lpc18xx.h	7965;"	d
USB0_ENDPTCTRL5_TXT1_0_Msk	inc/lpc18xx.h	7968;"	d
USB0_ENDPTCTRL5_TXT1_0_Pos	inc/lpc18xx.h	7967;"	d
USB0_ENDPTFLUSH_FERB0_Msk	inc/lpc18xx.h	7776;"	d
USB0_ENDPTFLUSH_FERB0_Pos	inc/lpc18xx.h	7775;"	d
USB0_ENDPTFLUSH_FERB1_Msk	inc/lpc18xx.h	7778;"	d
USB0_ENDPTFLUSH_FERB1_Pos	inc/lpc18xx.h	7777;"	d
USB0_ENDPTFLUSH_FERB2_Msk	inc/lpc18xx.h	7780;"	d
USB0_ENDPTFLUSH_FERB2_Pos	inc/lpc18xx.h	7779;"	d
USB0_ENDPTFLUSH_FERB3_Msk	inc/lpc18xx.h	7782;"	d
USB0_ENDPTFLUSH_FERB3_Pos	inc/lpc18xx.h	7781;"	d
USB0_ENDPTFLUSH_FERB4_Msk	inc/lpc18xx.h	7784;"	d
USB0_ENDPTFLUSH_FERB4_Pos	inc/lpc18xx.h	7783;"	d
USB0_ENDPTFLUSH_FERB5_Msk	inc/lpc18xx.h	7786;"	d
USB0_ENDPTFLUSH_FERB5_Pos	inc/lpc18xx.h	7785;"	d
USB0_ENDPTFLUSH_FETB0_Msk	inc/lpc18xx.h	7788;"	d
USB0_ENDPTFLUSH_FETB0_Pos	inc/lpc18xx.h	7787;"	d
USB0_ENDPTFLUSH_FETB1_Msk	inc/lpc18xx.h	7790;"	d
USB0_ENDPTFLUSH_FETB1_Pos	inc/lpc18xx.h	7789;"	d
USB0_ENDPTFLUSH_FETB2_Msk	inc/lpc18xx.h	7792;"	d
USB0_ENDPTFLUSH_FETB2_Pos	inc/lpc18xx.h	7791;"	d
USB0_ENDPTFLUSH_FETB3_Msk	inc/lpc18xx.h	7794;"	d
USB0_ENDPTFLUSH_FETB3_Pos	inc/lpc18xx.h	7793;"	d
USB0_ENDPTFLUSH_FETB4_Msk	inc/lpc18xx.h	7796;"	d
USB0_ENDPTFLUSH_FETB4_Pos	inc/lpc18xx.h	7795;"	d
USB0_ENDPTFLUSH_FETB5_Msk	inc/lpc18xx.h	7798;"	d
USB0_ENDPTFLUSH_FETB5_Pos	inc/lpc18xx.h	7797;"	d
USB0_ENDPTNAKEN_EPRNE0_Msk	inc/lpc18xx.h	7562;"	d
USB0_ENDPTNAKEN_EPRNE0_Pos	inc/lpc18xx.h	7561;"	d
USB0_ENDPTNAKEN_EPRNE1_Msk	inc/lpc18xx.h	7564;"	d
USB0_ENDPTNAKEN_EPRNE1_Pos	inc/lpc18xx.h	7563;"	d
USB0_ENDPTNAKEN_EPRNE2_Msk	inc/lpc18xx.h	7566;"	d
USB0_ENDPTNAKEN_EPRNE2_Pos	inc/lpc18xx.h	7565;"	d
USB0_ENDPTNAKEN_EPRNE3_Msk	inc/lpc18xx.h	7568;"	d
USB0_ENDPTNAKEN_EPRNE3_Pos	inc/lpc18xx.h	7567;"	d
USB0_ENDPTNAKEN_EPRNE4_Msk	inc/lpc18xx.h	7570;"	d
USB0_ENDPTNAKEN_EPRNE4_Pos	inc/lpc18xx.h	7569;"	d
USB0_ENDPTNAKEN_EPRNE5_Msk	inc/lpc18xx.h	7572;"	d
USB0_ENDPTNAKEN_EPRNE5_Pos	inc/lpc18xx.h	7571;"	d
USB0_ENDPTNAKEN_EPTNE0_Msk	inc/lpc18xx.h	7574;"	d
USB0_ENDPTNAKEN_EPTNE0_Pos	inc/lpc18xx.h	7573;"	d
USB0_ENDPTNAKEN_EPTNE1_Msk	inc/lpc18xx.h	7576;"	d
USB0_ENDPTNAKEN_EPTNE1_Pos	inc/lpc18xx.h	7575;"	d
USB0_ENDPTNAKEN_EPTNE2_Msk	inc/lpc18xx.h	7578;"	d
USB0_ENDPTNAKEN_EPTNE2_Pos	inc/lpc18xx.h	7577;"	d
USB0_ENDPTNAKEN_EPTNE3_Msk	inc/lpc18xx.h	7580;"	d
USB0_ENDPTNAKEN_EPTNE3_Pos	inc/lpc18xx.h	7579;"	d
USB0_ENDPTNAKEN_EPTNE4_Msk	inc/lpc18xx.h	7582;"	d
USB0_ENDPTNAKEN_EPTNE4_Pos	inc/lpc18xx.h	7581;"	d
USB0_ENDPTNAKEN_EPTNE5_Msk	inc/lpc18xx.h	7584;"	d
USB0_ENDPTNAKEN_EPTNE5_Pos	inc/lpc18xx.h	7583;"	d
USB0_ENDPTNAK_EPRN0_Msk	inc/lpc18xx.h	7536;"	d
USB0_ENDPTNAK_EPRN0_Pos	inc/lpc18xx.h	7535;"	d
USB0_ENDPTNAK_EPRN1_Msk	inc/lpc18xx.h	7538;"	d
USB0_ENDPTNAK_EPRN1_Pos	inc/lpc18xx.h	7537;"	d
USB0_ENDPTNAK_EPRN2_Msk	inc/lpc18xx.h	7540;"	d
USB0_ENDPTNAK_EPRN2_Pos	inc/lpc18xx.h	7539;"	d
USB0_ENDPTNAK_EPRN3_Msk	inc/lpc18xx.h	7542;"	d
USB0_ENDPTNAK_EPRN3_Pos	inc/lpc18xx.h	7541;"	d
USB0_ENDPTNAK_EPRN4_Msk	inc/lpc18xx.h	7544;"	d
USB0_ENDPTNAK_EPRN4_Pos	inc/lpc18xx.h	7543;"	d
USB0_ENDPTNAK_EPRN5_Msk	inc/lpc18xx.h	7546;"	d
USB0_ENDPTNAK_EPRN5_Pos	inc/lpc18xx.h	7545;"	d
USB0_ENDPTNAK_EPTN0_Msk	inc/lpc18xx.h	7548;"	d
USB0_ENDPTNAK_EPTN0_Pos	inc/lpc18xx.h	7547;"	d
USB0_ENDPTNAK_EPTN1_Msk	inc/lpc18xx.h	7550;"	d
USB0_ENDPTNAK_EPTN1_Pos	inc/lpc18xx.h	7549;"	d
USB0_ENDPTNAK_EPTN2_Msk	inc/lpc18xx.h	7552;"	d
USB0_ENDPTNAK_EPTN2_Pos	inc/lpc18xx.h	7551;"	d
USB0_ENDPTNAK_EPTN3_Msk	inc/lpc18xx.h	7554;"	d
USB0_ENDPTNAK_EPTN3_Pos	inc/lpc18xx.h	7553;"	d
USB0_ENDPTNAK_EPTN4_Msk	inc/lpc18xx.h	7556;"	d
USB0_ENDPTNAK_EPTN4_Pos	inc/lpc18xx.h	7555;"	d
USB0_ENDPTNAK_EPTN5_Msk	inc/lpc18xx.h	7558;"	d
USB0_ENDPTNAK_EPTN5_Pos	inc/lpc18xx.h	7557;"	d
USB0_ENDPTPRIME_PERB0_Msk	inc/lpc18xx.h	7750;"	d
USB0_ENDPTPRIME_PERB0_Pos	inc/lpc18xx.h	7749;"	d
USB0_ENDPTPRIME_PERB1_Msk	inc/lpc18xx.h	7752;"	d
USB0_ENDPTPRIME_PERB1_Pos	inc/lpc18xx.h	7751;"	d
USB0_ENDPTPRIME_PERB2_Msk	inc/lpc18xx.h	7754;"	d
USB0_ENDPTPRIME_PERB2_Pos	inc/lpc18xx.h	7753;"	d
USB0_ENDPTPRIME_PERB3_Msk	inc/lpc18xx.h	7756;"	d
USB0_ENDPTPRIME_PERB3_Pos	inc/lpc18xx.h	7755;"	d
USB0_ENDPTPRIME_PERB4_Msk	inc/lpc18xx.h	7758;"	d
USB0_ENDPTPRIME_PERB4_Pos	inc/lpc18xx.h	7757;"	d
USB0_ENDPTPRIME_PERB5_Msk	inc/lpc18xx.h	7760;"	d
USB0_ENDPTPRIME_PERB5_Pos	inc/lpc18xx.h	7759;"	d
USB0_ENDPTPRIME_PETB0_Msk	inc/lpc18xx.h	7762;"	d
USB0_ENDPTPRIME_PETB0_Pos	inc/lpc18xx.h	7761;"	d
USB0_ENDPTPRIME_PETB1_Msk	inc/lpc18xx.h	7764;"	d
USB0_ENDPTPRIME_PETB1_Pos	inc/lpc18xx.h	7763;"	d
USB0_ENDPTPRIME_PETB2_Msk	inc/lpc18xx.h	7766;"	d
USB0_ENDPTPRIME_PETB2_Pos	inc/lpc18xx.h	7765;"	d
USB0_ENDPTPRIME_PETB3_Msk	inc/lpc18xx.h	7768;"	d
USB0_ENDPTPRIME_PETB3_Pos	inc/lpc18xx.h	7767;"	d
USB0_ENDPTPRIME_PETB4_Msk	inc/lpc18xx.h	7770;"	d
USB0_ENDPTPRIME_PETB4_Pos	inc/lpc18xx.h	7769;"	d
USB0_ENDPTPRIME_PETB5_Msk	inc/lpc18xx.h	7772;"	d
USB0_ENDPTPRIME_PETB5_Pos	inc/lpc18xx.h	7771;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT0_Msk	inc/lpc18xx.h	7736;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT0_Pos	inc/lpc18xx.h	7735;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT1_Msk	inc/lpc18xx.h	7738;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT1_Pos	inc/lpc18xx.h	7737;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT2_Msk	inc/lpc18xx.h	7740;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT2_Pos	inc/lpc18xx.h	7739;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT3_Msk	inc/lpc18xx.h	7742;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT3_Pos	inc/lpc18xx.h	7741;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT4_Msk	inc/lpc18xx.h	7744;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT4_Pos	inc/lpc18xx.h	7743;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT5_Msk	inc/lpc18xx.h	7746;"	d
USB0_ENDPTSETUPSTAT_ENDPTSETUPSTAT5_Pos	inc/lpc18xx.h	7745;"	d
USB0_ENDPTSTAT_ERBR0_Msk	inc/lpc18xx.h	7802;"	d
USB0_ENDPTSTAT_ERBR0_Pos	inc/lpc18xx.h	7801;"	d
USB0_ENDPTSTAT_ERBR1_Msk	inc/lpc18xx.h	7804;"	d
USB0_ENDPTSTAT_ERBR1_Pos	inc/lpc18xx.h	7803;"	d
USB0_ENDPTSTAT_ERBR2_Msk	inc/lpc18xx.h	7806;"	d
USB0_ENDPTSTAT_ERBR2_Pos	inc/lpc18xx.h	7805;"	d
USB0_ENDPTSTAT_ERBR3_Msk	inc/lpc18xx.h	7808;"	d
USB0_ENDPTSTAT_ERBR3_Pos	inc/lpc18xx.h	7807;"	d
USB0_ENDPTSTAT_ERBR4_Msk	inc/lpc18xx.h	7810;"	d
USB0_ENDPTSTAT_ERBR4_Pos	inc/lpc18xx.h	7809;"	d
USB0_ENDPTSTAT_ERBR5_Msk	inc/lpc18xx.h	7812;"	d
USB0_ENDPTSTAT_ERBR5_Pos	inc/lpc18xx.h	7811;"	d
USB0_ENDPTSTAT_ETBR0_Msk	inc/lpc18xx.h	7814;"	d
USB0_ENDPTSTAT_ETBR0_Pos	inc/lpc18xx.h	7813;"	d
USB0_ENDPTSTAT_ETBR1_Msk	inc/lpc18xx.h	7816;"	d
USB0_ENDPTSTAT_ETBR1_Pos	inc/lpc18xx.h	7815;"	d
USB0_ENDPTSTAT_ETBR2_Msk	inc/lpc18xx.h	7818;"	d
USB0_ENDPTSTAT_ETBR2_Pos	inc/lpc18xx.h	7817;"	d
USB0_ENDPTSTAT_ETBR3_Msk	inc/lpc18xx.h	7820;"	d
USB0_ENDPTSTAT_ETBR3_Pos	inc/lpc18xx.h	7819;"	d
USB0_ENDPTSTAT_ETBR4_Msk	inc/lpc18xx.h	7822;"	d
USB0_ENDPTSTAT_ETBR4_Pos	inc/lpc18xx.h	7821;"	d
USB0_ENDPTSTAT_ETBR5_Msk	inc/lpc18xx.h	7824;"	d
USB0_ENDPTSTAT_ETBR5_Pos	inc/lpc18xx.h	7823;"	d
USB0_ERIn	inc/lpc18xx.h	/^  USB0_ERIn                         = 9,$/;"	e	enum:__anon2
USB0_FRINDEX_D_FRINDEX13_3_Msk	inc/lpc18xx.h	7486;"	d
USB0_FRINDEX_D_FRINDEX13_3_Pos	inc/lpc18xx.h	7485;"	d
USB0_FRINDEX_D_FRINDEX2_0_Msk	inc/lpc18xx.h	7484;"	d
USB0_FRINDEX_D_FRINDEX2_0_Pos	inc/lpc18xx.h	7483;"	d
USB0_FRINDEX_H_FRINDEX12_3_Msk	inc/lpc18xx.h	7492;"	d
USB0_FRINDEX_H_FRINDEX12_3_Pos	inc/lpc18xx.h	7491;"	d
USB0_FRINDEX_H_FRINDEX2_0_Msk	inc/lpc18xx.h	7490;"	d
USB0_FRINDEX_H_FRINDEX2_0_Pos	inc/lpc18xx.h	7489;"	d
USB0_HCCPARAMS_ADC_Msk	inc/lpc18xx.h	7354;"	d
USB0_HCCPARAMS_ADC_Pos	inc/lpc18xx.h	7353;"	d
USB0_HCCPARAMS_ASP_Msk	inc/lpc18xx.h	7358;"	d
USB0_HCCPARAMS_ASP_Pos	inc/lpc18xx.h	7357;"	d
USB0_HCCPARAMS_EECP_Msk	inc/lpc18xx.h	7362;"	d
USB0_HCCPARAMS_EECP_Pos	inc/lpc18xx.h	7361;"	d
USB0_HCCPARAMS_IST_Msk	inc/lpc18xx.h	7360;"	d
USB0_HCCPARAMS_IST_Pos	inc/lpc18xx.h	7359;"	d
USB0_HCCPARAMS_PFL_Msk	inc/lpc18xx.h	7356;"	d
USB0_HCCPARAMS_PFL_Pos	inc/lpc18xx.h	7355;"	d
USB0_HCSPARAMS_N_CC_Msk	inc/lpc18xx.h	7344;"	d
USB0_HCSPARAMS_N_CC_Pos	inc/lpc18xx.h	7343;"	d
USB0_HCSPARAMS_N_PCC_Msk	inc/lpc18xx.h	7342;"	d
USB0_HCSPARAMS_N_PCC_Pos	inc/lpc18xx.h	7341;"	d
USB0_HCSPARAMS_N_PORTS_Msk	inc/lpc18xx.h	7338;"	d
USB0_HCSPARAMS_N_PORTS_Pos	inc/lpc18xx.h	7337;"	d
USB0_HCSPARAMS_N_PTT_Msk	inc/lpc18xx.h	7348;"	d
USB0_HCSPARAMS_N_PTT_Pos	inc/lpc18xx.h	7347;"	d
USB0_HCSPARAMS_N_TT_Msk	inc/lpc18xx.h	7350;"	d
USB0_HCSPARAMS_N_TT_Pos	inc/lpc18xx.h	7349;"	d
USB0_HCSPARAMS_PI_Msk	inc/lpc18xx.h	7346;"	d
USB0_HCSPARAMS_PI_Pos	inc/lpc18xx.h	7345;"	d
USB0_HCSPARAMS_PPC_Msk	inc/lpc18xx.h	7340;"	d
USB0_HCSPARAMS_PPC_Pos	inc/lpc18xx.h	7339;"	d
USB0_IRQHandler	src/usbhw.c	/^void USB0_IRQHandler (void)$/;"	f
USB0_IRQn	inc/lpc18xx.h	/^  USB0_IRQn                         = 8,    \/*!<   8  USB0                             *\/$/;"	e	enum:__anon1
USB0_OTGSC_ASVIE_Msk	inc/lpc18xx.h	7704;"	d
USB0_OTGSC_ASVIE_Pos	inc/lpc18xx.h	7703;"	d
USB0_OTGSC_ASVIS_Msk	inc/lpc18xx.h	7690;"	d
USB0_OTGSC_ASVIS_Pos	inc/lpc18xx.h	7689;"	d
USB0_OTGSC_ASV_Msk	inc/lpc18xx.h	7676;"	d
USB0_OTGSC_ASV_Pos	inc/lpc18xx.h	7675;"	d
USB0_OTGSC_AVVIE_Msk	inc/lpc18xx.h	7702;"	d
USB0_OTGSC_AVVIE_Pos	inc/lpc18xx.h	7701;"	d
USB0_OTGSC_AVVIS_Msk	inc/lpc18xx.h	7688;"	d
USB0_OTGSC_AVVIS_Pos	inc/lpc18xx.h	7687;"	d
USB0_OTGSC_AVV_Msk	inc/lpc18xx.h	7674;"	d
USB0_OTGSC_AVV_Pos	inc/lpc18xx.h	7673;"	d
USB0_OTGSC_BSEIE_Msk	inc/lpc18xx.h	7708;"	d
USB0_OTGSC_BSEIE_Pos	inc/lpc18xx.h	7707;"	d
USB0_OTGSC_BSEIS_Msk	inc/lpc18xx.h	7694;"	d
USB0_OTGSC_BSEIS_Pos	inc/lpc18xx.h	7693;"	d
USB0_OTGSC_BSE_Msk	inc/lpc18xx.h	7680;"	d
USB0_OTGSC_BSE_Pos	inc/lpc18xx.h	7679;"	d
USB0_OTGSC_BSVIE_Msk	inc/lpc18xx.h	7706;"	d
USB0_OTGSC_BSVIE_Pos	inc/lpc18xx.h	7705;"	d
USB0_OTGSC_BSVIS_Msk	inc/lpc18xx.h	7692;"	d
USB0_OTGSC_BSVIS_Pos	inc/lpc18xx.h	7691;"	d
USB0_OTGSC_BSV_Msk	inc/lpc18xx.h	7678;"	d
USB0_OTGSC_BSV_Pos	inc/lpc18xx.h	7677;"	d
USB0_OTGSC_DPIE_Msk	inc/lpc18xx.h	7712;"	d
USB0_OTGSC_DPIE_Pos	inc/lpc18xx.h	7711;"	d
USB0_OTGSC_DPIS_Msk	inc/lpc18xx.h	7698;"	d
USB0_OTGSC_DPIS_Pos	inc/lpc18xx.h	7697;"	d
USB0_OTGSC_DPS_Msk	inc/lpc18xx.h	7684;"	d
USB0_OTGSC_DPS_Pos	inc/lpc18xx.h	7683;"	d
USB0_OTGSC_DP_Msk	inc/lpc18xx.h	7664;"	d
USB0_OTGSC_DP_Pos	inc/lpc18xx.h	7663;"	d
USB0_OTGSC_HAAR_Msk	inc/lpc18xx.h	7660;"	d
USB0_OTGSC_HAAR_Pos	inc/lpc18xx.h	7659;"	d
USB0_OTGSC_HABA_Msk	inc/lpc18xx.h	7670;"	d
USB0_OTGSC_HABA_Pos	inc/lpc18xx.h	7669;"	d
USB0_OTGSC_HADP_Msk	inc/lpc18xx.h	7668;"	d
USB0_OTGSC_HADP_Pos	inc/lpc18xx.h	7667;"	d
USB0_OTGSC_IDIE_Msk	inc/lpc18xx.h	7700;"	d
USB0_OTGSC_IDIE_Pos	inc/lpc18xx.h	7699;"	d
USB0_OTGSC_IDIS_Msk	inc/lpc18xx.h	7686;"	d
USB0_OTGSC_IDIS_Pos	inc/lpc18xx.h	7685;"	d
USB0_OTGSC_IDPU_Msk	inc/lpc18xx.h	7666;"	d
USB0_OTGSC_IDPU_Pos	inc/lpc18xx.h	7665;"	d
USB0_OTGSC_ID_Msk	inc/lpc18xx.h	7672;"	d
USB0_OTGSC_ID_Pos	inc/lpc18xx.h	7671;"	d
USB0_OTGSC_MS1E_Msk	inc/lpc18xx.h	7710;"	d
USB0_OTGSC_MS1E_Pos	inc/lpc18xx.h	7709;"	d
USB0_OTGSC_MS1T_Msk	inc/lpc18xx.h	7682;"	d
USB0_OTGSC_MS1T_Pos	inc/lpc18xx.h	7681;"	d
USB0_OTGSC_OT_Msk	inc/lpc18xx.h	7662;"	d
USB0_OTGSC_OT_Pos	inc/lpc18xx.h	7661;"	d
USB0_OTGSC_VC_Msk	inc/lpc18xx.h	7658;"	d
USB0_OTGSC_VC_Pos	inc/lpc18xx.h	7657;"	d
USB0_OTGSC_VD_Msk	inc/lpc18xx.h	7656;"	d
USB0_OTGSC_VD_Pos	inc/lpc18xx.h	7655;"	d
USB0_OTGSC_ms1S_Msk	inc/lpc18xx.h	7696;"	d
USB0_OTGSC_ms1S_Pos	inc/lpc18xx.h	7695;"	d
USB0_PERIODICLISTBASE_PERBASE31_12_Msk	inc/lpc18xx.h	7502;"	d
USB0_PERIODICLISTBASE_PERBASE31_12_Pos	inc/lpc18xx.h	7501;"	d
USB0_PORTSC1_D_CCS_Msk	inc/lpc18xx.h	7588;"	d
USB0_PORTSC1_D_CCS_Pos	inc/lpc18xx.h	7587;"	d
USB0_PORTSC1_D_FPR_Msk	inc/lpc18xx.h	7594;"	d
USB0_PORTSC1_D_FPR_Pos	inc/lpc18xx.h	7593;"	d
USB0_PORTSC1_D_HSP_Msk	inc/lpc18xx.h	7600;"	d
USB0_PORTSC1_D_HSP_Pos	inc/lpc18xx.h	7599;"	d
USB0_PORTSC1_D_PEC_Msk	inc/lpc18xx.h	7592;"	d
USB0_PORTSC1_D_PEC_Pos	inc/lpc18xx.h	7591;"	d
USB0_PORTSC1_D_PE_Msk	inc/lpc18xx.h	7590;"	d
USB0_PORTSC1_D_PE_Pos	inc/lpc18xx.h	7589;"	d
USB0_PORTSC1_D_PFSC_Msk	inc/lpc18xx.h	7608;"	d
USB0_PORTSC1_D_PFSC_Pos	inc/lpc18xx.h	7607;"	d
USB0_PORTSC1_D_PHCD_Msk	inc/lpc18xx.h	7606;"	d
USB0_PORTSC1_D_PHCD_Pos	inc/lpc18xx.h	7605;"	d
USB0_PORTSC1_D_PIC1_0_Msk	inc/lpc18xx.h	7602;"	d
USB0_PORTSC1_D_PIC1_0_Pos	inc/lpc18xx.h	7601;"	d
USB0_PORTSC1_D_PR_Msk	inc/lpc18xx.h	7598;"	d
USB0_PORTSC1_D_PR_Pos	inc/lpc18xx.h	7597;"	d
USB0_PORTSC1_D_PSPD_Msk	inc/lpc18xx.h	7610;"	d
USB0_PORTSC1_D_PSPD_Pos	inc/lpc18xx.h	7609;"	d
USB0_PORTSC1_D_PTC3_0_Msk	inc/lpc18xx.h	7604;"	d
USB0_PORTSC1_D_PTC3_0_Pos	inc/lpc18xx.h	7603;"	d
USB0_PORTSC1_D_SUSP_Msk	inc/lpc18xx.h	7596;"	d
USB0_PORTSC1_D_SUSP_Pos	inc/lpc18xx.h	7595;"	d
USB0_PORTSC1_H_CCS_Msk	inc/lpc18xx.h	7614;"	d
USB0_PORTSC1_H_CCS_Pos	inc/lpc18xx.h	7613;"	d
USB0_PORTSC1_H_CSC_Msk	inc/lpc18xx.h	7616;"	d
USB0_PORTSC1_H_CSC_Pos	inc/lpc18xx.h	7615;"	d
USB0_PORTSC1_H_FPR_Msk	inc/lpc18xx.h	7626;"	d
USB0_PORTSC1_H_FPR_Pos	inc/lpc18xx.h	7625;"	d
USB0_PORTSC1_H_HSP_Msk	inc/lpc18xx.h	7632;"	d
USB0_PORTSC1_H_HSP_Pos	inc/lpc18xx.h	7631;"	d
USB0_PORTSC1_H_LS_Msk	inc/lpc18xx.h	7634;"	d
USB0_PORTSC1_H_LS_Pos	inc/lpc18xx.h	7633;"	d
USB0_PORTSC1_H_OCA_Msk	inc/lpc18xx.h	7622;"	d
USB0_PORTSC1_H_OCA_Pos	inc/lpc18xx.h	7621;"	d
USB0_PORTSC1_H_OCC_Msk	inc/lpc18xx.h	7624;"	d
USB0_PORTSC1_H_OCC_Pos	inc/lpc18xx.h	7623;"	d
USB0_PORTSC1_H_PEC_Msk	inc/lpc18xx.h	7620;"	d
USB0_PORTSC1_H_PEC_Pos	inc/lpc18xx.h	7619;"	d
USB0_PORTSC1_H_PE_Msk	inc/lpc18xx.h	7618;"	d
USB0_PORTSC1_H_PE_Pos	inc/lpc18xx.h	7617;"	d
USB0_PORTSC1_H_PFSC_Msk	inc/lpc18xx.h	7650;"	d
USB0_PORTSC1_H_PFSC_Pos	inc/lpc18xx.h	7649;"	d
USB0_PORTSC1_H_PHCD_Msk	inc/lpc18xx.h	7648;"	d
USB0_PORTSC1_H_PHCD_Pos	inc/lpc18xx.h	7647;"	d
USB0_PORTSC1_H_PIC1_0_Msk	inc/lpc18xx.h	7638;"	d
USB0_PORTSC1_H_PIC1_0_Pos	inc/lpc18xx.h	7637;"	d
USB0_PORTSC1_H_PP_Msk	inc/lpc18xx.h	7636;"	d
USB0_PORTSC1_H_PP_Pos	inc/lpc18xx.h	7635;"	d
USB0_PORTSC1_H_PR_Msk	inc/lpc18xx.h	7630;"	d
USB0_PORTSC1_H_PR_Pos	inc/lpc18xx.h	7629;"	d
USB0_PORTSC1_H_PSPD_Msk	inc/lpc18xx.h	7652;"	d
USB0_PORTSC1_H_PSPD_Pos	inc/lpc18xx.h	7651;"	d
USB0_PORTSC1_H_PTC3_0_Msk	inc/lpc18xx.h	7640;"	d
USB0_PORTSC1_H_PTC3_0_Pos	inc/lpc18xx.h	7639;"	d
USB0_PORTSC1_H_SUSP_Msk	inc/lpc18xx.h	7628;"	d
USB0_PORTSC1_H_SUSP_Pos	inc/lpc18xx.h	7627;"	d
USB0_PORTSC1_H_WKCN_Msk	inc/lpc18xx.h	7642;"	d
USB0_PORTSC1_H_WKCN_Pos	inc/lpc18xx.h	7641;"	d
USB0_PORTSC1_H_WKDC_Msk	inc/lpc18xx.h	7644;"	d
USB0_PORTSC1_H_WKDC_Pos	inc/lpc18xx.h	7643;"	d
USB0_PORTSC1_H_WKOC_Msk	inc/lpc18xx.h	7646;"	d
USB0_PORTSC1_H_WKOC_Pos	inc/lpc18xx.h	7645;"	d
USB0_TTCTRL_TTHA_Msk	inc/lpc18xx.h	7514;"	d
USB0_TTCTRL_TTHA_Pos	inc/lpc18xx.h	7513;"	d
USB0_TXFILLTUNING_TXFIFOTHRES_Msk	inc/lpc18xx.h	7528;"	d
USB0_TXFILLTUNING_TXFIFOTHRES_Pos	inc/lpc18xx.h	7527;"	d
USB0_TXFILLTUNING_TXSCHEATLTH_Msk	inc/lpc18xx.h	7526;"	d
USB0_TXFILLTUNING_TXSCHEATLTH_Pos	inc/lpc18xx.h	7525;"	d
USB0_TXFILLTUNING_TXSCHOH_Msk	inc/lpc18xx.h	7524;"	d
USB0_TXFILLTUNING_TXSCHOH_Pos	inc/lpc18xx.h	7523;"	d
USB0_USBCMD_D_ATDTW_Msk	inc/lpc18xx.h	7376;"	d
USB0_USBCMD_D_ATDTW_Pos	inc/lpc18xx.h	7375;"	d
USB0_USBCMD_D_ITC_Msk	inc/lpc18xx.h	7378;"	d
USB0_USBCMD_D_ITC_Pos	inc/lpc18xx.h	7377;"	d
USB0_USBCMD_D_RST_Msk	inc/lpc18xx.h	7372;"	d
USB0_USBCMD_D_RST_Pos	inc/lpc18xx.h	7371;"	d
USB0_USBCMD_D_RS_Msk	inc/lpc18xx.h	7370;"	d
USB0_USBCMD_D_RS_Pos	inc/lpc18xx.h	7369;"	d
USB0_USBCMD_D_SUTW_Msk	inc/lpc18xx.h	7374;"	d
USB0_USBCMD_D_SUTW_Pos	inc/lpc18xx.h	7373;"	d
USB0_USBCMD_H_ASE_Msk	inc/lpc18xx.h	7392;"	d
USB0_USBCMD_H_ASE_Pos	inc/lpc18xx.h	7391;"	d
USB0_USBCMD_H_ASP1_0_Msk	inc/lpc18xx.h	7396;"	d
USB0_USBCMD_H_ASP1_0_Pos	inc/lpc18xx.h	7395;"	d
USB0_USBCMD_H_ASPE_Msk	inc/lpc18xx.h	7398;"	d
USB0_USBCMD_H_ASPE_Pos	inc/lpc18xx.h	7397;"	d
USB0_USBCMD_H_FS0_Msk	inc/lpc18xx.h	7386;"	d
USB0_USBCMD_H_FS0_Pos	inc/lpc18xx.h	7385;"	d
USB0_USBCMD_H_FS1_Msk	inc/lpc18xx.h	7388;"	d
USB0_USBCMD_H_FS1_Pos	inc/lpc18xx.h	7387;"	d
USB0_USBCMD_H_FS2_Msk	inc/lpc18xx.h	7400;"	d
USB0_USBCMD_H_FS2_Pos	inc/lpc18xx.h	7399;"	d
USB0_USBCMD_H_IAA_Msk	inc/lpc18xx.h	7394;"	d
USB0_USBCMD_H_IAA_Pos	inc/lpc18xx.h	7393;"	d
USB0_USBCMD_H_ITC_Msk	inc/lpc18xx.h	7402;"	d
USB0_USBCMD_H_ITC_Pos	inc/lpc18xx.h	7401;"	d
USB0_USBCMD_H_PSE_Msk	inc/lpc18xx.h	7390;"	d
USB0_USBCMD_H_PSE_Pos	inc/lpc18xx.h	7389;"	d
USB0_USBCMD_H_RST_Msk	inc/lpc18xx.h	7384;"	d
USB0_USBCMD_H_RST_Pos	inc/lpc18xx.h	7383;"	d
USB0_USBCMD_H_RS_Msk	inc/lpc18xx.h	7382;"	d
USB0_USBCMD_H_RS_Pos	inc/lpc18xx.h	7381;"	d
USB0_USBINTR_D_NAKE_Msk	inc/lpc18xx.h	7462;"	d
USB0_USBINTR_D_NAKE_Pos	inc/lpc18xx.h	7461;"	d
USB0_USBINTR_D_PCE_Msk	inc/lpc18xx.h	7454;"	d
USB0_USBINTR_D_PCE_Pos	inc/lpc18xx.h	7453;"	d
USB0_USBINTR_D_SLE_Msk	inc/lpc18xx.h	7460;"	d
USB0_USBINTR_D_SLE_Pos	inc/lpc18xx.h	7459;"	d
USB0_USBINTR_D_SRE_Msk	inc/lpc18xx.h	7458;"	d
USB0_USBINTR_D_SRE_Pos	inc/lpc18xx.h	7457;"	d
USB0_USBINTR_D_UEE_Msk	inc/lpc18xx.h	7452;"	d
USB0_USBINTR_D_UEE_Pos	inc/lpc18xx.h	7451;"	d
USB0_USBINTR_D_UE_Msk	inc/lpc18xx.h	7450;"	d
USB0_USBINTR_D_UE_Pos	inc/lpc18xx.h	7449;"	d
USB0_USBINTR_D_URE_Msk	inc/lpc18xx.h	7456;"	d
USB0_USBINTR_D_URE_Pos	inc/lpc18xx.h	7455;"	d
USB0_USBINTR_H_AAE_Msk	inc/lpc18xx.h	7474;"	d
USB0_USBINTR_H_AAE_Pos	inc/lpc18xx.h	7473;"	d
USB0_USBINTR_H_FRE_Msk	inc/lpc18xx.h	7472;"	d
USB0_USBINTR_H_FRE_Pos	inc/lpc18xx.h	7471;"	d
USB0_USBINTR_H_PCE_Msk	inc/lpc18xx.h	7470;"	d
USB0_USBINTR_H_PCE_Pos	inc/lpc18xx.h	7469;"	d
USB0_USBINTR_H_SRE_Msk	inc/lpc18xx.h	7476;"	d
USB0_USBINTR_H_SRE_Pos	inc/lpc18xx.h	7475;"	d
USB0_USBINTR_H_UAIE_Msk	inc/lpc18xx.h	7478;"	d
USB0_USBINTR_H_UAIE_Pos	inc/lpc18xx.h	7477;"	d
USB0_USBINTR_H_UEE_Msk	inc/lpc18xx.h	7468;"	d
USB0_USBINTR_H_UEE_Pos	inc/lpc18xx.h	7467;"	d
USB0_USBINTR_H_UE_Msk	inc/lpc18xx.h	7466;"	d
USB0_USBINTR_H_UE_Pos	inc/lpc18xx.h	7465;"	d
USB0_USBINTR_H_UPIA_Msk	inc/lpc18xx.h	7480;"	d
USB0_USBINTR_H_UPIA_Pos	inc/lpc18xx.h	7479;"	d
USB0_USBMODE_D_CM1_0_Msk	inc/lpc18xx.h	7716;"	d
USB0_USBMODE_D_CM1_0_Pos	inc/lpc18xx.h	7715;"	d
USB0_USBMODE_D_ES_Msk	inc/lpc18xx.h	7718;"	d
USB0_USBMODE_D_ES_Pos	inc/lpc18xx.h	7717;"	d
USB0_USBMODE_D_SDIS_Msk	inc/lpc18xx.h	7722;"	d
USB0_USBMODE_D_SDIS_Pos	inc/lpc18xx.h	7721;"	d
USB0_USBMODE_D_SLOM_Msk	inc/lpc18xx.h	7720;"	d
USB0_USBMODE_D_SLOM_Pos	inc/lpc18xx.h	7719;"	d
USB0_USBMODE_H_CM_Msk	inc/lpc18xx.h	7726;"	d
USB0_USBMODE_H_CM_Pos	inc/lpc18xx.h	7725;"	d
USB0_USBMODE_H_ES_Msk	inc/lpc18xx.h	7728;"	d
USB0_USBMODE_H_ES_Pos	inc/lpc18xx.h	7727;"	d
USB0_USBMODE_H_SDIS_Msk	inc/lpc18xx.h	7730;"	d
USB0_USBMODE_H_SDIS_Pos	inc/lpc18xx.h	7729;"	d
USB0_USBMODE_H_VBPS_Msk	inc/lpc18xx.h	7732;"	d
USB0_USBMODE_H_VBPS_Pos	inc/lpc18xx.h	7731;"	d
USB0_USBSTS_D_AAI_Msk	inc/lpc18xx.h	7412;"	d
USB0_USBSTS_D_AAI_Pos	inc/lpc18xx.h	7411;"	d
USB0_USBSTS_D_NAKI_Msk	inc/lpc18xx.h	7420;"	d
USB0_USBSTS_D_NAKI_Pos	inc/lpc18xx.h	7419;"	d
USB0_USBSTS_D_PCI_Msk	inc/lpc18xx.h	7410;"	d
USB0_USBSTS_D_PCI_Pos	inc/lpc18xx.h	7409;"	d
USB0_USBSTS_D_SLI_Msk	inc/lpc18xx.h	7418;"	d
USB0_USBSTS_D_SLI_Pos	inc/lpc18xx.h	7417;"	d
USB0_USBSTS_D_SRI_Msk	inc/lpc18xx.h	7416;"	d
USB0_USBSTS_D_SRI_Pos	inc/lpc18xx.h	7415;"	d
USB0_USBSTS_D_UEI_Msk	inc/lpc18xx.h	7408;"	d
USB0_USBSTS_D_UEI_Pos	inc/lpc18xx.h	7407;"	d
USB0_USBSTS_D_UI_Msk	inc/lpc18xx.h	7406;"	d
USB0_USBSTS_D_UI_Pos	inc/lpc18xx.h	7405;"	d
USB0_USBSTS_D_URI_Msk	inc/lpc18xx.h	7414;"	d
USB0_USBSTS_D_URI_Pos	inc/lpc18xx.h	7413;"	d
USB0_USBSTS_H_AAI_Msk	inc/lpc18xx.h	7432;"	d
USB0_USBSTS_H_AAI_Pos	inc/lpc18xx.h	7431;"	d
USB0_USBSTS_H_AS_Msk	inc/lpc18xx.h	7442;"	d
USB0_USBSTS_H_AS_Pos	inc/lpc18xx.h	7441;"	d
USB0_USBSTS_H_FRI_Msk	inc/lpc18xx.h	7430;"	d
USB0_USBSTS_H_FRI_Pos	inc/lpc18xx.h	7429;"	d
USB0_USBSTS_H_HCH_Msk	inc/lpc18xx.h	7436;"	d
USB0_USBSTS_H_HCH_Pos	inc/lpc18xx.h	7435;"	d
USB0_USBSTS_H_PCI_Msk	inc/lpc18xx.h	7428;"	d
USB0_USBSTS_H_PCI_Pos	inc/lpc18xx.h	7427;"	d
USB0_USBSTS_H_PS_Msk	inc/lpc18xx.h	7440;"	d
USB0_USBSTS_H_PS_Pos	inc/lpc18xx.h	7439;"	d
USB0_USBSTS_H_RCL_Msk	inc/lpc18xx.h	7438;"	d
USB0_USBSTS_H_RCL_Pos	inc/lpc18xx.h	7437;"	d
USB0_USBSTS_H_SRI_Msk	inc/lpc18xx.h	7434;"	d
USB0_USBSTS_H_SRI_Pos	inc/lpc18xx.h	7433;"	d
USB0_USBSTS_H_UAI_Msk	inc/lpc18xx.h	7444;"	d
USB0_USBSTS_H_UAI_Pos	inc/lpc18xx.h	7443;"	d
USB0_USBSTS_H_UEI_Msk	inc/lpc18xx.h	7426;"	d
USB0_USBSTS_H_UEI_Pos	inc/lpc18xx.h	7425;"	d
USB0_USBSTS_H_UI_Msk	inc/lpc18xx.h	7424;"	d
USB0_USBSTS_H_UI_Pos	inc/lpc18xx.h	7423;"	d
USB0_USBSTS_H_UPI_Msk	inc/lpc18xx.h	7446;"	d
USB0_USBSTS_H_UPI_Pos	inc/lpc18xx.h	7445;"	d
USB1_ASYNCLISTADDR_ASYBASE31_5_Msk	inc/lpc18xx.h	8168;"	d
USB1_ASYNCLISTADDR_ASYBASE31_5_Pos	inc/lpc18xx.h	8167;"	d
USB1_BINTERVAL_BINT_Msk	inc/lpc18xx.h	8208;"	d
USB1_BINTERVAL_BINT_Pos	inc/lpc18xx.h	8207;"	d
USB1_BURSTSIZE_RXPBURST_Msk	inc/lpc18xx.h	8176;"	d
USB1_BURSTSIZE_RXPBURST_Pos	inc/lpc18xx.h	8175;"	d
USB1_BURSTSIZE_TXPBURST_Msk	inc/lpc18xx.h	8178;"	d
USB1_BURSTSIZE_TXPBURST_Pos	inc/lpc18xx.h	8177;"	d
USB1_CAPLENGTH_CAPLENGTH_Msk	inc/lpc18xx.h	7984;"	d
USB1_CAPLENGTH_CAPLENGTH_Pos	inc/lpc18xx.h	7983;"	d
USB1_CAPLENGTH_HCIVERSION_Msk	inc/lpc18xx.h	7986;"	d
USB1_CAPLENGTH_HCIVERSION_Pos	inc/lpc18xx.h	7985;"	d
USB1_DCIVERSION_DCIVERSION_Msk	inc/lpc18xx.h	8018;"	d
USB1_DCIVERSION_DCIVERSION_Pos	inc/lpc18xx.h	8017;"	d
USB1_DEVICEADDR_USBADRA_Msk	inc/lpc18xx.h	8154;"	d
USB1_DEVICEADDR_USBADRA_Pos	inc/lpc18xx.h	8153;"	d
USB1_DEVICEADDR_USBADR_Msk	inc/lpc18xx.h	8156;"	d
USB1_DEVICEADDR_USBADR_Pos	inc/lpc18xx.h	8155;"	d
USB1_ENDPOINTLISTADDR_EPBASE31_11_Msk	inc/lpc18xx.h	8164;"	d
USB1_ENDPOINTLISTADDR_EPBASE31_11_Pos	inc/lpc18xx.h	8163;"	d
USB1_ENDPTCOMPLETE_ERCE0_Msk	inc/lpc18xx.h	8410;"	d
USB1_ENDPTCOMPLETE_ERCE0_Pos	inc/lpc18xx.h	8409;"	d
USB1_ENDPTCOMPLETE_ERCE1_Msk	inc/lpc18xx.h	8412;"	d
USB1_ENDPTCOMPLETE_ERCE1_Pos	inc/lpc18xx.h	8411;"	d
USB1_ENDPTCOMPLETE_ERCE2_Msk	inc/lpc18xx.h	8414;"	d
USB1_ENDPTCOMPLETE_ERCE2_Pos	inc/lpc18xx.h	8413;"	d
USB1_ENDPTCOMPLETE_ERCE3_Msk	inc/lpc18xx.h	8416;"	d
USB1_ENDPTCOMPLETE_ERCE3_Pos	inc/lpc18xx.h	8415;"	d
USB1_ENDPTCOMPLETE_ETCE0_Msk	inc/lpc18xx.h	8418;"	d
USB1_ENDPTCOMPLETE_ETCE0_Pos	inc/lpc18xx.h	8417;"	d
USB1_ENDPTCOMPLETE_ETCE1_Msk	inc/lpc18xx.h	8420;"	d
USB1_ENDPTCOMPLETE_ETCE1_Pos	inc/lpc18xx.h	8419;"	d
USB1_ENDPTCOMPLETE_ETCE2_Msk	inc/lpc18xx.h	8422;"	d
USB1_ENDPTCOMPLETE_ETCE2_Pos	inc/lpc18xx.h	8421;"	d
USB1_ENDPTCOMPLETE_ETCE3_Msk	inc/lpc18xx.h	8424;"	d
USB1_ENDPTCOMPLETE_ETCE3_Pos	inc/lpc18xx.h	8423;"	d
USB1_ENDPTCTRL0_RXE_Msk	inc/lpc18xx.h	8432;"	d
USB1_ENDPTCTRL0_RXE_Pos	inc/lpc18xx.h	8431;"	d
USB1_ENDPTCTRL0_RXS_Msk	inc/lpc18xx.h	8428;"	d
USB1_ENDPTCTRL0_RXS_Pos	inc/lpc18xx.h	8427;"	d
USB1_ENDPTCTRL0_RXT_Msk	inc/lpc18xx.h	8430;"	d
USB1_ENDPTCTRL0_RXT_Pos	inc/lpc18xx.h	8429;"	d
USB1_ENDPTCTRL0_TXE_Msk	inc/lpc18xx.h	8438;"	d
USB1_ENDPTCTRL0_TXE_Pos	inc/lpc18xx.h	8437;"	d
USB1_ENDPTCTRL0_TXS_Msk	inc/lpc18xx.h	8434;"	d
USB1_ENDPTCTRL0_TXS_Pos	inc/lpc18xx.h	8433;"	d
USB1_ENDPTCTRL0_TXT_Msk	inc/lpc18xx.h	8436;"	d
USB1_ENDPTCTRL0_TXT_Pos	inc/lpc18xx.h	8435;"	d
USB1_ENDPTCTRL1_RXE_Msk	inc/lpc18xx.h	8450;"	d
USB1_ENDPTCTRL1_RXE_Pos	inc/lpc18xx.h	8449;"	d
USB1_ENDPTCTRL1_RXI_Msk	inc/lpc18xx.h	8446;"	d
USB1_ENDPTCTRL1_RXI_Pos	inc/lpc18xx.h	8445;"	d
USB1_ENDPTCTRL1_RXR_Msk	inc/lpc18xx.h	8448;"	d
USB1_ENDPTCTRL1_RXR_Pos	inc/lpc18xx.h	8447;"	d
USB1_ENDPTCTRL1_RXS_Msk	inc/lpc18xx.h	8442;"	d
USB1_ENDPTCTRL1_RXS_Pos	inc/lpc18xx.h	8441;"	d
USB1_ENDPTCTRL1_RXT_Msk	inc/lpc18xx.h	8444;"	d
USB1_ENDPTCTRL1_RXT_Pos	inc/lpc18xx.h	8443;"	d
USB1_ENDPTCTRL1_TXE_Msk	inc/lpc18xx.h	8460;"	d
USB1_ENDPTCTRL1_TXE_Pos	inc/lpc18xx.h	8459;"	d
USB1_ENDPTCTRL1_TXI_Msk	inc/lpc18xx.h	8456;"	d
USB1_ENDPTCTRL1_TXI_Pos	inc/lpc18xx.h	8455;"	d
USB1_ENDPTCTRL1_TXR_Msk	inc/lpc18xx.h	8458;"	d
USB1_ENDPTCTRL1_TXR_Pos	inc/lpc18xx.h	8457;"	d
USB1_ENDPTCTRL1_TXS_Msk	inc/lpc18xx.h	8452;"	d
USB1_ENDPTCTRL1_TXS_Pos	inc/lpc18xx.h	8451;"	d
USB1_ENDPTCTRL1_TXT_Msk	inc/lpc18xx.h	8454;"	d
USB1_ENDPTCTRL1_TXT_Pos	inc/lpc18xx.h	8453;"	d
USB1_ENDPTCTRL2_RXE_Msk	inc/lpc18xx.h	8472;"	d
USB1_ENDPTCTRL2_RXE_Pos	inc/lpc18xx.h	8471;"	d
USB1_ENDPTCTRL2_RXI_Msk	inc/lpc18xx.h	8468;"	d
USB1_ENDPTCTRL2_RXI_Pos	inc/lpc18xx.h	8467;"	d
USB1_ENDPTCTRL2_RXR_Msk	inc/lpc18xx.h	8470;"	d
USB1_ENDPTCTRL2_RXR_Pos	inc/lpc18xx.h	8469;"	d
USB1_ENDPTCTRL2_RXS_Msk	inc/lpc18xx.h	8464;"	d
USB1_ENDPTCTRL2_RXS_Pos	inc/lpc18xx.h	8463;"	d
USB1_ENDPTCTRL2_RXT_Msk	inc/lpc18xx.h	8466;"	d
USB1_ENDPTCTRL2_RXT_Pos	inc/lpc18xx.h	8465;"	d
USB1_ENDPTCTRL2_TXE_Msk	inc/lpc18xx.h	8482;"	d
USB1_ENDPTCTRL2_TXE_Pos	inc/lpc18xx.h	8481;"	d
USB1_ENDPTCTRL2_TXI_Msk	inc/lpc18xx.h	8478;"	d
USB1_ENDPTCTRL2_TXI_Pos	inc/lpc18xx.h	8477;"	d
USB1_ENDPTCTRL2_TXR_Msk	inc/lpc18xx.h	8480;"	d
USB1_ENDPTCTRL2_TXR_Pos	inc/lpc18xx.h	8479;"	d
USB1_ENDPTCTRL2_TXS_Msk	inc/lpc18xx.h	8474;"	d
USB1_ENDPTCTRL2_TXS_Pos	inc/lpc18xx.h	8473;"	d
USB1_ENDPTCTRL2_TXT_Msk	inc/lpc18xx.h	8476;"	d
USB1_ENDPTCTRL2_TXT_Pos	inc/lpc18xx.h	8475;"	d
USB1_ENDPTCTRL3_RXE_Msk	inc/lpc18xx.h	8494;"	d
USB1_ENDPTCTRL3_RXE_Pos	inc/lpc18xx.h	8493;"	d
USB1_ENDPTCTRL3_RXI_Msk	inc/lpc18xx.h	8490;"	d
USB1_ENDPTCTRL3_RXI_Pos	inc/lpc18xx.h	8489;"	d
USB1_ENDPTCTRL3_RXR_Msk	inc/lpc18xx.h	8492;"	d
USB1_ENDPTCTRL3_RXR_Pos	inc/lpc18xx.h	8491;"	d
USB1_ENDPTCTRL3_RXS_Msk	inc/lpc18xx.h	8486;"	d
USB1_ENDPTCTRL3_RXS_Pos	inc/lpc18xx.h	8485;"	d
USB1_ENDPTCTRL3_RXT_Msk	inc/lpc18xx.h	8488;"	d
USB1_ENDPTCTRL3_RXT_Pos	inc/lpc18xx.h	8487;"	d
USB1_ENDPTCTRL3_TXE_Msk	inc/lpc18xx.h	8504;"	d
USB1_ENDPTCTRL3_TXE_Pos	inc/lpc18xx.h	8503;"	d
USB1_ENDPTCTRL3_TXI_Msk	inc/lpc18xx.h	8500;"	d
USB1_ENDPTCTRL3_TXI_Pos	inc/lpc18xx.h	8499;"	d
USB1_ENDPTCTRL3_TXR_Msk	inc/lpc18xx.h	8502;"	d
USB1_ENDPTCTRL3_TXR_Pos	inc/lpc18xx.h	8501;"	d
USB1_ENDPTCTRL3_TXS_Msk	inc/lpc18xx.h	8496;"	d
USB1_ENDPTCTRL3_TXS_Pos	inc/lpc18xx.h	8495;"	d
USB1_ENDPTCTRL3_TXT_Msk	inc/lpc18xx.h	8498;"	d
USB1_ENDPTCTRL3_TXT_Pos	inc/lpc18xx.h	8497;"	d
USB1_ENDPTFLUSH_FERB0_Msk	inc/lpc18xx.h	8374;"	d
USB1_ENDPTFLUSH_FERB0_Pos	inc/lpc18xx.h	8373;"	d
USB1_ENDPTFLUSH_FERB1_Msk	inc/lpc18xx.h	8376;"	d
USB1_ENDPTFLUSH_FERB1_Pos	inc/lpc18xx.h	8375;"	d
USB1_ENDPTFLUSH_FERB2_Msk	inc/lpc18xx.h	8378;"	d
USB1_ENDPTFLUSH_FERB2_Pos	inc/lpc18xx.h	8377;"	d
USB1_ENDPTFLUSH_FERB3_Msk	inc/lpc18xx.h	8380;"	d
USB1_ENDPTFLUSH_FERB3_Pos	inc/lpc18xx.h	8379;"	d
USB1_ENDPTFLUSH_FETB0_Msk	inc/lpc18xx.h	8382;"	d
USB1_ENDPTFLUSH_FETB0_Pos	inc/lpc18xx.h	8381;"	d
USB1_ENDPTFLUSH_FETB1_Msk	inc/lpc18xx.h	8384;"	d
USB1_ENDPTFLUSH_FETB1_Pos	inc/lpc18xx.h	8383;"	d
USB1_ENDPTFLUSH_FETB2_Msk	inc/lpc18xx.h	8386;"	d
USB1_ENDPTFLUSH_FETB2_Pos	inc/lpc18xx.h	8385;"	d
USB1_ENDPTFLUSH_FETB3_Msk	inc/lpc18xx.h	8388;"	d
USB1_ENDPTFLUSH_FETB3_Pos	inc/lpc18xx.h	8387;"	d
USB1_ENDPTNAKEN_EPRNE0_Msk	inc/lpc18xx.h	8230;"	d
USB1_ENDPTNAKEN_EPRNE0_Pos	inc/lpc18xx.h	8229;"	d
USB1_ENDPTNAKEN_EPRNE1_Msk	inc/lpc18xx.h	8232;"	d
USB1_ENDPTNAKEN_EPRNE1_Pos	inc/lpc18xx.h	8231;"	d
USB1_ENDPTNAKEN_EPRNE2_Msk	inc/lpc18xx.h	8234;"	d
USB1_ENDPTNAKEN_EPRNE2_Pos	inc/lpc18xx.h	8233;"	d
USB1_ENDPTNAKEN_EPRNE3_Msk	inc/lpc18xx.h	8236;"	d
USB1_ENDPTNAKEN_EPRNE3_Pos	inc/lpc18xx.h	8235;"	d
USB1_ENDPTNAKEN_EPTNE16_Msk	inc/lpc18xx.h	8238;"	d
USB1_ENDPTNAKEN_EPTNE16_Pos	inc/lpc18xx.h	8237;"	d
USB1_ENDPTNAKEN_EPTNE17_Msk	inc/lpc18xx.h	8240;"	d
USB1_ENDPTNAKEN_EPTNE17_Pos	inc/lpc18xx.h	8239;"	d
USB1_ENDPTNAKEN_EPTNE18_Msk	inc/lpc18xx.h	8242;"	d
USB1_ENDPTNAKEN_EPTNE18_Pos	inc/lpc18xx.h	8241;"	d
USB1_ENDPTNAKEN_EPTNE19_Msk	inc/lpc18xx.h	8244;"	d
USB1_ENDPTNAKEN_EPTNE19_Pos	inc/lpc18xx.h	8243;"	d
USB1_ENDPTNAK_EPRN0_Msk	inc/lpc18xx.h	8212;"	d
USB1_ENDPTNAK_EPRN0_Pos	inc/lpc18xx.h	8211;"	d
USB1_ENDPTNAK_EPRN1_Msk	inc/lpc18xx.h	8214;"	d
USB1_ENDPTNAK_EPRN1_Pos	inc/lpc18xx.h	8213;"	d
USB1_ENDPTNAK_EPRN2_Msk	inc/lpc18xx.h	8216;"	d
USB1_ENDPTNAK_EPRN2_Pos	inc/lpc18xx.h	8215;"	d
USB1_ENDPTNAK_EPRN3_Msk	inc/lpc18xx.h	8218;"	d
USB1_ENDPTNAK_EPRN3_Pos	inc/lpc18xx.h	8217;"	d
USB1_ENDPTNAK_EPTN16_Msk	inc/lpc18xx.h	8220;"	d
USB1_ENDPTNAK_EPTN16_Pos	inc/lpc18xx.h	8219;"	d
USB1_ENDPTNAK_EPTN17_Msk	inc/lpc18xx.h	8222;"	d
USB1_ENDPTNAK_EPTN17_Pos	inc/lpc18xx.h	8221;"	d
USB1_ENDPTNAK_EPTN18_Msk	inc/lpc18xx.h	8224;"	d
USB1_ENDPTNAK_EPTN18_Pos	inc/lpc18xx.h	8223;"	d
USB1_ENDPTNAK_EPTN19_Msk	inc/lpc18xx.h	8226;"	d
USB1_ENDPTNAK_EPTN19_Pos	inc/lpc18xx.h	8225;"	d
USB1_ENDPTPRIME_PERB0_Msk	inc/lpc18xx.h	8356;"	d
USB1_ENDPTPRIME_PERB0_Pos	inc/lpc18xx.h	8355;"	d
USB1_ENDPTPRIME_PERB1_Msk	inc/lpc18xx.h	8358;"	d
USB1_ENDPTPRIME_PERB1_Pos	inc/lpc18xx.h	8357;"	d
USB1_ENDPTPRIME_PERB2_Msk	inc/lpc18xx.h	8360;"	d
USB1_ENDPTPRIME_PERB2_Pos	inc/lpc18xx.h	8359;"	d
USB1_ENDPTPRIME_PERB3_Msk	inc/lpc18xx.h	8362;"	d
USB1_ENDPTPRIME_PERB3_Pos	inc/lpc18xx.h	8361;"	d
USB1_ENDPTPRIME_PETB0_Msk	inc/lpc18xx.h	8364;"	d
USB1_ENDPTPRIME_PETB0_Pos	inc/lpc18xx.h	8363;"	d
USB1_ENDPTPRIME_PETB1_Msk	inc/lpc18xx.h	8366;"	d
USB1_ENDPTPRIME_PETB1_Pos	inc/lpc18xx.h	8365;"	d
USB1_ENDPTPRIME_PETB2_Msk	inc/lpc18xx.h	8368;"	d
USB1_ENDPTPRIME_PETB2_Pos	inc/lpc18xx.h	8367;"	d
USB1_ENDPTPRIME_PETB3_Msk	inc/lpc18xx.h	8370;"	d
USB1_ENDPTPRIME_PETB3_Pos	inc/lpc18xx.h	8369;"	d
USB1_ENDPTSETUPSTAT_ENDPTSETUPSTAT0_Msk	inc/lpc18xx.h	8346;"	d
USB1_ENDPTSETUPSTAT_ENDPTSETUPSTAT0_Pos	inc/lpc18xx.h	8345;"	d
USB1_ENDPTSETUPSTAT_ENDPTSETUPSTAT1_Msk	inc/lpc18xx.h	8348;"	d
USB1_ENDPTSETUPSTAT_ENDPTSETUPSTAT1_Pos	inc/lpc18xx.h	8347;"	d
USB1_ENDPTSETUPSTAT_ENDPTSETUPSTAT2_Msk	inc/lpc18xx.h	8350;"	d
USB1_ENDPTSETUPSTAT_ENDPTSETUPSTAT2_Pos	inc/lpc18xx.h	8349;"	d
USB1_ENDPTSETUPSTAT_ENDPTSETUPSTAT3_Msk	inc/lpc18xx.h	8352;"	d
USB1_ENDPTSETUPSTAT_ENDPTSETUPSTAT3_Pos	inc/lpc18xx.h	8351;"	d
USB1_ENDPTSTAT_ERBR0_Msk	inc/lpc18xx.h	8392;"	d
USB1_ENDPTSTAT_ERBR0_Pos	inc/lpc18xx.h	8391;"	d
USB1_ENDPTSTAT_ERBR1_Msk	inc/lpc18xx.h	8394;"	d
USB1_ENDPTSTAT_ERBR1_Pos	inc/lpc18xx.h	8393;"	d
USB1_ENDPTSTAT_ERBR2_Msk	inc/lpc18xx.h	8396;"	d
USB1_ENDPTSTAT_ERBR2_Pos	inc/lpc18xx.h	8395;"	d
USB1_ENDPTSTAT_ERBR3_Msk	inc/lpc18xx.h	8398;"	d
USB1_ENDPTSTAT_ERBR3_Pos	inc/lpc18xx.h	8397;"	d
USB1_ENDPTSTAT_ETBR0_Msk	inc/lpc18xx.h	8400;"	d
USB1_ENDPTSTAT_ETBR0_Pos	inc/lpc18xx.h	8399;"	d
USB1_ENDPTSTAT_ETBR1_Msk	inc/lpc18xx.h	8402;"	d
USB1_ENDPTSTAT_ETBR1_Pos	inc/lpc18xx.h	8401;"	d
USB1_ENDPTSTAT_ETBR2_Msk	inc/lpc18xx.h	8404;"	d
USB1_ENDPTSTAT_ETBR2_Pos	inc/lpc18xx.h	8403;"	d
USB1_ENDPTSTAT_ETBR3_Msk	inc/lpc18xx.h	8406;"	d
USB1_ENDPTSTAT_ETBR3_Pos	inc/lpc18xx.h	8405;"	d
USB1_ERIn	inc/lpc18xx.h	/^  USB1_ERIn                         = 10,$/;"	e	enum:__anon2
USB1_FRINDEX_D_FRINDEX13_3_Msk	inc/lpc18xx.h	8144;"	d
USB1_FRINDEX_D_FRINDEX13_3_Pos	inc/lpc18xx.h	8143;"	d
USB1_FRINDEX_D_FRINDEX2_0_Msk	inc/lpc18xx.h	8142;"	d
USB1_FRINDEX_D_FRINDEX2_0_Pos	inc/lpc18xx.h	8141;"	d
USB1_FRINDEX_H_FRINDEX12_3_Msk	inc/lpc18xx.h	8150;"	d
USB1_FRINDEX_H_FRINDEX12_3_Pos	inc/lpc18xx.h	8149;"	d
USB1_FRINDEX_H_FRINDEX2_0_Msk	inc/lpc18xx.h	8148;"	d
USB1_FRINDEX_H_FRINDEX2_0_Pos	inc/lpc18xx.h	8147;"	d
USB1_HCCPARAMS_ADC_Msk	inc/lpc18xx.h	8006;"	d
USB1_HCCPARAMS_ADC_Pos	inc/lpc18xx.h	8005;"	d
USB1_HCCPARAMS_ASP_Msk	inc/lpc18xx.h	8010;"	d
USB1_HCCPARAMS_ASP_Pos	inc/lpc18xx.h	8009;"	d
USB1_HCCPARAMS_EECP_Msk	inc/lpc18xx.h	8014;"	d
USB1_HCCPARAMS_EECP_Pos	inc/lpc18xx.h	8013;"	d
USB1_HCCPARAMS_IST_Msk	inc/lpc18xx.h	8012;"	d
USB1_HCCPARAMS_IST_Pos	inc/lpc18xx.h	8011;"	d
USB1_HCCPARAMS_PFL_Msk	inc/lpc18xx.h	8008;"	d
USB1_HCCPARAMS_PFL_Pos	inc/lpc18xx.h	8007;"	d
USB1_HCSPARAMS_N_CC_Msk	inc/lpc18xx.h	7996;"	d
USB1_HCSPARAMS_N_CC_Pos	inc/lpc18xx.h	7995;"	d
USB1_HCSPARAMS_N_PCC_Msk	inc/lpc18xx.h	7994;"	d
USB1_HCSPARAMS_N_PCC_Pos	inc/lpc18xx.h	7993;"	d
USB1_HCSPARAMS_N_PORTS_Msk	inc/lpc18xx.h	7990;"	d
USB1_HCSPARAMS_N_PORTS_Pos	inc/lpc18xx.h	7989;"	d
USB1_HCSPARAMS_N_PTT_Msk	inc/lpc18xx.h	8000;"	d
USB1_HCSPARAMS_N_PTT_Pos	inc/lpc18xx.h	7999;"	d
USB1_HCSPARAMS_N_TT_Msk	inc/lpc18xx.h	8002;"	d
USB1_HCSPARAMS_N_TT_Pos	inc/lpc18xx.h	8001;"	d
USB1_HCSPARAMS_PI_Msk	inc/lpc18xx.h	7998;"	d
USB1_HCSPARAMS_PI_Pos	inc/lpc18xx.h	7997;"	d
USB1_HCSPARAMS_PPC_Msk	inc/lpc18xx.h	7992;"	d
USB1_HCSPARAMS_PPC_Pos	inc/lpc18xx.h	7991;"	d
USB1_IRQn	inc/lpc18xx.h	/^  USB1_IRQn                         = 9,    \/*!<   9  USB1                             *\/$/;"	e	enum:__anon1
USB1_PERIODICLISTBASE_PERBASE31_12_Msk	inc/lpc18xx.h	8160;"	d
USB1_PERIODICLISTBASE_PERBASE31_12_Pos	inc/lpc18xx.h	8159;"	d
USB1_PORTSC1_D_CCS_Msk	inc/lpc18xx.h	8248;"	d
USB1_PORTSC1_D_CCS_Pos	inc/lpc18xx.h	8247;"	d
USB1_PORTSC1_D_CSC_Msk	inc/lpc18xx.h	8250;"	d
USB1_PORTSC1_D_CSC_Pos	inc/lpc18xx.h	8249;"	d
USB1_PORTSC1_D_FPR_Msk	inc/lpc18xx.h	8256;"	d
USB1_PORTSC1_D_FPR_Pos	inc/lpc18xx.h	8255;"	d
USB1_PORTSC1_D_HSP_Msk	inc/lpc18xx.h	8262;"	d
USB1_PORTSC1_D_HSP_Pos	inc/lpc18xx.h	8261;"	d
USB1_PORTSC1_D_LS_Msk	inc/lpc18xx.h	8264;"	d
USB1_PORTSC1_D_LS_Pos	inc/lpc18xx.h	8263;"	d
USB1_PORTSC1_D_PEC_Msk	inc/lpc18xx.h	8254;"	d
USB1_PORTSC1_D_PEC_Pos	inc/lpc18xx.h	8253;"	d
USB1_PORTSC1_D_PE_Msk	inc/lpc18xx.h	8252;"	d
USB1_PORTSC1_D_PE_Pos	inc/lpc18xx.h	8251;"	d
USB1_PORTSC1_D_PFSC_Msk	inc/lpc18xx.h	8274;"	d
USB1_PORTSC1_D_PFSC_Pos	inc/lpc18xx.h	8273;"	d
USB1_PORTSC1_D_PHCD_Msk	inc/lpc18xx.h	8272;"	d
USB1_PORTSC1_D_PHCD_Pos	inc/lpc18xx.h	8271;"	d
USB1_PORTSC1_D_PIC1_0_Msk	inc/lpc18xx.h	8268;"	d
USB1_PORTSC1_D_PIC1_0_Pos	inc/lpc18xx.h	8267;"	d
USB1_PORTSC1_D_PP_Msk	inc/lpc18xx.h	8266;"	d
USB1_PORTSC1_D_PP_Pos	inc/lpc18xx.h	8265;"	d
USB1_PORTSC1_D_PR_Msk	inc/lpc18xx.h	8260;"	d
USB1_PORTSC1_D_PR_Pos	inc/lpc18xx.h	8259;"	d
USB1_PORTSC1_D_PSPD_Msk	inc/lpc18xx.h	8276;"	d
USB1_PORTSC1_D_PSPD_Pos	inc/lpc18xx.h	8275;"	d
USB1_PORTSC1_D_PTC3_0_Msk	inc/lpc18xx.h	8270;"	d
USB1_PORTSC1_D_PTC3_0_Pos	inc/lpc18xx.h	8269;"	d
USB1_PORTSC1_D_PTS_Msk	inc/lpc18xx.h	8278;"	d
USB1_PORTSC1_D_PTS_Pos	inc/lpc18xx.h	8277;"	d
USB1_PORTSC1_D_SUSP_Msk	inc/lpc18xx.h	8258;"	d
USB1_PORTSC1_D_SUSP_Pos	inc/lpc18xx.h	8257;"	d
USB1_PORTSC1_H_CCS_Msk	inc/lpc18xx.h	8282;"	d
USB1_PORTSC1_H_CCS_Pos	inc/lpc18xx.h	8281;"	d
USB1_PORTSC1_H_CSC_Msk	inc/lpc18xx.h	8284;"	d
USB1_PORTSC1_H_CSC_Pos	inc/lpc18xx.h	8283;"	d
USB1_PORTSC1_H_FPR_Msk	inc/lpc18xx.h	8294;"	d
USB1_PORTSC1_H_FPR_Pos	inc/lpc18xx.h	8293;"	d
USB1_PORTSC1_H_HSP_Msk	inc/lpc18xx.h	8300;"	d
USB1_PORTSC1_H_HSP_Pos	inc/lpc18xx.h	8299;"	d
USB1_PORTSC1_H_LS_Msk	inc/lpc18xx.h	8302;"	d
USB1_PORTSC1_H_LS_Pos	inc/lpc18xx.h	8301;"	d
USB1_PORTSC1_H_OCA_Msk	inc/lpc18xx.h	8290;"	d
USB1_PORTSC1_H_OCA_Pos	inc/lpc18xx.h	8289;"	d
USB1_PORTSC1_H_OCC_Msk	inc/lpc18xx.h	8292;"	d
USB1_PORTSC1_H_OCC_Pos	inc/lpc18xx.h	8291;"	d
USB1_PORTSC1_H_PEC_Msk	inc/lpc18xx.h	8288;"	d
USB1_PORTSC1_H_PEC_Pos	inc/lpc18xx.h	8287;"	d
USB1_PORTSC1_H_PE_Msk	inc/lpc18xx.h	8286;"	d
USB1_PORTSC1_H_PE_Pos	inc/lpc18xx.h	8285;"	d
USB1_PORTSC1_H_PFSC_Msk	inc/lpc18xx.h	8318;"	d
USB1_PORTSC1_H_PFSC_Pos	inc/lpc18xx.h	8317;"	d
USB1_PORTSC1_H_PHCD_Msk	inc/lpc18xx.h	8316;"	d
USB1_PORTSC1_H_PHCD_Pos	inc/lpc18xx.h	8315;"	d
USB1_PORTSC1_H_PIC1_0_Msk	inc/lpc18xx.h	8306;"	d
USB1_PORTSC1_H_PIC1_0_Pos	inc/lpc18xx.h	8305;"	d
USB1_PORTSC1_H_PP_Msk	inc/lpc18xx.h	8304;"	d
USB1_PORTSC1_H_PP_Pos	inc/lpc18xx.h	8303;"	d
USB1_PORTSC1_H_PR_Msk	inc/lpc18xx.h	8298;"	d
USB1_PORTSC1_H_PR_Pos	inc/lpc18xx.h	8297;"	d
USB1_PORTSC1_H_PSPD_Msk	inc/lpc18xx.h	8320;"	d
USB1_PORTSC1_H_PSPD_Pos	inc/lpc18xx.h	8319;"	d
USB1_PORTSC1_H_PTC3_0_Msk	inc/lpc18xx.h	8308;"	d
USB1_PORTSC1_H_PTC3_0_Pos	inc/lpc18xx.h	8307;"	d
USB1_PORTSC1_H_PTS_Msk	inc/lpc18xx.h	8322;"	d
USB1_PORTSC1_H_PTS_Pos	inc/lpc18xx.h	8321;"	d
USB1_PORTSC1_H_SUSP_Msk	inc/lpc18xx.h	8296;"	d
USB1_PORTSC1_H_SUSP_Pos	inc/lpc18xx.h	8295;"	d
USB1_PORTSC1_H_WKCN_Msk	inc/lpc18xx.h	8310;"	d
USB1_PORTSC1_H_WKCN_Pos	inc/lpc18xx.h	8309;"	d
USB1_PORTSC1_H_WKDC_Msk	inc/lpc18xx.h	8312;"	d
USB1_PORTSC1_H_WKDC_Pos	inc/lpc18xx.h	8311;"	d
USB1_PORTSC1_H_WKOC_Msk	inc/lpc18xx.h	8314;"	d
USB1_PORTSC1_H_WKOC_Pos	inc/lpc18xx.h	8313;"	d
USB1_TTCTRL_TTHA_Msk	inc/lpc18xx.h	8172;"	d
USB1_TTCTRL_TTHA_Pos	inc/lpc18xx.h	8171;"	d
USB1_TXFILLTUNING_TXFIFOTHRES_Msk	inc/lpc18xx.h	8186;"	d
USB1_TXFILLTUNING_TXFIFOTHRES_Pos	inc/lpc18xx.h	8185;"	d
USB1_TXFILLTUNING_TXSCHEATLTH_Msk	inc/lpc18xx.h	8184;"	d
USB1_TXFILLTUNING_TXSCHEATLTH_Pos	inc/lpc18xx.h	8183;"	d
USB1_TXFILLTUNING_TXSCHOH_Msk	inc/lpc18xx.h	8182;"	d
USB1_TXFILLTUNING_TXSCHOH_Pos	inc/lpc18xx.h	8181;"	d
USB1_ULPIVIEWPORT_ULPIADDR_Msk	inc/lpc18xx.h	8194;"	d
USB1_ULPIVIEWPORT_ULPIADDR_Pos	inc/lpc18xx.h	8193;"	d
USB1_ULPIVIEWPORT_ULPIDATRD_Msk	inc/lpc18xx.h	8192;"	d
USB1_ULPIVIEWPORT_ULPIDATRD_Pos	inc/lpc18xx.h	8191;"	d
USB1_ULPIVIEWPORT_ULPIDATWR_Msk	inc/lpc18xx.h	8190;"	d
USB1_ULPIVIEWPORT_ULPIDATWR_Pos	inc/lpc18xx.h	8189;"	d
USB1_ULPIVIEWPORT_ULPIPORT_Msk	inc/lpc18xx.h	8196;"	d
USB1_ULPIVIEWPORT_ULPIPORT_Pos	inc/lpc18xx.h	8195;"	d
USB1_ULPIVIEWPORT_ULPIRUN_Msk	inc/lpc18xx.h	8202;"	d
USB1_ULPIVIEWPORT_ULPIRUN_Pos	inc/lpc18xx.h	8201;"	d
USB1_ULPIVIEWPORT_ULPIRW_Msk	inc/lpc18xx.h	8200;"	d
USB1_ULPIVIEWPORT_ULPIRW_Pos	inc/lpc18xx.h	8199;"	d
USB1_ULPIVIEWPORT_ULPISS_Msk	inc/lpc18xx.h	8198;"	d
USB1_ULPIVIEWPORT_ULPISS_Pos	inc/lpc18xx.h	8197;"	d
USB1_ULPIVIEWPORT_ULPIWU_Msk	inc/lpc18xx.h	8204;"	d
USB1_ULPIVIEWPORT_ULPIWU_Pos	inc/lpc18xx.h	8203;"	d
USB1_USBCMD_D_ATDTW_Msk	inc/lpc18xx.h	8028;"	d
USB1_USBCMD_D_ATDTW_Pos	inc/lpc18xx.h	8027;"	d
USB1_USBCMD_D_FS2_Msk	inc/lpc18xx.h	8030;"	d
USB1_USBCMD_D_FS2_Pos	inc/lpc18xx.h	8029;"	d
USB1_USBCMD_D_ITC_Msk	inc/lpc18xx.h	8032;"	d
USB1_USBCMD_D_ITC_Pos	inc/lpc18xx.h	8031;"	d
USB1_USBCMD_D_RST_Msk	inc/lpc18xx.h	8024;"	d
USB1_USBCMD_D_RST_Pos	inc/lpc18xx.h	8023;"	d
USB1_USBCMD_D_RS_Msk	inc/lpc18xx.h	8022;"	d
USB1_USBCMD_D_RS_Pos	inc/lpc18xx.h	8021;"	d
USB1_USBCMD_D_SUTW_Msk	inc/lpc18xx.h	8026;"	d
USB1_USBCMD_D_SUTW_Pos	inc/lpc18xx.h	8025;"	d
USB1_USBCMD_H_ASE_Msk	inc/lpc18xx.h	8046;"	d
USB1_USBCMD_H_ASE_Pos	inc/lpc18xx.h	8045;"	d
USB1_USBCMD_H_ASP1_0_Msk	inc/lpc18xx.h	8050;"	d
USB1_USBCMD_H_ASP1_0_Pos	inc/lpc18xx.h	8049;"	d
USB1_USBCMD_H_ASPE_Msk	inc/lpc18xx.h	8052;"	d
USB1_USBCMD_H_ASPE_Pos	inc/lpc18xx.h	8051;"	d
USB1_USBCMD_H_FS0_Msk	inc/lpc18xx.h	8040;"	d
USB1_USBCMD_H_FS0_Pos	inc/lpc18xx.h	8039;"	d
USB1_USBCMD_H_FS1_Msk	inc/lpc18xx.h	8042;"	d
USB1_USBCMD_H_FS1_Pos	inc/lpc18xx.h	8041;"	d
USB1_USBCMD_H_FS2_Msk	inc/lpc18xx.h	8054;"	d
USB1_USBCMD_H_FS2_Pos	inc/lpc18xx.h	8053;"	d
USB1_USBCMD_H_IAA_Msk	inc/lpc18xx.h	8048;"	d
USB1_USBCMD_H_IAA_Pos	inc/lpc18xx.h	8047;"	d
USB1_USBCMD_H_ITC_Msk	inc/lpc18xx.h	8056;"	d
USB1_USBCMD_H_ITC_Pos	inc/lpc18xx.h	8055;"	d
USB1_USBCMD_H_PSE_Msk	inc/lpc18xx.h	8044;"	d
USB1_USBCMD_H_PSE_Pos	inc/lpc18xx.h	8043;"	d
USB1_USBCMD_H_RST_Msk	inc/lpc18xx.h	8038;"	d
USB1_USBCMD_H_RST_Pos	inc/lpc18xx.h	8037;"	d
USB1_USBCMD_H_RS_Msk	inc/lpc18xx.h	8036;"	d
USB1_USBCMD_H_RS_Pos	inc/lpc18xx.h	8035;"	d
USB1_USBINTR_D_NAKE_Msk	inc/lpc18xx.h	8116;"	d
USB1_USBINTR_D_NAKE_Pos	inc/lpc18xx.h	8115;"	d
USB1_USBINTR_D_PCE_Msk	inc/lpc18xx.h	8108;"	d
USB1_USBINTR_D_PCE_Pos	inc/lpc18xx.h	8107;"	d
USB1_USBINTR_D_SLE_Msk	inc/lpc18xx.h	8114;"	d
USB1_USBINTR_D_SLE_Pos	inc/lpc18xx.h	8113;"	d
USB1_USBINTR_D_SRE_Msk	inc/lpc18xx.h	8112;"	d
USB1_USBINTR_D_SRE_Pos	inc/lpc18xx.h	8111;"	d
USB1_USBINTR_D_UAIE_Msk	inc/lpc18xx.h	8118;"	d
USB1_USBINTR_D_UAIE_Pos	inc/lpc18xx.h	8117;"	d
USB1_USBINTR_D_UEE_Msk	inc/lpc18xx.h	8106;"	d
USB1_USBINTR_D_UEE_Pos	inc/lpc18xx.h	8105;"	d
USB1_USBINTR_D_UE_Msk	inc/lpc18xx.h	8104;"	d
USB1_USBINTR_D_UE_Pos	inc/lpc18xx.h	8103;"	d
USB1_USBINTR_D_UPIA_Msk	inc/lpc18xx.h	8120;"	d
USB1_USBINTR_D_UPIA_Pos	inc/lpc18xx.h	8119;"	d
USB1_USBINTR_D_URE_Msk	inc/lpc18xx.h	8110;"	d
USB1_USBINTR_D_URE_Pos	inc/lpc18xx.h	8109;"	d
USB1_USBINTR_H_AAE_Msk	inc/lpc18xx.h	8132;"	d
USB1_USBINTR_H_AAE_Pos	inc/lpc18xx.h	8131;"	d
USB1_USBINTR_H_FRE_Msk	inc/lpc18xx.h	8130;"	d
USB1_USBINTR_H_FRE_Pos	inc/lpc18xx.h	8129;"	d
USB1_USBINTR_H_PCE_Msk	inc/lpc18xx.h	8128;"	d
USB1_USBINTR_H_PCE_Pos	inc/lpc18xx.h	8127;"	d
USB1_USBINTR_H_SRE_Msk	inc/lpc18xx.h	8134;"	d
USB1_USBINTR_H_SRE_Pos	inc/lpc18xx.h	8133;"	d
USB1_USBINTR_H_UAIE_Msk	inc/lpc18xx.h	8136;"	d
USB1_USBINTR_H_UAIE_Pos	inc/lpc18xx.h	8135;"	d
USB1_USBINTR_H_UEE_Msk	inc/lpc18xx.h	8126;"	d
USB1_USBINTR_H_UEE_Pos	inc/lpc18xx.h	8125;"	d
USB1_USBINTR_H_UE_Msk	inc/lpc18xx.h	8124;"	d
USB1_USBINTR_H_UE_Pos	inc/lpc18xx.h	8123;"	d
USB1_USBINTR_H_UPIA_Msk	inc/lpc18xx.h	8138;"	d
USB1_USBINTR_H_UPIA_Pos	inc/lpc18xx.h	8137;"	d
USB1_USBMODE_D_CM1_0_Msk	inc/lpc18xx.h	8326;"	d
USB1_USBMODE_D_CM1_0_Pos	inc/lpc18xx.h	8325;"	d
USB1_USBMODE_D_ES_Msk	inc/lpc18xx.h	8328;"	d
USB1_USBMODE_D_ES_Pos	inc/lpc18xx.h	8327;"	d
USB1_USBMODE_D_SDIS_Msk	inc/lpc18xx.h	8332;"	d
USB1_USBMODE_D_SDIS_Pos	inc/lpc18xx.h	8331;"	d
USB1_USBMODE_D_SLOM_Msk	inc/lpc18xx.h	8330;"	d
USB1_USBMODE_D_SLOM_Pos	inc/lpc18xx.h	8329;"	d
USB1_USBMODE_H_CM1_0_Msk	inc/lpc18xx.h	8336;"	d
USB1_USBMODE_H_CM1_0_Pos	inc/lpc18xx.h	8335;"	d
USB1_USBMODE_H_ES_Msk	inc/lpc18xx.h	8338;"	d
USB1_USBMODE_H_ES_Pos	inc/lpc18xx.h	8337;"	d
USB1_USBMODE_H_SDIS_Msk	inc/lpc18xx.h	8340;"	d
USB1_USBMODE_H_SDIS_Pos	inc/lpc18xx.h	8339;"	d
USB1_USBMODE_H_VBPS_Msk	inc/lpc18xx.h	8342;"	d
USB1_USBMODE_H_VBPS_Pos	inc/lpc18xx.h	8341;"	d
USB1_USBSTS_D_NAKI_Msk	inc/lpc18xx.h	8072;"	d
USB1_USBSTS_D_NAKI_Pos	inc/lpc18xx.h	8071;"	d
USB1_USBSTS_D_PCI_Msk	inc/lpc18xx.h	8064;"	d
USB1_USBSTS_D_PCI_Pos	inc/lpc18xx.h	8063;"	d
USB1_USBSTS_D_SLI_Msk	inc/lpc18xx.h	8070;"	d
USB1_USBSTS_D_SLI_Pos	inc/lpc18xx.h	8069;"	d
USB1_USBSTS_D_SRI_Msk	inc/lpc18xx.h	8068;"	d
USB1_USBSTS_D_SRI_Pos	inc/lpc18xx.h	8067;"	d
USB1_USBSTS_D_UEI_Msk	inc/lpc18xx.h	8062;"	d
USB1_USBSTS_D_UEI_Pos	inc/lpc18xx.h	8061;"	d
USB1_USBSTS_D_UI_Msk	inc/lpc18xx.h	8060;"	d
USB1_USBSTS_D_UI_Pos	inc/lpc18xx.h	8059;"	d
USB1_USBSTS_D_URI_Msk	inc/lpc18xx.h	8066;"	d
USB1_USBSTS_D_URI_Pos	inc/lpc18xx.h	8065;"	d
USB1_USBSTS_H_AAI_Msk	inc/lpc18xx.h	8084;"	d
USB1_USBSTS_H_AAI_Pos	inc/lpc18xx.h	8083;"	d
USB1_USBSTS_H_AS_Msk	inc/lpc18xx.h	8096;"	d
USB1_USBSTS_H_AS_Pos	inc/lpc18xx.h	8095;"	d
USB1_USBSTS_H_FRI_Msk	inc/lpc18xx.h	8082;"	d
USB1_USBSTS_H_FRI_Pos	inc/lpc18xx.h	8081;"	d
USB1_USBSTS_H_HCH_Msk	inc/lpc18xx.h	8090;"	d
USB1_USBSTS_H_HCH_Pos	inc/lpc18xx.h	8089;"	d
USB1_USBSTS_H_PCI_Msk	inc/lpc18xx.h	8080;"	d
USB1_USBSTS_H_PCI_Pos	inc/lpc18xx.h	8079;"	d
USB1_USBSTS_H_PS_Msk	inc/lpc18xx.h	8094;"	d
USB1_USBSTS_H_PS_Pos	inc/lpc18xx.h	8093;"	d
USB1_USBSTS_H_RCL_Msk	inc/lpc18xx.h	8092;"	d
USB1_USBSTS_H_RCL_Pos	inc/lpc18xx.h	8091;"	d
USB1_USBSTS_H_SLI_Msk	inc/lpc18xx.h	8088;"	d
USB1_USBSTS_H_SLI_Pos	inc/lpc18xx.h	8087;"	d
USB1_USBSTS_H_SRI_Msk	inc/lpc18xx.h	8086;"	d
USB1_USBSTS_H_SRI_Pos	inc/lpc18xx.h	8085;"	d
USB1_USBSTS_H_UAI_Msk	inc/lpc18xx.h	8098;"	d
USB1_USBSTS_H_UAI_Pos	inc/lpc18xx.h	8097;"	d
USB1_USBSTS_H_UEI_Msk	inc/lpc18xx.h	8078;"	d
USB1_USBSTS_H_UEI_Pos	inc/lpc18xx.h	8077;"	d
USB1_USBSTS_H_UI_Msk	inc/lpc18xx.h	8076;"	d
USB1_USBSTS_H_UI_Pos	inc/lpc18xx.h	8075;"	d
USB1_USBSTS_H_UPI_Msk	inc/lpc18xx.h	8100;"	d
USB1_USBSTS_H_UPI_Pos	inc/lpc18xx.h	8099;"	d
USBCMD_ATDTW	inc/usbhw.h	47;"	d
USBCMD_D	inc/lpc18xx.h	/^    __IO uint32_t USBCMD_D;                 \/*!< (@ 0x40006140) USB command (device mode) *\/$/;"	m	union:__anon27::__anon28
USBCMD_D	inc/lpc18xx.h	/^    __IO uint32_t USBCMD_D;                 \/*!< (@ 0x40007140) USB command (device mode) *\/$/;"	m	union:__anon36::__anon37
USBCMD_H	inc/lpc18xx.h	/^    __IO uint32_t USBCMD_H;                 \/*!< (@ 0x40006140) USB command (host mode) *\/$/;"	m	union:__anon27::__anon28
USBCMD_H	inc/lpc18xx.h	/^    __IO uint32_t USBCMD_H;                 \/*!< (@ 0x40007140) USB command (host mode) *\/$/;"	m	union:__anon36::__anon37
USBCMD_RS	inc/usbhw.h	45;"	d
USBCMD_RST	inc/usbhw.h	46;"	d
USBCMD_SUTW	inc/usbhw.h	48;"	d
USBDEV_ADDR	inc/usbhw.h	61;"	d
USBDEV_ADDR_AD	inc/usbhw.h	60;"	d
USBINTR_D	inc/lpc18xx.h	/^    __IO uint32_t USBINTR_D;                \/*!< (@ 0x40006148) USB interrupt enable (device mode) *\/$/;"	m	union:__anon27::__anon30
USBINTR_D	inc/lpc18xx.h	/^    __IO uint32_t USBINTR_D;                \/*!< (@ 0x40007148) USB interrupt enable (device mode) *\/$/;"	m	union:__anon36::__anon39
USBINTR_H	inc/lpc18xx.h	/^    __IO uint32_t USBINTR_H;                \/*!< (@ 0x40006148) USB interrupt enable (host mode) *\/$/;"	m	union:__anon27::__anon30
USBINTR_H	inc/lpc18xx.h	/^    __IO uint32_t USBINTR_H;                \/*!< (@ 0x40007148) USB interrupt enable (host mode) *\/$/;"	m	union:__anon36::__anon39
USBMODE_CM_DEV	inc/usbhw.h	75;"	d
USBMODE_CM_HOST	inc/usbhw.h	76;"	d
USBMODE_CM_IDLE	inc/usbhw.h	74;"	d
USBMODE_D	inc/lpc18xx.h	/^    __IO uint32_t USBMODE_D;                \/*!< (@ 0x400061A8) USB device mode (device mode) *\/$/;"	m	union:__anon27::__anon35
USBMODE_D	inc/lpc18xx.h	/^    __IO uint32_t USBMODE_D;                \/*!< (@ 0x400071A8) USB mode (device mode) *\/$/;"	m	union:__anon36::__anon44
USBMODE_H	inc/lpc18xx.h	/^    __IO uint32_t USBMODE_H;                \/*!< (@ 0x400061A8) USB mode (host mode)   *\/$/;"	m	union:__anon27::__anon35
USBMODE_H	inc/lpc18xx.h	/^    __IO uint32_t USBMODE_H;                \/*!< (@ 0x400071A8) USB mode (host mode)   *\/$/;"	m	union:__anon36::__anon44
USBMODE_SDIS	inc/usbhw.h	78;"	d
USBMODE_SLOM	inc/usbhw.h	77;"	d
USBPRTS_CCS	inc/usbhw.h	64;"	d
USBPRTS_FPR	inc/usbhw.h	66;"	d
USBPRTS_HSP	inc/usbhw.h	69;"	d
USBPRTS_PE	inc/usbhw.h	65;"	d
USBPRTS_PFSC	inc/usbhw.h	71;"	d
USBPRTS_PLPSCD	inc/usbhw.h	70;"	d
USBPRTS_PR	inc/usbhw.h	68;"	d
USBPRTS_SUSP	inc/usbhw.h	67;"	d
USBSTS_D	inc/lpc18xx.h	/^    __IO uint32_t USBSTS_D;                 \/*!< (@ 0x40006144) USB status (device mode) *\/$/;"	m	union:__anon27::__anon29
USBSTS_D	inc/lpc18xx.h	/^    __IO uint32_t USBSTS_D;                 \/*!< (@ 0x40007144) USB status (device mode) *\/$/;"	m	union:__anon36::__anon38
USBSTS_H	inc/lpc18xx.h	/^    __IO uint32_t USBSTS_H;                 \/*!< (@ 0x40006144) USB status (host mode) *\/$/;"	m	union:__anon27::__anon29
USBSTS_H	inc/lpc18xx.h	/^    __IO uint32_t USBSTS_H;                 \/*!< (@ 0x40007144) USB status (host mode) *\/$/;"	m	union:__anon36::__anon38
USBSTS_NAKI	inc/usbhw.h	57;"	d
USBSTS_PCI	inc/usbhw.h	53;"	d
USBSTS_SLI	inc/usbhw.h	56;"	d
USBSTS_SRI	inc/usbhw.h	55;"	d
USBSTS_UEI	inc/usbhw.h	52;"	d
USBSTS_UI	inc/usbhw.h	51;"	d
USBSTS_URI	inc/usbhw.h	54;"	d
USB_ADC_CIF_NUM	inc/usbcfg.h	105;"	d
USB_ADC_SIF1_NUM	inc/usbcfg.h	106;"	d
USB_ADC_SIF2_NUM	inc/usbcfg.h	107;"	d
USB_AUDIO	inc/usbcfg.h	104;"	d
USB_AltSetting	src/usbcore.c	/^uint8_t  USB_AltSetting[USB_IF_NUM];$/;"	v
USB_CDC	inc/usbcfg.h	108;"	d
USB_CDC_BUFSIZE	inc/usbcfg.h	111;"	d
USB_CDC_CIF_NUM	inc/usbcfg.h	109;"	d
USB_CDC_DIF_NUM	inc/usbcfg.h	110;"	d
USB_CLASS	inc/usbcfg.h	99;"	d
USB_COMMON_DESCRIPTOR	inc/usb.h	/^} USB_COMMON_DESCRIPTOR;$/;"	t	typeref:struct:_USB_COMMON_DESCRIPTOR
USB_CONFIGUARTION_DESC_SIZE	inc/usbdesc.h	19;"	d
USB_CONFIGURATION_DESCRIPTOR	inc/usb.h	/^} USB_CONFIGURATION_DESCRIPTOR;$/;"	t	typeref:struct:_USB_CONFIGURATION_DESCRIPTOR
USB_CONFIGURATION_DESCRIPTOR_TYPE	inc/usb.h	144;"	d
USB_CONFIGURE_EVENT	inc/usbcfg.h	71;"	d
USB_CONFIG_BUS_POWERED	inc/usb.h	171;"	d
USB_CONFIG_POWERED_MASK	inc/usb.h	170;"	d
USB_CONFIG_POWER_MA	inc/usb.h	176;"	d
USB_CONFIG_REMOTE_WAKEUP	inc/usb.h	173;"	d
USB_CONFIG_SELF_POWERED	inc/usb.h	172;"	d
USB_ClrStallEP	src/usbhw.c	/^void USB_ClrStallEP (uint32_t EPNum) {$/;"	f
USB_ConfigEP	src/usbhw.c	/^void USB_ConfigEP (USB_ENDPOINT_DESCRIPTOR *pEPD) {$/;"	f
USB_Configuration	src/usbcore.c	/^uint8_t  USB_Configuration;$/;"	v
USB_Configure	src/usbhw.c	/^void USB_Configure (uint32_t cfg) {$/;"	f
USB_Configure_Event	inc/usb.h	/^  void (* USB_Configure_Event)(void);$/;"	m	struct:_USB_INIT_
USB_Configure_Event	src/usbuser.c	/^void USB_Configure_Event (void) {$/;"	f
USB_Connect	src/usbhw.c	/^void USB_Connect (uint32_t con) {$/;"	f
USB_DEBUG_DESCRIPTOR_TYPE	inc/usb.h	152;"	d
USB_DEVICE_CLASS_AUDIO	inc/usb.h	157;"	d
USB_DEVICE_CLASS_COMMUNICATIONS	inc/usb.h	158;"	d
USB_DEVICE_CLASS_HUB	inc/usb.h	165;"	d
USB_DEVICE_CLASS_HUMAN_INTERFACE	inc/usb.h	159;"	d
USB_DEVICE_CLASS_MISCELLANEOUS	inc/usb.h	166;"	d
USB_DEVICE_CLASS_MONITOR	inc/usb.h	160;"	d
USB_DEVICE_CLASS_PHYSICAL_INTERFACE	inc/usb.h	161;"	d
USB_DEVICE_CLASS_POWER	inc/usb.h	162;"	d
USB_DEVICE_CLASS_PRINTER	inc/usb.h	163;"	d
USB_DEVICE_CLASS_RESERVED	inc/usb.h	156;"	d
USB_DEVICE_CLASS_STORAGE	inc/usb.h	164;"	d
USB_DEVICE_CLASS_VENDOR_SPECIFIC	inc/usb.h	167;"	d
USB_DEVICE_DESCRIPTOR	inc/usb.h	/^} USB_DEVICE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_DEVICE_DESCRIPTOR
USB_DEVICE_DESCRIPTOR_TYPE	inc/usb.h	143;"	d
USB_DEVICE_DESC_SIZE	inc/usbdesc.h	18;"	d
USB_DEVICE_QUALIFIER_DESCRIPTOR	inc/usb.h	/^} USB_DEVICE_QUALIFIER_DESCRIPTOR;$/;"	t	typeref:struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
USB_DEVICE_QUALIFIER_DESCRIPTOR_TYPE	inc/usb.h	148;"	d
USB_DEVICE_QUALI_SIZE	inc/usbdesc.h	22;"	d
USB_DataInStage	src/usbcore.c	/^void USB_DataInStage (void) {$/;"	f
USB_DataOutStage	src/usbcore.c	/^void USB_DataOutStage (void) {$/;"	f
USB_DeviceAddress	src/usbcore.c	/^uint8_t  USB_DeviceAddress;$/;"	v
USB_DeviceDescriptor	src/usbdesc.c	/^uint8_t USB_DeviceDescriptor[] = {$/;"	v
USB_DeviceQualifier	src/usbdesc.c	/^const uint8_t USB_DeviceQualifier[] = {$/;"	v
USB_DeviceStatus	src/usbcore.c	/^uint16_t  USB_DeviceStatus;$/;"	v
USB_DirCtrlEP	src/usbhw.c	/^void USB_DirCtrlEP (uint32_t dir) {$/;"	f
USB_DisableEP	src/usbhw.c	/^void USB_DisableEP (uint32_t EPNum) {$/;"	f
USB_ENDPOINT_DESCRIPTOR	inc/usb.h	/^} USB_ENDPOINT_DESCRIPTOR;$/;"	t	typeref:struct:_USB_ENDPOINT_DESCRIPTOR
USB_ENDPOINT_DESCRIPTOR_TYPE	inc/usb.h	147;"	d
USB_ENDPOINT_DESC_SIZE	inc/usbdesc.h	21;"	d
USB_ENDPOINT_DIRECTION_MASK	inc/usb.h	179;"	d
USB_ENDPOINT_IN	inc/usb.h	181;"	d
USB_ENDPOINT_OUT	inc/usb.h	180;"	d
USB_ENDPOINT_SYNC_ADAPTIVE	inc/usb.h	192;"	d
USB_ENDPOINT_SYNC_ASYNCHRONOUS	inc/usb.h	191;"	d
USB_ENDPOINT_SYNC_MASK	inc/usb.h	189;"	d
USB_ENDPOINT_SYNC_NO_SYNCHRONIZATION	inc/usb.h	190;"	d
USB_ENDPOINT_SYNC_SYNCHRONOUS	inc/usb.h	193;"	d
USB_ENDPOINT_TYPE_BULK	inc/usb.h	187;"	d
USB_ENDPOINT_TYPE_CONTROL	inc/usb.h	185;"	d
USB_ENDPOINT_TYPE_INTERRUPT	inc/usb.h	188;"	d
USB_ENDPOINT_TYPE_ISOCHRONOUS	inc/usb.h	186;"	d
USB_ENDPOINT_TYPE_MASK	inc/usb.h	184;"	d
USB_ENDPOINT_USAGE_DATA	inc/usb.h	195;"	d
USB_ENDPOINT_USAGE_FEEDBACK	inc/usb.h	196;"	d
USB_ENDPOINT_USAGE_IMPLICIT_FEEDBACK	inc/usb.h	197;"	d
USB_ENDPOINT_USAGE_MASK	inc/usb.h	194;"	d
USB_ENDPOINT_USAGE_RESERVED	inc/usb.h	198;"	d
USB_EP_BITPOS	inc/usbhw.h	81;"	d
USB_EP_DATA	inc/usbcore.h	/^} USB_EP_DATA;$/;"	t	typeref:struct:_USB_EP_DATA
USB_EP_EVENT	inc/usbcfg.h	70;"	d
USB_EP_NUM	inc/usbcfg.h	33;"	d
USB_ERROR_EVENT	inc/usbcfg.h	69;"	d
USB_EVT_IN	inc/usb.h	370;"	d
USB_EVT_IN_DMA_EOT	inc/usb.h	376;"	d
USB_EVT_IN_DMA_ERR	inc/usb.h	380;"	d
USB_EVT_IN_DMA_NDR	inc/usb.h	378;"	d
USB_EVT_IN_NAK	inc/usb.h	372;"	d
USB_EVT_IN_STALL	inc/usb.h	374;"	d
USB_EVT_OUT	inc/usb.h	369;"	d
USB_EVT_OUT_DMA_EOT	inc/usb.h	375;"	d
USB_EVT_OUT_DMA_ERR	inc/usb.h	379;"	d
USB_EVT_OUT_DMA_NDR	inc/usb.h	377;"	d
USB_EVT_OUT_NAK	inc/usb.h	371;"	d
USB_EVT_OUT_STALL	inc/usb.h	373;"	d
USB_EVT_SETUP	inc/usb.h	368;"	d
USB_EnableEP	src/usbhw.c	/^void USB_EnableEP (uint32_t EPNum) {$/;"	f
USB_EndPoint0	src/usbcore.c	/^void USB_EndPoint0 (uint32_t event) {$/;"	f
USB_EndPoint1	src/usbuser.c	/^void USB_EndPoint1 (uint32_t event) {$/;"	f
USB_EndPoint2	src/usbuser.c	/^void USB_EndPoint2 (uint32_t event)$/;"	f
USB_EndPoint3	src/usbuser.c	/^void USB_EndPoint3 (uint32_t event) {$/;"	f
USB_EndPoint4	src/usbuser.c	/^void USB_EndPoint4 (uint32_t event)$/;"	f
USB_EndPoint5	src/usbuser.c	/^void USB_EndPoint5 (uint32_t event) {$/;"	f
USB_EndPointHalt	src/usbcore.c	/^uint32_t USB_EndPointHalt;$/;"	v
USB_EndPointMask	src/usbcore.c	/^uint32_t USB_EndPointMask;$/;"	v
USB_EndPointStall	src/usbcore.c	/^uint32_t USB_EndPointStall;                         \/* EP must stay stalled *\/$/;"	v
USB_Error_Event	inc/usb.h	/^  void (* USB_Error_Event)(uint32_t error);$/;"	m	struct:_USB_INIT_
USB_Error_Event	src/usbuser.c	/^void USB_Error_Event (uint32_t error) {$/;"	f
USB_FEATURE_ENDPOINT_STALL	inc/usb.h	118;"	d
USB_FEATURE_EVENT	inc/usbcfg.h	73;"	d
USB_FEATURE_REMOTE_WAKEUP	inc/usb.h	119;"	d
USB_FEATURE_TEST_MODE	inc/usb.h	120;"	d
USB_FSConfigDescriptor	src/usbdesc.c	/^const uint8_t USB_FSConfigDescriptor[] = {$/;"	v
USB_FSOtherSpeedConfiguration	src/usbdesc.c	/^const uint8_t* USB_FSOtherSpeedConfiguration = USB_FSConfigDescriptor;$/;"	v
USB_Feature_Event	inc/usb.h	/^  void (* USB_Feature_Event)(void);$/;"	m	struct:_USB_INIT_
USB_Feature_Event	src/usbuser.c	/^void USB_Feature_Event (void) {$/;"	f
USB_GETSTATUS_ENDPOINT_STALL	inc/usb.h	115;"	d
USB_GETSTATUS_REMOTE_WAKEUP	inc/usb.h	114;"	d
USB_GETSTATUS_SELF_POWERED	inc/usb.h	113;"	d
USB_HID	inc/usbcfg.h	100;"	d
USB_HID_IF_NUM	inc/usbcfg.h	101;"	d
USB_HSConfigDescriptor	src/usbdesc.c	/^const uint8_t USB_HSConfigDescriptor[] = {$/;"	v
USB_HSOtherSpeedConfiguration	src/usbdesc.c	/^const uint8_t* USB_HSOtherSpeedConfiguration = USB_HSConfigDescriptor;$/;"	v
USB_IF_NUM	inc/usbcfg.h	32;"	d
USB_INTERFACE_ASSOCIATION_DESCRIPTOR_TYPE	inc/usb.h	153;"	d
USB_INTERFACE_DESCRIPTOR	inc/usb.h	/^} USB_INTERFACE_DESCRIPTOR;$/;"	t	typeref:struct:_USB_INTERFACE_DESCRIPTOR
USB_INTERFACE_DESCRIPTOR_TYPE	inc/usb.h	146;"	d
USB_INTERFACE_DESC_SIZE	inc/usbdesc.h	20;"	d
USB_INTERFACE_EVENT	inc/usbcfg.h	72;"	d
USB_INTERFACE_POWER_DESCRIPTOR_TYPE	inc/usb.h	150;"	d
USB_Init	src/usbhw.c	/^void USB_Init (LPC_USBDRV_INIT_T* cbs)$/;"	f
USB_Interface_Event	inc/usb.h	/^  void (* USB_Interface_Event)(void);$/;"	m	struct:_USB_INIT_
USB_Interface_Event	src/usbuser.c	/^void USB_Interface_Event (void) {$/;"	f
USB_IsConnected	src/usbhw.c	/^uint32_t USB_IsConnected(void)$/;"	f
USB_MAX_PACKET0	inc/usbcfg.h	34;"	d
USB_MSC	inc/usbcfg.h	102;"	d
USB_MSC_IF_NUM	inc/usbcfg.h	103;"	d
USB_NumInterfaces	src/usbcore.c	/^uint8_t  USB_NumInterfaces;$/;"	v
USB_OTG_DESCRIPTOR_TYPE	inc/usb.h	151;"	d
USB_OTHER_SPEED_CONFIGURATION	inc/usb.h	/^} USB_OTHER_SPEED_CONFIGURATION;$/;"	t	typeref:struct:_USB_OTHER_SPEED_CONFIGURATION
USB_OTHER_SPEED_CONFIG_DESCRIPTOR_TYPE	inc/usb.h	149;"	d
USB_OTHER_SPEED_CONF_SIZE	inc/usbdesc.h	23;"	d
USB_POWER	inc/usbcfg.h	31;"	d
USB_POWER_EVENT	inc/usbcfg.h	63;"	d
USB_P_EP	inc/usb.h	/^  void (* USB_P_EP[6])(uint32_t event);$/;"	m	struct:_USB_INIT_
USB_P_EP	src/usbuser.c	/^void (* const USB_P_EP[USB_EP_NUM]) (uint32_t event) =$/;"	v
USB_Power_Event	inc/usb.h	/^  void (* USB_Power_Event)(uint32_t  power);$/;"	m	struct:_USB_INIT_
USB_Power_Event	src/usbuser.c	/^void USB_Power_Event (uint32_t  power) {$/;"	f
USB_ProgDTD	src/usbhw.c	/^void USB_ProgDTD(uint32_t Edpt, uint32_t ptrBuff, uint32_t TsfSize)$/;"	f
USB_REQUEST_CLEAR_FEATURE	inc/usb.h	101;"	d
USB_REQUEST_GET_CONFIGURATION	inc/usb.h	106;"	d
USB_REQUEST_GET_DESCRIPTOR	inc/usb.h	104;"	d
USB_REQUEST_GET_INTERFACE	inc/usb.h	108;"	d
USB_REQUEST_GET_STATUS	inc/usb.h	100;"	d
USB_REQUEST_SET_ADDRESS	inc/usb.h	103;"	d
USB_REQUEST_SET_CONFIGURATION	inc/usb.h	107;"	d
USB_REQUEST_SET_DESCRIPTOR	inc/usb.h	105;"	d
USB_REQUEST_SET_FEATURE	inc/usb.h	102;"	d
USB_REQUEST_SET_INTERFACE	inc/usb.h	109;"	d
USB_REQUEST_SYNC_FRAME	inc/usb.h	110;"	d
USB_RESET_EVENT	inc/usbcfg.h	64;"	d
USB_RESUME_EVENT	inc/usbcfg.h	66;"	d
USB_ReadEP	src/usbhw.c	/^uint32_t USB_ReadEP(uint32_t EPNum, uint8_t *pData)$/;"	f
USB_ReadReqEP	src/usbhw.c	/^uint32_t USB_ReadReqEP(uint32_t EPNum, uint8_t *pData, uint32_t len)$/;"	f
USB_ReadSetupPkt	src/usbhw.c	/^uint32_t USB_ReadSetupPkt(uint32_t EPNum, uint32_t *pData)$/;"	f
USB_ReqGetConfiguration	src/usbcore.c	/^INLINE uint32_t USB_ReqGetConfiguration (void) {$/;"	f
USB_ReqGetDescriptor	src/usbcore.c	/^INLINE uint32_t USB_ReqGetDescriptor (void) {$/;"	f
USB_ReqGetInterface	src/usbcore.c	/^INLINE uint32_t USB_ReqGetInterface (void) {$/;"	f
USB_ReqGetStatus	src/usbcore.c	/^INLINE uint32_t USB_ReqGetStatus (void) {$/;"	f
USB_ReqSetAddress	src/usbcore.c	/^INLINE uint32_t USB_ReqSetAddress (void) {$/;"	f
USB_ReqSetClrFeature	src/usbcore.c	/^INLINE uint32_t USB_ReqSetClrFeature (uint32_t sc) {$/;"	f
USB_ReqSetConfiguration	src/usbcore.c	/^INLINE uint32_t USB_ReqSetConfiguration (void) {$/;"	f
USB_ReqSetInterface	src/usbcore.c	/^INLINE uint32_t USB_ReqSetInterface (void) {$/;"	f
USB_Reset	src/usbhw.c	/^void USB_Reset (void)$/;"	f
USB_ResetCore	src/usbcore.c	/^void USB_ResetCore (void) {$/;"	f
USB_ResetEP	src/usbhw.c	/^void USB_ResetEP (uint32_t EPNum) {$/;"	f
USB_Reset_Event	inc/usb.h	/^  void (* USB_Reset_Event)(void);$/;"	m	struct:_USB_INIT_
USB_Reset_Event	src/usbuser.c	/^void USB_Reset_Event (void) {$/;"	f
USB_Resume	src/usbhw.c	/^void USB_Resume (void) {$/;"	f
USB_Resume_Event	inc/usb.h	/^  void (* USB_Resume_Event)(void);$/;"	m	struct:_USB_INIT_
USB_Resume_Event	src/usbuser.c	/^void USB_Resume_Event (void) {$/;"	f
USB_SETUP_PACKET	inc/usb.h	/^} USB_SETUP_PACKET;$/;"	t	typeref:struct:_USB_SETUP_PACKET
USB_SOF_EVENT	inc/usbcfg.h	68;"	d
USB_SOF_Event	inc/usb.h	/^  void (* USB_SOF_Event)(void);$/;"	m	struct:_USB_INIT_
USB_SOF_Event	src/usbuser.c	/^void USB_SOF_Event (void) {$/;"	f
USB_STRING_DESCRIPTOR	inc/usb.h	/^} USB_STRING_DESCRIPTOR;$/;"	t	typeref:struct:_USB_STRING_DESCRIPTOR
USB_STRING_DESCRIPTOR_TYPE	inc/usb.h	145;"	d
USB_SUSPEND_EVENT	inc/usbcfg.h	65;"	d
USB_SetAddress	src/usbhw.c	/^void USB_SetAddress (uint32_t adr) {$/;"	f
USB_SetStallEP	src/usbhw.c	/^void USB_SetStallEP (uint32_t EPNum) {$/;"	f
USB_SetTestMode	src/usbhw.c	/^uint32_t USB_SetTestMode(uint8_t mode)$/;"	f
USB_SetupStage	src/usbcore.c	/^void USB_SetupStage (void) {$/;"	f
USB_StatusInStage	src/usbcore.c	/^void USB_StatusInStage (void) {$/;"	f
USB_StatusOutStage	src/usbcore.c	/^void USB_StatusOutStage (void) {$/;"	f
USB_StringDescriptor	src/usbdesc.c	/^uint8_t USB_StringDescriptor[] =$/;"	v
USB_String_Serial	src/usbdesc.c	/^uint8_t *USB_String_Serial = &USB_StringDescriptor[74];$/;"	v
USB_Suspend	src/usbhw.c	/^void USB_Suspend (void) {$/;"	f
USB_Suspend_Event	inc/usb.h	/^  void (* USB_Suspend_Event)(void);$/;"	m	struct:_USB_INIT_
USB_Suspend_Event	src/usbuser.c	/^void USB_Suspend_Event (void) {$/;"	f
USB_VENDOR	inc/usbcfg.h	118;"	d
USB_WAKEUP_EVENT	inc/usbcfg.h	67;"	d
USB_WakeUp	src/usbhw.c	/^void USB_WakeUp (void) {$/;"	f
USB_WakeUpCfg	src/usbhw.c	/^void USB_WakeUpCfg (uint32_t cfg) {$/;"	f
USB_WakeUp_Event	inc/usb.h	/^  void (* USB_WakeUp_Event)(void);$/;"	m	struct:_USB_INIT_
USB_WakeUp_Event	src/usbuser.c	/^void USB_WakeUp_Event (void) {$/;"	f
USB_WriteEP	src/usbhw.c	/^uint32_t USB_WriteEP(uint32_t EPNum, uint8_t *pData, uint32_t cnt)$/;"	f
USE_USB0	inc/usb.h	14;"	d
USRID	inc/lpc18xx.h	/^  __IO uint32_t USRID;                      \/*!< (@ 0x40004068) User ID Register       *\/$/;"	m	struct:__anon25
UsageFault_Handler	src/startup_lpc18xx.s	/^UsageFault_Handler:$/;"	l
UsageFault_IRQn	inc/lpc18xx.h	/^  UsageFault_IRQn                   = -10,  \/*!<   6  Usage Fault, i.e. Undef Instruction, Illegal State Transition *\/$/;"	e	enum:__anon1
V	inc/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon83::__anon84
V	inc/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon87::__anon88
VADC_TRIGGER_IN	inc/lpc18xx.h	/^  __IO uint32_t  VADC_TRIGGER_IN;           \/*!< (@ 0x400C7060) ADC trigger input multiplexer *\/$/;"	m	struct:__anon79
VAL	inc/core_cm3.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon94
VEL	inc/lpc18xx.h	/^  __I  uint32_t VEL;                        \/*!< (@ 0x400C6030) Velocity counter register *\/$/;"	m	struct:__anon78
VELCOMP	inc/lpc18xx.h	/^  __IO uint32_t VELCOMP;                    \/*!< (@ 0x400C6038) Velocity compare register *\/$/;"	m	struct:__anon78
VERID	inc/lpc18xx.h	/^  __I  uint32_t VERID;                      \/*!< (@ 0x4000406C) Version ID Register    *\/$/;"	m	struct:__anon25
VTOR	inc/core_cm3.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon92
W	inc/lpc18xx.h	/^  __IO uint32_t W[256];                     \/*!< (@ 0x400F5000) Word pin registers port 0 to 5 *\/$/;"	m	struct:__anon82
W	inc/usb.h	/^  uint16_t W;$/;"	m	union:__anon121
WAIT_H	inc/wait.h	2;"	d
WAKEUP0_ERIn	inc/lpc18xx.h	/^  WAKEUP0_ERIn                      = 0,$/;"	e	enum:__anon2
WAKEUP1_ERIn	inc/lpc18xx.h	/^  WAKEUP1_ERIn                      = 1,$/;"	e	enum:__anon2
WAKEUP2_ERIn	inc/lpc18xx.h	/^  WAKEUP2_ERIn                      = 2,$/;"	e	enum:__anon2
WAKEUP3_ERIn	inc/lpc18xx.h	/^  WAKEUP3_ERIn                      = 3,$/;"	e	enum:__anon2
WARNINT	inc/lpc18xx.h	/^  __IO uint32_t WARNINT;                    \/*!< (@ 0x40080014) Watchdog warning interrupt register. This register contains the Watchdog warning interrupt compare value. *\/$/;"	m	struct:__anon57
WB	inc/usb.h	/^  } WB;$/;"	m	union:__anon121	typeref:struct:__anon121::__anon122
WBVAL	inc/usbdesc.h	15;"	d
WINDOW	inc/lpc18xx.h	/^  __IO uint32_t WINDOW;                     \/*!< (@ 0x40080018) Watchdog timer window register. This register contains the Watchdog window value. *\/$/;"	m	struct:__anon57
WINDOW	inc/lpc18xx.h	/^  __IO uint32_t WINDOW;                     \/*!< (@ 0x400C6048) Index acceptance window register *\/$/;"	m	struct:__anon78
WORD_BYTE	inc/usb.h	/^} WORD_BYTE;$/;"	t	typeref:union:__anon121
WRTPRT	inc/lpc18xx.h	/^  __I  uint32_t WRTPRT;                     \/*!< (@ 0x40004054) Write Protect Register *\/$/;"	m	struct:__anon25
WWDT_ERIn	inc/lpc18xx.h	/^  WWDT_ERIn                         = 7,$/;"	e	enum:__anon2
WWDT_FEED_Feed_Msk	inc/lpc18xx.h	17331;"	d
WWDT_FEED_Feed_Pos	inc/lpc18xx.h	17330;"	d
WWDT_IRQn	inc/lpc18xx.h	/^  WWDT_IRQn                         = 49,   \/*!<  49  WWDT                              *\/$/;"	e	enum:__anon1
WWDT_MOD_WDEN_Msk	inc/lpc18xx.h	17315;"	d
WWDT_MOD_WDEN_Pos	inc/lpc18xx.h	17314;"	d
WWDT_MOD_WDINT_Msk	inc/lpc18xx.h	17321;"	d
WWDT_MOD_WDINT_Pos	inc/lpc18xx.h	17320;"	d
WWDT_MOD_WDPROTECT_Msk	inc/lpc18xx.h	17323;"	d
WWDT_MOD_WDPROTECT_Pos	inc/lpc18xx.h	17322;"	d
WWDT_MOD_WDRESET_Msk	inc/lpc18xx.h	17317;"	d
WWDT_MOD_WDRESET_Pos	inc/lpc18xx.h	17316;"	d
WWDT_MOD_WDTOF_Msk	inc/lpc18xx.h	17319;"	d
WWDT_MOD_WDTOF_Pos	inc/lpc18xx.h	17318;"	d
WWDT_TC_WDTC_Msk	inc/lpc18xx.h	17327;"	d
WWDT_TC_WDTC_Pos	inc/lpc18xx.h	17326;"	d
WWDT_TV_Count_Msk	inc/lpc18xx.h	17335;"	d
WWDT_TV_Count_Pos	inc/lpc18xx.h	17334;"	d
WWDT_WARNINT_WDWARNINT_Msk	inc/lpc18xx.h	17339;"	d
WWDT_WARNINT_WDWARNINT_Pos	inc/lpc18xx.h	17338;"	d
WWDT_WINDOW_WDWINDOW_Msk	inc/lpc18xx.h	17343;"	d
WWDT_WINDOW_WDWINDOW_Pos	inc/lpc18xx.h	17342;"	d
WriteBulkBuf	src/mscuser.c	/^uint8_t* WriteBulkBuf = (uint8_t*)(0x20003000);$/;"	v
XTAL_OSC_CTRL	inc/lpc18xx.h	/^  __IO uint32_t XTAL_OSC_CTRL;              \/*!< (@ 0x40050018) Crystal oscillator control register *\/$/;"	m	struct:__anon53
YEAR	inc/lpc18xx.h	/^  __IO uint32_t YEAR;                       \/*!< (@ 0x4004603C) Years Register         *\/$/;"	m	struct:__anon52
Z	inc/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon83::__anon84
Z	inc/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon87::__anon88
_BIT	inc/lpc_types.h	107;"	d
_BIT	inc/lpc_types.h	109;"	d
_BITMASK	inc/lpc_types.h	132;"	d
_BITMASK	inc/lpc_types.h	134;"	d
_BM	inc/usb.h	/^	__packed struct _BM {$/;"	s	union:_REQUEST_TYPE
_GPIO	inc/lpc18xx_libcfg.h	50;"	d
_MSC_CBW	inc/msc.h	/^typedef __packed struct _MSC_CBW {$/;"	s
_MSC_CSW	inc/msc.h	/^typedef __packed struct _MSC_CSW {$/;"	s
_REQUEST_TYPE	inc/usb.h	/^typedef __packed union _REQUEST_TYPE {$/;"	u
_SBF	inc/lpc_types.h	115;"	d
_SBF	inc/lpc_types.h	117;"	d
_SDIO	inc/lpc18xx_libcfg.h	126;"	d
_UART	inc/lpc18xx_libcfg.h	56;"	d
_UART0	inc/lpc18xx_libcfg.h	57;"	d
_UART1	inc/lpc18xx_libcfg.h	58;"	d
_UART2	inc/lpc18xx_libcfg.h	59;"	d
_UART3	inc/lpc18xx_libcfg.h	60;"	d
_USBDEV	inc/lpc18xx_libcfg.h	108;"	d
_USB_COMMON_DESCRIPTOR	inc/usb.h	/^typedef __packed struct _USB_COMMON_DESCRIPTOR {$/;"	s
_USB_CONFIGURATION_DESCRIPTOR	inc/usb.h	/^typedef __packed struct _USB_CONFIGURATION_DESCRIPTOR {$/;"	s
_USB_DEVICE_DESCRIPTOR	inc/usb.h	/^typedef __packed struct _USB_DEVICE_DESCRIPTOR {$/;"	s
_USB_DEVICE_QUALIFIER_DESCRIPTOR	inc/usb.h	/^typedef __packed struct _USB_DEVICE_QUALIFIER_DESCRIPTOR {$/;"	s
_USB_ENDPOINT_DESCRIPTOR	inc/usb.h	/^typedef __packed struct _USB_ENDPOINT_DESCRIPTOR {$/;"	s
_USB_EP_DATA	inc/usbcore.h	/^typedef struct _USB_EP_DATA {$/;"	s
_USB_INIT_	inc/usb.h	/^typedef struct _USB_INIT_$/;"	s
_USB_INTERFACE_DESCRIPTOR	inc/usb.h	/^typedef __packed struct _USB_INTERFACE_DESCRIPTOR {$/;"	s
_USB_OTHER_SPEED_CONFIGURATION	inc/usb.h	/^typedef __packed struct _USB_OTHER_SPEED_CONFIGURATION {$/;"	s
_USB_SETUP_PACKET	inc/usb.h	/^typedef __packed struct _USB_SETUP_PACKET {$/;"	s
_USB_STRING_DESCRIPTOR	inc/usb.h	/^typedef __packed struct _USB_STRING_DESCRIPTOR {$/;"	s
__ASM	inc/core_cm3.h	72;"	d
__ASM	inc/core_cm3.h	76;"	d
__ASM	inc/core_cm3.h	80;"	d
__ASM	inc/core_cm3.h	84;"	d
__CLREX	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __CLREX(void)$/;"	f
__CLREX	inc/core_cmInstr.h	219;"	d
__CLZ	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	inc/core_cmInstr.h	251;"	d
__CM3_CMSIS_VERSION	inc/core_cm3.h	66;"	d
__CM3_CMSIS_VERSION_MAIN	inc/core_cm3.h	64;"	d
__CM3_CMSIS_VERSION_SUB	inc/core_cm3.h	65;"	d
__CM3_REV	inc/core_cm3.h	124;"	d
__CM3_REV	inc/lpc18xx.h	155;"	d
__CORE_CM3_H_DEPENDANT	inc/core_cm3.h	119;"	d
__CORE_CM3_H_GENERIC	inc/core_cm3.h	32;"	d
__CORE_CMFUNC_H	inc/core_cmFunc.h	25;"	d
__CORE_CMINSTR_H	inc/core_cmInstr.h	25;"	d
__CORTEX_M	inc/core_cm3.h	68;"	d
__DMB	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __DMB(void)$/;"	f
__DMB	inc/core_cmInstr.h	95;"	d
__DSB	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __DSB(void)$/;"	f
__DSB	inc/core_cmInstr.h	87;"	d
__FPU_USED	inc/core_cm3.h	90;"	d
__I	inc/core_cm3.h	146;"	d
__I	inc/core_cm3.h	148;"	d
__INLINE	inc/core_cm3.h	73;"	d
__INLINE	inc/core_cm3.h	77;"	d
__INLINE	inc/core_cm3.h	81;"	d
__INLINE	inc/core_cm3.h	85;"	d
__IO	inc/core_cm3.h	151;"	d
__IRC	src/system_lpc18xx.c	38;"	d	file:
__ISB	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __ISB(void)$/;"	f
__ISB	inc/core_cmInstr.h	79;"	d
__LDREXB	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	inc/core_cmInstr.h	155;"	d
__LDREXH	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	inc/core_cmInstr.h	165;"	d
__LDREXW	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	inc/core_cmInstr.h	175;"	d
__LPC18XX_H__	inc/lpc18xx.h	27;"	d
__LPC18XX_TIMER_H_	inc/lpc18xx_timer.h	40;"	d
__MPU_PRESENT	inc/core_cm3.h	129;"	d
__MPU_PRESENT	inc/lpc18xx.h	156;"	d
__MSCUSER_H__	inc/mscuser.h	12;"	d
__MSC_H__	inc/msc.h	12;"	d
__NOP	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)$/;"	f
__NOP	inc/core_cmInstr.h	47;"	d
__NVIC_PRIO_BITS	inc/core_cm3.h	134;"	d
__NVIC_PRIO_BITS	inc/lpc18xx.h	157;"	d
__O	inc/core_cm3.h	150;"	d
__RBIT	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	inc/core_cmInstr.h	145;"	d
__REV	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	inc/core_cmInstr.h	105;"	d
__REV16	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	inc/core_cmInstr.h	/^static __INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	inc/core_cmInstr.h	/^static __INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__SCU_H	inc/lpc18xx_scu.h	34;"	d
__SEV	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __SEV(void)$/;"	f
__SEV	inc/core_cmInstr.h	70;"	d
__SSAT	inc/core_cmInstr.h	230;"	d
__SSAT	inc/core_cmInstr.h	529;"	d
__STREXB	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	inc/core_cmInstr.h	187;"	d
__STREXH	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	inc/core_cmInstr.h	199;"	d
__STREXW	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	inc/core_cmInstr.h	211;"	d
__SYSTEM_LPC18xx_H	inc/system_lpc18xx.h	33;"	d
__USAT	inc/core_cmInstr.h	241;"	d
__USAT	inc/core_cmInstr.h	545;"	d
__USBCFG_H__	inc/usbcfg.h	12;"	d
__USBCORE_H__	inc/usbcore.h	12;"	d
__USBDESC_H__	inc/usbdesc.h	12;"	d
__USBHW_H__	inc/usbhw.h	12;"	d
__USBUSER_H__	inc/usbuser.h	12;"	d
__USB_H__	inc/usb.h	12;"	d
__Vendor_SysTickConfig	inc/core_cm3.h	139;"	d
__Vendor_SysTickConfig	inc/lpc18xx.h	158;"	d
__WFE	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)$/;"	f
__WFE	inc/core_cmInstr.h	63;"	d
__WFI	inc/core_cmInstr.h	/^__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)$/;"	f
__WFI	inc/core_cmInstr.h	55;"	d
__align	src/mscuser.c	25;"	d	file:
__align	src/usbhw.c	32;"	d	file:
__cs3_heap_end	src/startup_lpc18xx.s	/^__cs3_heap_end:$/;"	l
__cs3_heap_start	src/startup_lpc18xx.s	/^__cs3_heap_start:$/;"	l
__cs3_interrupt_vector_cortex_m	src/startup_lpc18xx.s	/^__cs3_interrupt_vector_cortex_m:$/;"	l
__cs3_reset_cortex_m	src/startup_lpc18xx.s	/^__cs3_reset_cortex_m:$/;"	l
__cs3_stack_mem	src/startup_lpc18xx.s	/^__cs3_stack_mem:$/;"	l
__disable_fault_irq	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	inc/core_cmFunc.h	202;"	d
__disable_irq	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	inc/core_cmFunc.h	194;"	d
__enable_irq	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)$/;"	f
__get_APSR	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_BASEPRI	inc/core_cmFunc.h	/^static __INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_CONTROL	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	inc/core_cmFunc.h	/^static __INLINE uint32_t __get_xPSR(void)$/;"	f
__packed	inc/msc.h	16;"	d
__packed	inc/usb.h	21;"	d
__packed	src/usbcore.c	56;"	d	file:
__set_BASEPRI	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_BASEPRI	inc/core_cmFunc.h	/^static __INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_CONTROL	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	inc/core_cmFunc.h	/^static __INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	inc/core_cmFunc.h	/^static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	inc/core_cmFunc.h	/^static __INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	inc/core_cmFunc.h	/^static __INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	inc/core_cmFunc.h	/^static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	inc/core_cmFunc.h	/^__attribute__( ( always_inline ) ) static __INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	inc/core_cmFunc.h	/^static __INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__to_str_d	src/stubs.c	/^char* __to_str_d(char* buf, uint32_t i)$/;"	f
_reserved0	inc/core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon87::__anon88
_reserved0	inc/core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon85::__anon86
_reserved0	inc/core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon83::__anon84
_reserved0	inc/core_cm3.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon89::__anon90
_reserved0	inc/core_cm3.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon87::__anon88
_reserved1	inc/core_cm3.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon87::__anon88
b	inc/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon83	typeref:struct:__anon83::__anon84
b	inc/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon85	typeref:struct:__anon85::__anon86
b	inc/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon87	typeref:struct:__anon87::__anon88
b	inc/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon89	typeref:struct:__anon89::__anon90
bAlternateSetting	inc/usb.h	/^  uint8_t  bAlternateSetting;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bCBLength	inc/msc.h	/^  uint8_t  bCBLength;$/;"	m	struct:_MSC_CBW
bConfigurationValue	inc/usb.h	/^  uint8_t  bConfigurationValue;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bConfigurationValue	inc/usb.h	/^  uint8_t  bConfigurationValue;$/;"	m	struct:_USB_OTHER_SPEED_CONFIGURATION
bDescriptorType	inc/usb.h	/^  uint8_t  bDescriptorType;$/;"	m	struct:_USB_COMMON_DESCRIPTOR
bDescriptorType	inc/usb.h	/^  uint8_t  bDescriptorType;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bDescriptorType	inc/usb.h	/^  uint8_t  bDescriptorType;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bDescriptorType	inc/usb.h	/^  uint8_t  bDescriptorType;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bDescriptorType	inc/usb.h	/^  uint8_t  bDescriptorType;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bDescriptorType	inc/usb.h	/^  uint8_t  bDescriptorType;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bDescriptorType	inc/usb.h	/^  uint8_t  bDescriptorType;$/;"	m	struct:_USB_OTHER_SPEED_CONFIGURATION
bDescriptorType	inc/usb.h	/^  uint8_t  bDescriptorType;$/;"	m	struct:_USB_STRING_DESCRIPTOR
bDeviceClass	inc/usb.h	/^  uint8_t  bDeviceClass;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bDeviceClass	inc/usb.h	/^  uint8_t  bDeviceClass;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bDeviceProtocol	inc/usb.h	/^  uint8_t  bDeviceProtocol;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bDeviceProtocol	inc/usb.h	/^  uint8_t  bDeviceProtocol;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bDeviceSubClass	inc/usb.h	/^  uint8_t  bDeviceSubClass;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bDeviceSubClass	inc/usb.h	/^  uint8_t  bDeviceSubClass;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bEndpointAddress	inc/usb.h	/^  uint8_t  bEndpointAddress;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bInterfaceClass	inc/usb.h	/^  uint8_t  bInterfaceClass;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bInterfaceNumber	inc/usb.h	/^  uint8_t  bInterfaceNumber;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bInterfaceProtocol	inc/usb.h	/^  uint8_t  bInterfaceProtocol;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bInterfaceSubClass	inc/usb.h	/^  uint8_t  bInterfaceSubClass;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bInterval	inc/usb.h	/^  uint8_t  bInterval;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bLUN	inc/msc.h	/^  uint8_t  bLUN;$/;"	m	struct:_MSC_CBW
bLength	inc/usb.h	/^  uint8_t  bLength;$/;"	m	struct:_USB_COMMON_DESCRIPTOR
bLength	inc/usb.h	/^  uint8_t  bLength;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bLength	inc/usb.h	/^  uint8_t  bLength;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bLength	inc/usb.h	/^  uint8_t  bLength;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bLength	inc/usb.h	/^  uint8_t  bLength;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bLength	inc/usb.h	/^  uint8_t  bLength;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bLength	inc/usb.h	/^  uint8_t  bLength;$/;"	m	struct:_USB_OTHER_SPEED_CONFIGURATION
bLength	inc/usb.h	/^  uint8_t  bLength;$/;"	m	struct:_USB_STRING_DESCRIPTOR
bMaxPacketSize0	inc/usb.h	/^  uint8_t  bMaxPacketSize0;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bMaxPacketSize0	inc/usb.h	/^  uint8_t  bMaxPacketSize0;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bMaxPower	inc/usb.h	/^  uint8_t  bMaxPower;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bMaxPower	inc/usb.h	/^  uint8_t  bMaxPower;$/;"	m	struct:_USB_OTHER_SPEED_CONFIGURATION
bNumConfigurations	inc/usb.h	/^  uint8_t  bNumConfigurations;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bNumConfigurations	inc/usb.h	/^  uint8_t  bNumConfigurations;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bNumEndpoints	inc/usb.h	/^  uint8_t  bNumEndpoints;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
bNumInterfaces	inc/usb.h	/^  uint8_t  bNumInterfaces;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bNumInterfaces	inc/usb.h	/^  uint8_t  bNumInterfaces;$/;"	m	struct:_USB_OTHER_SPEED_CONFIGURATION
bRequest	inc/usb.h	/^  uint8_t         bRequest;$/;"	m	struct:_USB_SETUP_PACKET
bReserved	inc/usb.h	/^  uint8_t  bReserved;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bStatus	inc/msc.h	/^  uint8_t  bStatus;$/;"	m	struct:_MSC_CSW
bString	inc/usb.h	/^  uint16_t  bString\/*[]*\/;$/;"	m	struct:_USB_STRING_DESCRIPTOR
bcdDevice	inc/usb.h	/^  uint16_t  bcdDevice;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bcdUSB	inc/usb.h	/^  uint16_t  bcdUSB;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
bcdUSB	inc/usb.h	/^  uint16_t  bcdUSB;$/;"	m	struct:_USB_DEVICE_QUALIFIER_DESCRIPTOR
bmAttributes	inc/usb.h	/^  uint8_t  bmAttributes;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
bmAttributes	inc/usb.h	/^  uint8_t  bmAttributes;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
bmAttributes	inc/usb.h	/^  uint8_t  bmAttributes;$/;"	m	struct:_USB_OTHER_SPEED_CONFIGURATION
bmFlags	inc/msc.h	/^  uint8_t  bmFlags;$/;"	m	struct:_MSC_CBW
bmRequestType	inc/usb.h	/^  REQUEST_TYPE bmRequestType;$/;"	m	struct:_USB_SETUP_PACKET
buffer0	inc/usbhw.h	/^  volatile uint32_t buffer0;$/;"	m	struct:__anon109
buffer0	inc/usbhw.h	/^  volatile uint32_t buffer0;$/;"	m	struct:__anon110
buffer1	inc/usbhw.h	/^  volatile uint32_t buffer1;$/;"	m	struct:__anon109
buffer1	inc/usbhw.h	/^  volatile uint32_t buffer1;$/;"	m	struct:__anon110
buffer2	inc/usbhw.h	/^  volatile uint32_t buffer2;$/;"	m	struct:__anon109
buffer2	inc/usbhw.h	/^  volatile uint32_t buffer2;$/;"	m	struct:__anon110
buffer3	inc/usbhw.h	/^  volatile uint32_t buffer3;$/;"	m	struct:__anon109
buffer3	inc/usbhw.h	/^  volatile uint32_t buffer3;$/;"	m	struct:__anon110
buffer4	inc/usbhw.h	/^  volatile uint32_t buffer4;$/;"	m	struct:__anon109
buffer4	inc/usbhw.h	/^  volatile uint32_t buffer4;$/;"	m	struct:__anon110
callApp	src/startup_lpc18xx.s	/^callApp:$/;"	l
cap	inc/usbhw.h	/^  volatile uint32_t cap;$/;"	m	struct:__anon110
check_failed	upccar.c	/^void check_failed(uint8_t *file, uint32_t line)$/;"	f
curr_dTD	inc/usbhw.h	/^  volatile uint32_t curr_dTD;$/;"	m	struct:__anon110
dDataLength	inc/msc.h	/^  uint32_t dDataLength;$/;"	m	struct:_MSC_CBW
dDataResidue	inc/msc.h	/^  uint32_t dDataResidue;$/;"	m	struct:_MSC_CSW
dSignature	inc/msc.h	/^  uint32_t dSignature;$/;"	m	struct:_MSC_CBW
dSignature	inc/msc.h	/^  uint32_t dSignature;$/;"	m	struct:_MSC_CSW
dTag	inc/msc.h	/^  uint32_t dTag;$/;"	m	struct:_MSC_CBW
dTag	inc/msc.h	/^  uint32_t dTag;$/;"	m	struct:_MSC_CSW
default_exception_handler	upccar.c	/^void default_exception_handler(void)$/;"	f
ep0_maxp	inc/usb.h	/^  uint32_t ep0_maxp;$/;"	m	struct:_USB_INIT_
ep_QH	src/usbhw.c	/^DQH_T ep_QH[EP_NUM_MAX] __attribute__((aligned(2048)));$/;"	v
ep_QH	src/usbhw.c	/^DQH_T ep_QH[EP_NUM_MAX];$/;"	v
ep_TD	src/usbhw.c	/^DTD_T ep_TD[EP_NUM_MAX] __attribute__((aligned(64)));$/;"	v
ep_TD	src/usbhw.c	/^DTD_T ep_TD[EP_NUM_MAX];$/;"	v
ep_read_len	src/usbhw.c	/^static uint32_t ep_read_len[6];$/;"	v	file:
g_drv	src/usbhw.c	/^LPC_USBDRV_INIT_T g_drv;$/;"	v
gap	inc/usbhw.h	/^  volatile uint32_t gap[4];$/;"	m	struct:__anon110
getPC	src/startup_lpc18xx.s	/^getPC:$/;"	l
gpio_set_dir	src/leds.c	/^void gpio_set_dir(uint32_t portnum, uint32_t bitnum, uint8_t value)$/;"	f
gpio_set_value	src/leds.c	/^void gpio_set_value(uint32_t portnum, uint32_t bitnum, uint8_t value)$/;"	f
iConfiguration	inc/usb.h	/^  uint8_t  iConfiguration;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
iInterface	inc/usb.h	/^  uint8_t  iInterface;$/;"	m	struct:_USB_INTERFACE_DESCRIPTOR
iManufacturer	inc/usb.h	/^  uint8_t  iManufacturer;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
iProduct	inc/usb.h	/^  uint8_t  iProduct;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
iSerialNumber	inc/usb.h	/^  uint8_t  iSerialNumber;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
idProduct	inc/usb.h	/^  uint16_t  idProduct;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
idVendor	inc/usb.h	/^  uint16_t  idVendor;$/;"	m	struct:_USB_DEVICE_DESCRIPTOR
int16_t	inc/lpc_types.h	/^typedef signed short   int16_t;$/;"	t
int32_t	inc/lpc_types.h	/^typedef signed int     int32_t;$/;"	t
int64_t	inc/lpc_types.h	/^typedef signed long long    int64_t;$/;"	t
int8_t	inc/lpc_types.h	/^typedef signed char    int8_t;$/;"	t
isappmem	src/system_lpc18xx.c	/^uint8_t isappmem(uint32_t addr, uint32_t size)$/;"	f
led_set	src/leds.c	/^void led_set(uint8_t led, uint8_t value)$/;"	f
local_time	src/wait.c	/^static uint32_t local_time;$/;"	v	file:
logo	src/spilcd.c	/^uint8_t logo[512];$/;"	v
logo_bits	inc/logo.h	/^static unsigned char logo_bits[] = {$/;"	v
main	upccar.c	/^int main (void)$/;"	f
memcmp	src/stubs.c	/^int memcmp(const void* a, const void* b, int sz)$/;"	f
memcpy	src/stubs.c	/^void memcpy(const void* a, void* b, int c)$/;"	f
memset	src/stubs.c	/^void memset(const void* a, int b, int c)$/;"	f
msc_buf	src/mscuser.c	/^uint8_t* msc_buf = (uint8_t*)MSC_BUF_ADDR;$/;"	v
msc_iblock	src/mscuser.c	/^uint32_t msc_iblock = 0;$/;"	v
msc_nblocks	src/mscuser.c	/^uint32_t msc_nblocks = 0;$/;"	v
msc_wr	src/mscuser.c	/^volatile uint8_t  msc_wr = 0;$/;"	v
nPRIV	inc/core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon89::__anon90
next	inc/lpc18xx_cgu.h	/^	uint8_t next;								\/**< Pointer to next structure	*\/$/;"	m	struct:__anon120
next_dTD	inc/usbhw.h	/^  volatile uint32_t next_dTD;$/;"	m	struct:__anon109
next_dTD	inc/usbhw.h	/^  volatile uint32_t next_dTD;$/;"	m	struct:__anon110
pData	inc/usbcore.h	/^  uint8_t  *pData;$/;"	m	struct:_USB_EP_DATA
printf	src/stubs.c	/^int printf(const char* format, ...)$/;"	f
reserved	inc/usbhw.h	/^  volatile uint32_t reserved;$/;"	m	struct:__anon109
reserved	inc/usbhw.h	/^  volatile uint32_t reserved;$/;"	m	struct:__anon110
ret_code	src/startup_lpc18xx.s	/^ret_code:$/;"	l
scu_pinmux	src/lpc18xx_scu.c	/^void scu_pinmux(uint8_t port, uint8_t pin, uint8_t mode, uint8_t func)$/;"	f
setup	inc/usbhw.h	/^  volatile uint32_t setup[2];$/;"	m	struct:__anon110
spi_cs_high	src/spilcd.c	/^void spi_cs_high(void)$/;"	f
spi_cs_low	src/spilcd.c	/^void spi_cs_low(void)$/;"	f
spi_get_status	src/lpc18xx_spi.c	/^uint32_t spi_get_status(void)$/;"	f
spi_xfer	src/lpc18xx_spi.c	/^void spi_xfer(uint8_t* data_out, uint8_t* data_in, uint32_t count)$/;"	f
spilcd_cmd	src/spilcd.c	/^void spilcd_cmd(uint8_t cmd)$/;"	f
spilcd_dat	src/spilcd.c	/^void spilcd_dat(uint8_t dat)$/;"	f
spilcd_init	src/spilcd.c	/^void spilcd_init()$/;"	f
sprintf	src/stubs.c	/^int sprintf(char* buf, const char* format, ...)$/;"	f
strcmp	src/stubs.c	/^int strcmp(const char* str1, const char* str2)$/;"	f
strlen	src/stubs.c	/^int strlen(const char* str)$/;"	f
strnlen	src/stubs.c	/^int strnlen(const char* str, unsigned int sz)$/;"	f
system_blink_critical_error	upccar.c	/^void system_blink_critical_error(uint32_t errcode)$/;"	f
system_get_serial	upccar.c	/^void system_get_serial(uint32_t* dst)$/;"	f
system_reset	src/system_lpc18xx.c	/^void system_reset(void)$/;"	f
time	src/wait.c	/^uint32_t time(void)$/;"	f
total_bytes	inc/usbhw.h	/^  volatile uint32_t total_bytes ;$/;"	m	struct:__anon109
total_bytes	inc/usbhw.h	/^  volatile uint32_t total_bytes;$/;"	m	struct:__anon110
u16	inc/core_cm3.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon95::__anon96
u32	inc/core_cm3.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon95::__anon96
u8	inc/core_cm3.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon95::__anon96
uart_init	src/uart.c	/^void uart_init(void)$/;"	f
uart_putch	src/uart.c	/^void uart_putch(char ch)$/;"	f
uart_puts	src/uart.c	/^void uart_puts(char* s)$/;"	f
uart_send	src/uart.c	/^void uart_send(uint8_t* buf, uint32_t size)$/;"	f
uint16_t	inc/lpc_types.h	/^typedef unsigned short uint16_t;$/;"	t
uint32_t	inc/lpc_types.h	/^typedef unsigned int   uint32_t;$/;"	t
uint64_t	inc/lpc_types.h	/^typedef unsigned long long  uint64_t;$/;"	t
uint8_t	inc/lpc_types.h	/^typedef unsigned char  uint8_t;$/;"	t
usb_connected	src/usbhw.c	/^static uint32_t usb_connected = 0;$/;"	v	file:
usb_set_serial	src/usbdesc.c	/^uint8_t usb_set_serial(const uint8_t* serial)$/;"	f
usb_set_vidpid	src/usbdesc.c	/^void usb_set_vidpid(uint16_t vid, uint16_t pid)$/;"	f
vprintf	src/stubs.c	/^int vprintf(const char* format, va_list list)$/;"	f
vprintf_buf	src/stubs.c	/^static char vprintf_buf[255];$/;"	v	file:
vsprintf	src/stubs.c	/^int vsprintf(char* buf, const char* format, va_list list)$/;"	f
w	inc/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon83
w	inc/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon85
w	inc/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon87
w	inc/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon89
wIndex	inc/usb.h	/^  WORD_BYTE    wIndex;$/;"	m	struct:_USB_SETUP_PACKET
wLength	inc/usb.h	/^  uint16_t         wLength;$/;"	m	struct:_USB_SETUP_PACKET
wMaxPacketSize	inc/usb.h	/^  uint16_t  wMaxPacketSize;$/;"	m	struct:_USB_ENDPOINT_DESCRIPTOR
wTotalLength	inc/usb.h	/^  uint16_t  wTotalLength;$/;"	m	struct:_USB_CONFIGURATION_DESCRIPTOR
wTotalLength	inc/usb.h	/^  uint16_t wTotalLength;$/;"	m	struct:_USB_OTHER_SPEED_CONFIGURATION
wValue	inc/usb.h	/^  WORD_BYTE    wValue;$/;"	m	struct:_USB_SETUP_PACKET
wait_init	src/wait.c	/^void wait_init(void)$/;"	f
wait_us	src/wait.c	/^void wait_us(uint32_t us)$/;"	f
xPSR_Type	inc/core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon87
