module expression12(finput [0:7] in1, [0:7] in2, foutput out);

    flow temp_out;

    assign temp_out = in1 + in2;

    assign out = temp_out;

endmodule
