// Seed: 4183359471
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3
);
  logic id_4 = id_0 + id_3;
endmodule
