Warning: Design 'fpu' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fpu
Version: M-2016.12-SP1
Date   : Tue Apr 23 19:21:27 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: global_shift_enable
              (input port)
  Endpoint: so (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                70000                 saed32rvt_ss0p95v25c
  test_stub_scan     ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  global_shift_enable (in)                                0.00 #     0.00 f
  fpu_rptr_groups/global_shift_enable (fpu_rptr_groups)
                                                          0.00 #     0.00 f
  fpu_rptr_groups/i_ctu_tst_buf1_lo/in[2] (fpu_bufrpt_grp4_10)
                                                          0.00 #     0.00 f
  fpu_rptr_groups/i_ctu_tst_buf1_lo/out[2] (fpu_bufrpt_grp4_10)
                                                          0.00 #     0.00 f
  fpu_rptr_groups/global_shift_enable_buf1 (fpu_rptr_groups)
                                                          0.00 #     0.00 f
  test_stub/global_shift_enable (test_stub_scan)          0.00 #     0.00 f
  test_stub/U9/Y (NAND2X0_RVT)                        1935482.75 #
                                                                 1935482.75 r
  test_stub/U8/Y (AND3X1_RVT)                             0.12   1935482.88 r
  test_stub/U6/Y (MUX21X1_RVT)                            0.62   1935483.50 r
  test_stub/so_0 (test_stub_scan)                         0.00   1935483.50 r
  fpu_rptr_groups/so_unbuf (fpu_rptr_groups)              0.00   1935483.50 r
  fpu_rptr_groups/i_se_buf1/in[1] (fpu_bufrpt_grp4_8)     0.00   1935483.50 r
  fpu_rptr_groups/i_se_buf1/out[1] (fpu_bufrpt_grp4_8)
                                                          0.00   1935483.50 r
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[9] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00   1935483.50 r
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[9] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00   1935483.50 r
  fpu_rptr_groups/so (fpu_rptr_groups)                    0.00   1935483.50 r
  so (out)                                                0.00   1935483.50 r
  data arrival time                                              1935483.50
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q[7] (dff_s_SIZE8_1)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[144] (fpu_out_dp)     0.00       0.22 f
  fpu_out/fp_cpx_data_ca[144] (fpu_out)                   0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[144] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[0] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[0] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[144] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[144] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q[6] (dff_s_SIZE8_1)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[143] (fpu_out_dp)     0.00       0.22 f
  fpu_out/fp_cpx_data_ca[143] (fpu_out)                   0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[143] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_5/in[1] (fpu_rptr_fp_cpx_grp16_5)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_5/out[1] (fpu_rptr_fp_cpx_grp16_5)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[143] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[143] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CLK
              (internal path startpoint)
  Endpoint: fp_cpx_data_ca[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q[5] (dff_s_SIZE8_1)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[142] (fpu_out_dp)     0.00       0.22 f
  fpu_out/fp_cpx_data_ca[142] (fpu_out)                   0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[142] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[15] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[15] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[142] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[142] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CLK
              (internal path startpoint)
  Endpoint: fp_cpx_data_ca[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q[4] (dff_s_SIZE8_1)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[141] (fpu_out_dp)     0.00       0.22 f
  fpu_out/fp_cpx_data_ca[141] (fpu_out)                   0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[141] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_5/in[2] (fpu_rptr_fp_cpx_grp16_5)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_5/out[2] (fpu_rptr_fp_cpx_grp16_5)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[141] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[141] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CLK
              (internal path startpoint)
  Endpoint: fp_cpx_data_ca[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q[3] (dff_s_SIZE8_1)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[140] (fpu_out_dp)     0.00       0.22 f
  fpu_out/fp_cpx_data_ca[140] (fpu_out)                   0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[140] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[14] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[14] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[140] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[140] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CLK
              (internal path startpoint)
  Endpoint: fp_cpx_data_ca[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q[2] (dff_s_SIZE8_1)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[136] (fpu_out_dp)     0.00       0.22 f
  fpu_out/fp_cpx_data_ca[136] (fpu_out)                   0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[136] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[12] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[12] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[136] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[136] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q[1] (dff_s_SIZE8_1)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[135] (fpu_out_dp)     0.00       0.22 f
  fpu_out/fp_cpx_data_ca[135] (fpu_out)                   0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[135] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_5/in[5] (fpu_rptr_fp_cpx_grp16_5)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_5/out[5] (fpu_rptr_fp_cpx_grp16_5)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[135] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[135] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q[0] (dff_s_SIZE8_1)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[134] (fpu_out_dp)     0.00       0.22 f
  fpu_out/fp_cpx_data_ca[134] (fpu_out)                   0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[134] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[11] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[11] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[134] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[134] (out)                               0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[76]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[76] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[76] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[76] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[76] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[2] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[2] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[76] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[76] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[75]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[75] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[75] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[75] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[75] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/in[3] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/out[3] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[75] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[75] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[74]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[74] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[74] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[74] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[74] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[3] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[3] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[74] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[74] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[73]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[73] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[73] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[73] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[73] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/in[5] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/out[5] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[73] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[73] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[72]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[72] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[72] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[72] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[72] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[4] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[4] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[72] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[72] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CLK
              (internal path startpoint)
  Endpoint: fp_cpx_data_ca[71]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[71] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[71] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[71] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[71] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/in[4] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/out[4] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[71] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[71] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CLK
              (internal path startpoint)
  Endpoint: fp_cpx_data_ca[70]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[70] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[70] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[70] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[70] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[5] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[5] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[70] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[70] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[69]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[69] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[69] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[69] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[69] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/in[6] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/out[6] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[69] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[69] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[68]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[68] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[68] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[68] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[68] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[6] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[6] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[68] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[68] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[67]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[67] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[67] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[67] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[67] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/in[7] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/out[7] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[67] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[67] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[66]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[66] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[66] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[66] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[66] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[7] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[7] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[66] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[66] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[65] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[65] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[65] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[65] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/in[8] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_7/out[8] (fpu_rptr_fp_cpx_grp16_3)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[65] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[65] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CLK
              (internal path startpoint)
  Endpoint: fp_cpx_data_ca[64]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[64] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[64] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[64] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[64] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[8] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[8] (fpu_rptr_fp_cpx_grp16_1)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[64] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[64] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[63] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[63] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[63] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[63] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_5/in[0] (fpu_rptr_fp_cpx_grp16_5)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_5/out[0] (fpu_rptr_fp_cpx_grp16_5)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[63] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[63] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[62] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[62] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[62] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[62] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[1] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[1] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[62] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[62] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[61] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[61] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[61] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[61] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[14] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[14] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[61] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[61] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[60] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[60] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[60] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[60] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[2] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[2] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[60] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[60] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[59] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[59] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[59] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[59] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[15] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[15] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[59] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[59] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[58] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[58] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[58] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[58] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[3] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[3] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[58] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[58] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[57] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[57] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[57] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[57] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[13] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[13] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[57] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[57] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[56] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[56] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[56] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[56] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[4] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[4] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[56] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[56] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[55] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[55] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[55] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[55] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[11] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[11] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[55] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[55] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[54] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[54] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[54] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[54] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[5] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[5] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[54] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[54] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[53] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[53] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[53] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[53] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[12] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[12] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[53] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[53] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[52] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[52] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[52] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[52] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[6] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[6] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[52] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[52] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[51] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[51] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[51] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[51] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[10] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[10] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[51] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[51] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[50] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[50] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[50] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[50] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[7] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[7] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[50] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[50] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[49] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[49] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[49] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[49] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[8] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[8] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[49] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[49] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[48] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[48] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[48] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[48] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[8] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[8] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[48] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[48] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[47] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[47] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[47] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[47] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[9] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[9] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[47] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[47] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[46] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[46] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[46] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[46] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[9] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[9] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[46] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[46] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[45] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[45] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[45] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[45] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[7] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[7] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[45] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[45] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[44]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[44] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[44] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[44] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[44] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[10] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[10] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[44] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[44] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[43]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[43] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[43] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[43] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[43] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[5] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[5] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[43] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[43] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[42]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[42] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[42] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[42] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[42] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[11] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[11] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[42] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[42] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[41]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[41] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[41] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[41] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[41] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[6] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[6] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[41] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[41] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[40]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[40] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[40] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[40] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[40] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[12] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[12] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[40] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[40] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[39]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[39] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[39] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[39] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[39] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[4] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[4] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[39] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[39] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[38]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[38] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[38] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[38] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[38] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[13] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[13] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[38] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[38] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[37]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[37] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[37] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[37] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[37] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[2] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[2] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[37] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[37] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[36] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[36] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[36] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[36] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[14] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[14] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[36] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[36] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[35]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[35] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[35] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[35] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[35] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[3] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[3] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[35] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[35] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[34]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[34] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[34] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[34] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[34] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/in[15] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_1/out[15] (fpu_rptr_fp_cpx_grp16_9)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[34] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[34] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[33]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[33] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[33] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[33] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[33] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[1] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[1] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[33] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[33] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[32]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[32] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[32] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[32] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[32] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[0] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[0] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[32] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[32] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[31] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[31] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[31] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[31] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[15] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[15] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[31] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[31] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[30] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[30] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[30] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[30] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[1] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[1] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[30] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[30] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[29] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[29] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[29] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[29] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/in[0] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_4/out[0] (fpu_rptr_fp_cpx_grp16_6)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[29] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[29] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[28] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[28] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[28] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[28] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[2] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[2] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[28] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[28] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[27] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[27] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[27] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[27] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[14] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[14] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[27] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[27] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[26] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[26] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[26] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[26] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[3] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[3] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[26] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[26] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[25] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[25] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[25] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[25] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[12] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[12] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[25] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[25] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[24]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[24] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[24] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[24] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[24] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[4] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[4] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[24] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[24] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[23] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[23] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[23] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[23] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[13] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[13] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[23] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[23] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[22] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[22] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[22] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[22] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[5] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[5] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[22] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[22] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[21] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[21] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[21] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[21] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[11] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[11] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[21] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[21] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[20] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[20] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[20] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[20] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[6] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[6] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[20] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[20] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[19] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[19] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[19] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[19] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[9] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[9] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[19] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[19] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[18] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[18] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[18] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[18] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[7] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[7] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[18] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[18] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[17] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[17] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[17] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[17] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[10] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[10] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[17] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[17] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[16] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[16] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[16] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[16] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[8] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[8] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[16] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[16] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[15] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[15] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[15] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[15] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[8] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[8] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[15] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[15] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[14] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[14] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[14] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[14] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[9] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[9] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[14] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[14] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[13] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[13] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[13] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[13] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[6] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[6] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[13] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[13] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[12] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[12] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[12] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[12] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[10] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[10] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[12] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[12] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[11] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[11] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[11] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[11] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[7] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[7] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[11] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[11] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[10] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[10] (fpu_out_dp)      0.00       0.22 f
  fpu_out/fp_cpx_data_ca[10] (fpu_out)                    0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[10] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[11] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[11] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[10] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[10] (out)                                0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[9]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[9] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[9] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[9] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[9] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[5] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[5] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[9] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[9] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[8] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[8] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[8] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[8] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[12] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[12] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[8] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[8] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[7] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[7] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[7] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[7] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[3] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[3] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[7] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[7] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[6] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[6] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[6] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[6] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[13] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[13] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[6] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[6] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[5] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[5] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[5] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[5] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[4] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[4] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[5] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[5] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[4] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[4] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[4] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[4] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[14] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[14] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[4] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[4] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[3] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[3] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[3] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[3] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[2] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[2] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[3] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[3] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[2] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[2] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[2] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[2] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/in[15] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_2/out[15] (fpu_rptr_fp_cpx_grp16_8)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[2] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[2] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[1] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[1] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[1] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[1] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[0] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[0] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[1] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[1] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu_out_dp         8000                  saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.22       0.22 f
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q[0] (dff_s_SIZE77)
                                                          0.00       0.22 f
  fpu_out/fpu_out_dp/fp_cpx_data_ca[0] (fpu_out_dp)       0.00       0.22 f
  fpu_out/fp_cpx_data_ca[0] (fpu_out)                     0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca[0] (fpu_rptr_groups)     0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/in[1] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/i_fp_cpx_buf1_3/out[1] (fpu_rptr_fp_cpx_grp16_7)
                                                          0.00       0.22 f
  fpu_rptr_groups/fp_cpx_data_ca_buf1[0] (fpu_rptr_groups)
                                                          0.00       0.22 f
  fp_cpx_data_ca[0] (out)                                 0.00       0.22 f
  data arrival time                                                  0.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dff_s_SIZE8_2      ForQA                 saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.20       0.20 f
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q[7] (dff_s_SIZE8_2)
                                                          0.00       0.20 f
  fpu_out/fpu_out_ctl/fp_cpx_req_cq[7] (fpu_out_ctl)      0.00       0.20 f
  fpu_out/fp_cpx_req_cq[7] (fpu_out)                      0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq[7] (fpu_rptr_groups)      0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[6] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[6] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq_buf1[7] (fpu_rptr_groups)
                                                          0.00       0.20 f
  fp_cpx_req_cq[7] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dff_s_SIZE8_2      ForQA                 saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.20       0.20 f
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q[6] (dff_s_SIZE8_2)
                                                          0.00       0.20 f
  fpu_out/fpu_out_ctl/fp_cpx_req_cq[6] (fpu_out_ctl)      0.00       0.20 f
  fpu_out/fp_cpx_req_cq[6] (fpu_out)                      0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq[6] (fpu_rptr_groups)      0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[7] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[7] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq_buf1[6] (fpu_rptr_groups)
                                                          0.00       0.20 f
  fp_cpx_req_cq[6] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dff_s_SIZE8_2      ForQA                 saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.20       0.20 f
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q[5] (dff_s_SIZE8_2)
                                                          0.00       0.20 f
  fpu_out/fpu_out_ctl/fp_cpx_req_cq[5] (fpu_out_ctl)      0.00       0.20 f
  fpu_out/fp_cpx_req_cq[5] (fpu_out)                      0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq[5] (fpu_rptr_groups)      0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[3] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[3] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq_buf1[5] (fpu_rptr_groups)
                                                          0.00       0.20 f
  fp_cpx_req_cq[5] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dff_s_SIZE8_2      ForQA                 saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.20       0.20 f
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q[4] (dff_s_SIZE8_2)
                                                          0.00       0.20 f
  fpu_out/fpu_out_ctl/fp_cpx_req_cq[4] (fpu_out_ctl)      0.00       0.20 f
  fpu_out/fp_cpx_req_cq[4] (fpu_out)                      0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq[4] (fpu_rptr_groups)      0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[0] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[0] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq_buf1[4] (fpu_rptr_groups)
                                                          0.00       0.20 f
  fp_cpx_req_cq[4] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dff_s_SIZE8_2      ForQA                 saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.20       0.20 f
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q[3] (dff_s_SIZE8_2)
                                                          0.00       0.20 f
  fpu_out/fpu_out_ctl/fp_cpx_req_cq[3] (fpu_out_ctl)      0.00       0.20 f
  fpu_out/fp_cpx_req_cq[3] (fpu_out)                      0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq[3] (fpu_rptr_groups)      0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[5] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[5] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq_buf1[3] (fpu_rptr_groups)
                                                          0.00       0.20 f
  fp_cpx_req_cq[3] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dff_s_SIZE8_2      ForQA                 saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.20       0.20 f
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q[2] (dff_s_SIZE8_2)
                                                          0.00       0.20 f
  fpu_out/fpu_out_ctl/fp_cpx_req_cq[2] (fpu_out_ctl)      0.00       0.20 f
  fpu_out/fp_cpx_req_cq[2] (fpu_out)                      0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq[2] (fpu_rptr_groups)      0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[4] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[4] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq_buf1[2] (fpu_rptr_groups)
                                                          0.00       0.20 f
  fp_cpx_req_cq[2] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dff_s_SIZE8_2      ForQA                 saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.20       0.20 f
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q[1] (dff_s_SIZE8_2)
                                                          0.00       0.20 f
  fpu_out/fpu_out_ctl/fp_cpx_req_cq[1] (fpu_out_ctl)      0.00       0.20 f
  fpu_out/fp_cpx_req_cq[1] (fpu_out)                      0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq[1] (fpu_rptr_groups)      0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[2] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[2] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq_buf1[1] (fpu_rptr_groups)
                                                          0.00       0.20 f
  fp_cpx_req_cq[1] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_req_cq[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dff_s_SIZE8_2      ForQA                 saed32rvt_ss0p95v25c
  fpu                70000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.20       0.20 f
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q[0] (dff_s_SIZE8_2)
                                                          0.00       0.20 f
  fpu_out/fpu_out_ctl/fp_cpx_req_cq[0] (fpu_out_ctl)      0.00       0.20 f
  fpu_out/fp_cpx_req_cq[0] (fpu_out)                      0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq[0] (fpu_rptr_groups)      0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/in[1] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/i_fp_cpx_buf1_0/out[1] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.20 f
  fpu_rptr_groups/fp_cpx_req_cq_buf1[0] (fpu_rptr_groups)
                                                          0.00       0.20 f
  fp_cpx_req_cq[0] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
