
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -207.45

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3461.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.41    0.34    0.78 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.78   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.70    0.70   library removal time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.99    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3461.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.41    0.34    0.78 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.78   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library recovery time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  1.38   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.44    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.86    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   60.28    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   48.76    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   35.36    0.01    0.03    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.66    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   50.57    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   25.40    0.06    0.08    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   28.96    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.23    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.10    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.23    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   36.54    0.17    0.20    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.18    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.71    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    2.62    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   16.42    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.64    0.02    0.02    1.09 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.09 v _30153_/B (FA_X1)
     1    3.71    0.02    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.18 v _30168_/CI (FA_X1)
     1    1.89    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.81    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.85    0.02    0.09    1.39 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.39 v _30174_/A (FA_X1)
     1    2.45    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.81    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    3.98    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    1.96    0.02    0.09    1.72 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.72 v _21495_/A (INV_X1)
     1    3.98    0.01    0.02    1.75 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.75 ^ _30534_/A (HA_X1)
     2    4.61    0.03    0.06    1.81 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.81 ^ _23568_/B2 (AOI21_X1)
     3    6.41    0.02    0.03    1.84 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.84 v _23570_/A (AOI21_X1)
     3    7.02    0.05    0.07    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    4.30    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.76    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.30    0.05    0.07    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23719_/B1 (AOI21_X1)
     1    2.57    0.02    0.02    2.08 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.08 v _23720_/B (XOR2_X1)
     1    3.18    0.03    0.04    2.12 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.12 ^ _23721_/A2 (NOR2_X1)
     1    2.67    0.03    0.02    2.14 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.14 v _23722_/A3 (NOR3_X1)
     2    9.10    0.08    0.11    2.25 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.25 ^ _23724_/B1 (OAI22_X1)
     1    1.70    0.02    0.03    2.28 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.28 v _23725_/B2 (AOI21_X1)
     4   15.90    0.08    0.10    2.39 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.08    0.00    2.39 ^ _23726_/A (BUF_X1)
    10   24.86    0.06    0.09    2.48 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.48 ^ _24148_/B2 (OAI21_X1)
     1    1.38    0.02    0.02    2.51 v _24148_/ZN (OAI21_X1)
                                         _01336_ (net)
                  0.02    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3461.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.41    0.34    0.78 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.78   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library recovery time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  1.38   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.44    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.86    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   60.28    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   48.76    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   35.36    0.01    0.03    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.66    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   50.57    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   25.40    0.06    0.08    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   28.96    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.23    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.10    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.23    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   36.54    0.17    0.20    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.18    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.71    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    2.62    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   16.42    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.64    0.02    0.02    1.09 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.09 v _30153_/B (FA_X1)
     1    3.71    0.02    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.18 v _30168_/CI (FA_X1)
     1    1.89    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.81    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.85    0.02    0.09    1.39 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.39 v _30174_/A (FA_X1)
     1    2.45    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.81    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    3.98    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    1.96    0.02    0.09    1.72 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.72 v _21495_/A (INV_X1)
     1    3.98    0.01    0.02    1.75 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.75 ^ _30534_/A (HA_X1)
     2    4.61    0.03    0.06    1.81 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.81 ^ _23568_/B2 (AOI21_X1)
     3    6.41    0.02    0.03    1.84 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.84 v _23570_/A (AOI21_X1)
     3    7.02    0.05    0.07    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    4.30    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.76    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.30    0.05    0.07    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23719_/B1 (AOI21_X1)
     1    2.57    0.02    0.02    2.08 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.08 v _23720_/B (XOR2_X1)
     1    3.18    0.03    0.04    2.12 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.12 ^ _23721_/A2 (NOR2_X1)
     1    2.67    0.03    0.02    2.14 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.14 v _23722_/A3 (NOR3_X1)
     2    9.10    0.08    0.11    2.25 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.25 ^ _23724_/B1 (OAI22_X1)
     1    1.70    0.02    0.03    2.28 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.28 v _23725_/B2 (AOI21_X1)
     4   15.90    0.08    0.10    2.39 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.08    0.00    2.39 ^ _23726_/A (BUF_X1)
    10   24.86    0.06    0.09    2.48 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.48 ^ _24148_/B2 (OAI21_X1)
     1    1.38    0.02    0.02    2.51 v _24148_/ZN (OAI21_X1)
                                         _01336_ (net)
                  0.02    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.30   -0.10 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   29.70  -19.23 (VIOLATED)
_17048_/Z                              25.33   44.31  -18.98 (VIOLATED)
_27512_/ZN                             23.23   37.20  -13.96 (VIOLATED)
_22344_/ZN                             23.23   35.99  -12.75 (VIOLATED)
_20328_/ZN                             16.02   28.65  -12.63 (VIOLATED)
_22217_/ZN                             23.23   35.50  -12.26 (VIOLATED)
_19924_/ZN                             25.33   37.51  -12.18 (VIOLATED)
_22176_/ZN                             23.23   35.20  -11.97 (VIOLATED)
_22073_/ZN                             23.23   34.94  -11.70 (VIOLATED)
_24776_/ZN                             16.02   27.63  -11.61 (VIOLATED)
_22284_/ZN                             23.23   34.66  -11.43 (VIOLATED)
_18225_/ZN                             26.02   37.31  -11.29 (VIOLATED)
_18358_/ZN                             25.33   36.54  -11.21 (VIOLATED)
_20318_/Z                              25.33   36.52  -11.19 (VIOLATED)
_27522_/ZN                             23.23   34.42  -11.19 (VIOLATED)
_19553_/ZN                             26.02   37.10  -11.08 (VIOLATED)
_20319_/Z                              25.33   36.32  -10.99 (VIOLATED)
_27504_/ZN                             23.23   34.22  -10.98 (VIOLATED)
_22133_/ZN                             23.23   34.18  -10.95 (VIOLATED)
_18977_/ZN                             26.02   36.82  -10.81 (VIOLATED)
_18303_/ZN                             25.33   35.34  -10.01 (VIOLATED)
_18215_/ZN                             26.02   35.97   -9.96 (VIOLATED)
_18429_/ZN                             26.02   35.85   -9.83 (VIOLATED)
_19863_/ZN                             25.33   34.94   -9.61 (VIOLATED)
_22911_/ZN                             10.47   19.80   -9.33 (VIOLATED)
_19183_/ZN                             26.70   35.96   -9.26 (VIOLATED)
_22089_/ZN                             23.23   32.18   -8.95 (VIOLATED)
_22052_/ZN                             23.23   32.07   -8.84 (VIOLATED)
_22363_/ZN                             26.05   34.40   -8.35 (VIOLATED)
_18417_/ZN                             26.02   34.35   -8.34 (VIOLATED)
_18028_/ZN                             26.02   34.12   -8.11 (VIOLATED)
_19731_/ZN                             26.02   33.91   -7.89 (VIOLATED)
_18471_/ZN                             25.33   33.04   -7.71 (VIOLATED)
_19781_/ZN                             25.33   32.99   -7.66 (VIOLATED)
_20147_/ZN                             10.47   18.07   -7.60 (VIOLATED)
_19370_/ZN                             26.02   33.18   -7.16 (VIOLATED)
_18055_/ZN                             28.99   36.08   -7.09 (VIOLATED)
_20890_/ZN                             16.02   22.81   -6.78 (VIOLATED)
_18615_/ZN                             28.99   35.76   -6.76 (VIOLATED)
_25831_/ZN                             10.47   16.34   -5.87 (VIOLATED)
_19965_/ZN                             25.33   30.91   -5.58 (VIOLATED)
_22868_/ZN                             10.47   15.21   -4.74 (VIOLATED)
_20352_/ZN                             16.02   20.04   -4.02 (VIOLATED)
_19681_/ZN                             25.33   29.11   -3.78 (VIOLATED)
_20148_/ZN                             10.47   13.81   -3.34 (VIOLATED)
_18603_/ZN                             26.02   29.34   -3.33 (VIOLATED)
_17534_/ZN                             13.81   16.97   -3.16 (VIOLATED)
_22831_/ZN                             10.47   13.60   -3.12 (VIOLATED)
_23322_/ZN                             10.47   13.59   -3.11 (VIOLATED)
_22301_/ZN                             10.47   13.53   -3.06 (VIOLATED)
_19421_/ZN                             25.33   28.18   -2.85 (VIOLATED)
_19384_/ZN                             26.70   29.29   -2.59 (VIOLATED)
_23367_/ZN                             16.02   18.14   -2.12 (VIOLATED)
_17600_/ZN                             16.02   18.08   -2.06 (VIOLATED)
_17229_/ZN                             16.02   18.03   -2.01 (VIOLATED)
_21836_/ZN                             10.47   12.45   -1.98 (VIOLATED)
_27336_/ZN                             25.33   26.97   -1.64 (VIOLATED)
_17619_/ZN                             16.02   17.57   -1.55 (VIOLATED)
_22360_/ZN                             10.47   11.53   -1.06 (VIOLATED)
_21844_/ZN                             10.47   11.42   -0.95 (VIOLATED)
_23513_/ZN                             13.81   14.68   -0.87 (VIOLATED)
_17872_/ZN                             25.33   25.64   -0.31 (VIOLATED)
_26507_/ZN                             13.01   13.07   -0.06 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.09719952940940857

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4896

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-19.232316970825195

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.8367

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 63

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1138

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.02    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.04    0.23 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.05    0.31 ^ _16566_/Z (BUF_X4)
   0.09    0.40 ^ _18246_/Z (BUF_X1)
   0.10    0.50 ^ _18247_/Z (BUF_X1)
   0.07    0.56 v _18354_/Z (MUX2_X1)
   0.06    0.62 v _18355_/Z (MUX2_X1)
   0.06    0.68 v _18356_/Z (MUX2_X1)
   0.06    0.74 v _18357_/Z (MUX2_X1)
   0.20    0.93 ^ _18358_/ZN (AOI21_X1)
   0.06    1.00 ^ _20581_/ZN (AND2_X1)
   0.02    1.01 v _20582_/ZN (AOI21_X1)
   0.06    1.07 ^ _20603_/ZN (INV_X1)
   0.02    1.09 v _20604_/ZN (NAND2_X1)
   0.08    1.18 v _30153_/CO (FA_X1)
   0.11    1.29 ^ _30168_/S (FA_X1)
   0.01    1.30 v _21493_/ZN (INV_X1)
   0.09    1.39 v _30169_/S (FA_X1)
   0.12    1.51 ^ _30174_/S (FA_X1)
   0.01    1.52 v _21168_/ZN (INV_X1)
   0.12    1.64 ^ _30178_/S (FA_X1)
   0.09    1.72 v _30179_/S (FA_X1)
   0.02    1.75 ^ _21495_/ZN (INV_X1)
   0.06    1.81 ^ _30534_/S (HA_X1)
   0.03    1.84 v _23568_/ZN (AOI21_X1)
   0.07    1.91 ^ _23570_/ZN (AOI21_X1)
   0.07    1.98 ^ _23655_/ZN (AND4_X1)
   0.01    1.99 v _23717_/ZN (NOR2_X1)
   0.07    2.06 ^ _23718_/ZN (AOI21_X1)
   0.02    2.08 v _23719_/ZN (AOI21_X1)
   0.04    2.12 ^ _23720_/Z (XOR2_X1)
   0.02    2.14 v _23721_/ZN (NOR2_X1)
   0.11    2.25 ^ _23722_/ZN (NOR3_X1)
   0.03    2.28 v _23724_/ZN (OAI22_X1)
   0.10    2.39 ^ _23725_/ZN (AOI21_X1)
   0.09    2.48 ^ _23726_/Z (BUF_X1)
   0.03    2.51 v _24148_/ZN (OAI21_X1)
   0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/D (DFFR_X1)
           2.51   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[150]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.51   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5070

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3512

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.008775

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-02   1.46e-03   1.56e-04   1.26e-02  16.2%
Combinational          2.99e-02   3.48e-02   4.29e-04   6.51e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.66e-02   5.85e-04   7.81e-02 100.0%
                          52.4%      46.9%       0.7%
