INFO: [VRFC 10-163] Analyzing VHDL file "/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/Registers_bench_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registers_bench_tb'
