Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  5 13:49:22 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  15          
TIMING-20  Warning           Non-clocked latch              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: bt_plus (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bt_sub (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.691        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.691        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.923ns (27.668%)  route 2.413ns (72.332%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.698     6.272    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.368 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.715     8.083    sm_clk_BUFG
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.454 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.454    cnt_reg[20]_i_1_n_7
    SLICE_X35Y46         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.299    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.062    15.144    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    cnt_reg[8]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    cnt_reg[12]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.403 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.403    cnt_reg[16]_i_1_n_6
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    cnt_reg[8]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    cnt_reg[12]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.382 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.382    cnt_reg[16]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    cnt_reg[8]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    cnt_reg[12]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.308 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.308    cnt_reg[16]_i_1_n_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    cnt_reg[8]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    cnt_reg[12]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.292 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.292    cnt_reg[16]_i_1_n_7
    SLICE_X35Y45         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    cnt_reg[8]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.289 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.289    cnt_reg[12]_i_1_n_6
    SLICE_X35Y44         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    cnt_reg[8]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.268 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.268    cnt_reg[12]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    cnt_reg[8]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.194 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.194    cnt_reg[12]_i_1_n_5
    SLICE_X35Y44         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    cnt_reg[8]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.178 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.178    cnt_reg[12]_i_1_n_7
    SLICE_X35Y44         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.565     5.117    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.053    cnt_reg_n_0_[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.727 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    cnt_reg[0]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    cnt_reg[4]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.175 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.175    cnt_reg[8]_i_1_n_6
    SLICE_X35Y43         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.819    clk_50MHz_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    15.119    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  7.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    cnt_reg_n_0_[11]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    cnt_reg[8]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    cnt_reg_n_0_[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    cnt_reg[0]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    cnt_reg_n_0_[7]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    cnt_reg[4]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.724    cnt_reg_n_0_[12]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    cnt_reg[12]_i_1_n_7
    SLICE_X35Y44         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.724    cnt_reg_n_0_[16]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    cnt_reg[16]_i_1_n_7
    SLICE_X35Y45         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.723    cnt_reg_n_0_[4]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    cnt_reg[4]_i_1_n_7
    SLICE_X35Y42         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.724    cnt_reg_n_0_[8]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    cnt_reg[8]_i_1_n_7
    SLICE_X35Y43         FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.727    cnt_reg_n_0_[2]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    cnt_reg[0]_i_1_n_5
    SLICE_X35Y41         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.727    cnt_reg_n_0_[6]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    cnt_reg[4]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[19]/Q
                         net (fo=8, routed)           0.120     1.739    dig[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    cnt_reg[16]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44    cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44    cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/CV3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.261ns  (logic 5.075ns (38.268%)  route 8.186ns (61.732%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[2]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV3_reg[2]/Q
                         net (fo=5, routed)           0.988     1.444    kp1/p_6_in
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.154     1.598 r  kp1/SEG7_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.674     2.272    kp1/SEG7_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.327     2.599 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.990     3.589    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.713 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     4.529    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.653 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.965     5.618    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.152     5.770 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.753     9.523    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.738    13.261 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.261    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.857ns  (logic 4.848ns (37.710%)  route 8.009ns (62.290%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[2]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV3_reg[2]/Q
                         net (fo=5, routed)           0.988     1.444    kp1/p_6_in
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.154     1.598 r  kp1/SEG7_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.674     2.272    kp1/SEG7_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.327     2.599 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.990     3.589    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.713 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     4.529    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.653 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.968     5.620    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I3_O)        0.124     5.744 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.573     9.318    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539    12.857 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.857    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.744ns  (logic 4.622ns (36.268%)  route 8.122ns (63.732%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[3]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kp1/CV3_reg[3]/Q
                         net (fo=6, routed)           0.989     1.445    kp1/p_5_in
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.124     1.569 f  kp1/plus_or_sub_reg_i_3/O
                         net (fo=2, routed)           0.826     2.395    kp1/plus_or_sub_reg_i_3_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  kp1/plus_or_sub_reg_i_2/O
                         net (fo=21, routed)          1.049     3.568    kp1/plus_or_sub_reg_i_2_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.692 f  kp1/SEG7_anode_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.707     4.398    kp1/SEG7_anode_OBUF[3]_inst_i_5_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.124     4.522 r  kp1/SEG7_anode_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.665     5.187    kp1/SEG7_anode_OBUF[3]_inst_i_2_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.311 r  kp1/SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.887     9.198    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.744 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.744    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.521ns  (logic 4.845ns (38.699%)  route 7.676ns (61.301%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[2]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV3_reg[2]/Q
                         net (fo=5, routed)           0.988     1.444    kp1/p_6_in
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.154     1.598 r  kp1/SEG7_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.674     2.272    kp1/SEG7_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.327     2.599 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.144     3.743    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.867 r  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.570     4.437    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.561 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.970     5.531    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.124     5.655 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.330     8.985    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536    12.521 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.521    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.459ns  (logic 5.075ns (40.731%)  route 7.384ns (59.269%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[2]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV3_reg[2]/Q
                         net (fo=5, routed)           0.988     1.444    kp1/p_6_in
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.154     1.598 r  kp1/SEG7_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.674     2.272    kp1/SEG7_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.327     2.599 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.144     3.743    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.867 r  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.570     4.437    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.561 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.970     5.531    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.152     5.683 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.038     8.721    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.738    12.459 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.459    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.244ns  (logic 4.827ns (39.422%)  route 7.417ns (60.578%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[2]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV3_reg[2]/Q
                         net (fo=5, routed)           0.988     1.444    kp1/p_6_in
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.154     1.598 r  kp1/SEG7_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.674     2.272    kp1/SEG7_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.327     2.599 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.990     3.589    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.713 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     4.529    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.653 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.819     5.471    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.595 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131     8.726    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.518    12.244 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.244    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.177ns  (logic 4.858ns (39.894%)  route 7.319ns (60.106%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[3]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kp1/CV3_reg[3]/Q
                         net (fo=6, routed)           0.989     1.445    kp1/p_5_in
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.124     1.569 f  kp1/plus_or_sub_reg_i_3/O
                         net (fo=2, routed)           0.826     2.395    kp1/plus_or_sub_reg_i_3_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  kp1/plus_or_sub_reg_i_2/O
                         net (fo=21, routed)          1.049     3.568    kp1/plus_or_sub_reg_i_2_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.692 f  kp1/SEG7_anode_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.707     4.398    kp1/SEG7_anode_OBUF[3]_inst_i_5_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.124     4.522 r  kp1/SEG7_anode_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.097     5.620    kp1/SEG7_anode_OBUF[3]_inst_i_2_n_0
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.152     5.772 r  kp1/SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.651     8.423    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    12.177 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.177    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.139ns  (logic 4.857ns (40.009%)  route 7.282ns (59.991%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[3]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kp1/CV3_reg[3]/Q
                         net (fo=6, routed)           0.989     1.445    kp1/p_5_in
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.124     1.569 f  kp1/plus_or_sub_reg_i_3/O
                         net (fo=2, routed)           0.826     2.395    kp1/plus_or_sub_reg_i_3_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.519 r  kp1/plus_or_sub_reg_i_2/O
                         net (fo=21, routed)          0.683     3.202    kp1/plus_or_sub_reg_i_2_n_0
    SLICE_X32Y45         LUT4 (Prop_lut4_I2_O)        0.150     3.352 r  kp1/SEG7_anode_OBUF[2]_inst_i_4/O
                         net (fo=4, routed)           0.814     4.165    kp1/SEG7_anode_OBUF[2]_inst_i_4_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.332     4.497 f  kp1/SEG7_anode_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           1.341     5.839    kp1/SEG7_anode_OBUF[2]_inst_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.963 r  kp1/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.630     8.592    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    12.139 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.139    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.947ns  (logic 4.847ns (40.574%)  route 7.100ns (59.426%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[2]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV3_reg[2]/Q
                         net (fo=5, routed)           0.988     1.444    kp1/p_6_in
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.154     1.598 r  kp1/SEG7_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.674     2.272    kp1/SEG7_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.327     2.599 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.990     3.589    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.713 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     4.529    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.653 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.965     5.618    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.124     5.742 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.667     8.409    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.538    11.947 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.947    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.899ns  (logic 5.051ns (42.445%)  route 6.848ns (57.555%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  kp1/CV3_reg[2]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV3_reg[2]/Q
                         net (fo=5, routed)           0.988     1.444    kp1/p_6_in
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.154     1.598 r  kp1/SEG7_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.674     2.272    kp1/SEG7_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.327     2.599 r  kp1/SEG7_seg_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           0.990     3.589    kp1/SEG7_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.713 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     4.529    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.653 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.819     5.471    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.152     5.623 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.562     8.185    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.714    11.899 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.899    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV2_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.128     0.292    kp1/CV2
    SLICE_X34Y44         FDRE                                         r  kp1/CV2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV2_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.128     0.292    kp1/CV2
    SLICE_X34Y44         FDRE                                         r  kp1/CV2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.128     0.292    kp1/CV2
    SLICE_X34Y44         FDRE                                         r  kp1/CV2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.128     0.292    kp1/CV2
    SLICE_X34Y44         FDRE                                         r  kp1/CV2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/FSM_onehot_curr_col_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (53.955%)  route 0.140ns (46.045%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.140     0.304    kp1/CV4
    SLICE_X34Y46         FDRE                                         r  kp1/FSM_onehot_curr_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            operand_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE                         0.000     0.000 r  operand_reg[0]/C
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  operand_reg[0]/Q
                         net (fo=3, routed)           0.095     0.259    operand[0]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.304 r  operand[4]_i_1/O
                         net (fo=1, routed)           0.000     0.304    nx_operand[4]
    SLICE_X31Y44         FDCE                                         r  operand_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            operand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.215ns (69.526%)  route 0.094ns (30.474%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE                         0.000     0.000 r  operand_reg[3]/C
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  operand_reg[3]/Q
                         net (fo=3, routed)           0.094     0.258    operand[3]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.051     0.309 r  operand[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    nx_operand[7]
    SLICE_X31Y44         FDCE                                         r  operand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            operand_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.680%)  route 0.148ns (44.320%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  operand_reg[8]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  operand_reg[8]/Q
                         net (fo=4, routed)           0.148     0.289    operand[8]
    SLICE_X29Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.334 r  operand[12]_i_1/O
                         net (fo=1, routed)           0.000     0.334    nx_operand[12]
    SLICE_X29Y46         FDCE                                         r  operand_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE                         0.000     0.000 r  acc_reg[8]/C
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  acc_reg[8]/Q
                         net (fo=5, routed)           0.149     0.290    acc[8]
    SLICE_X33Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.335 r  acc[12]_i_1/O
                         net (fo=1, routed)           0.000     0.335    nx_acc[12]
    SLICE_X33Y45         FDCE                                         r  acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operand_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            operand_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.229ns (66.312%)  route 0.116ns (33.688%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  operand_reg[7]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  operand_reg[7]/Q
                         net (fo=4, routed)           0.116     0.244    operand[7]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.101     0.345 r  operand[11]_i_1/O
                         net (fo=1, routed)           0.000     0.345    nx_operand[11]
    SLICE_X31Y44         FDCE                                         r  operand_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.297ns  (logic 4.948ns (40.233%)  route 7.350ns (59.767%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  cnt_reg[17]/Q
                         net (fo=11, routed)          1.132     6.706    dig[0]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.152     6.858 r  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.684     7.542    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.326     7.868 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     8.683    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.807 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.965     9.772    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.152     9.924 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.753    13.678    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.738    17.415 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.415    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.894ns  (logic 4.721ns (39.696%)  route 7.172ns (60.304%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  cnt_reg[17]/Q
                         net (fo=11, routed)          1.132     6.706    dig[0]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.152     6.858 r  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.684     7.542    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.326     7.868 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     8.683    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.807 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.968     9.775    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.899 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.573    13.472    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539    17.012 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.012    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.480ns  (logic 4.718ns (41.101%)  route 6.762ns (58.899%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  cnt_reg[17]/Q
                         net (fo=11, routed)          1.132     6.706    dig[0]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.152     6.858 r  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.847     7.705    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.326     8.031 f  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.788     8.819    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.943 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.665     9.608    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.124     9.732 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.330    13.062    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536    16.598 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.598    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.416ns  (logic 4.946ns (43.322%)  route 6.470ns (56.678%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  cnt_reg[17]/Q
                         net (fo=11, routed)          1.132     6.706    dig[0]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.152     6.858 r  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.847     7.705    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.326     8.031 f  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.788     8.819    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.943 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.665     9.608    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.150     9.758 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.038    12.796    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.738    16.534 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.534    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.281ns  (logic 4.700ns (41.662%)  route 6.581ns (58.338%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  cnt_reg[17]/Q
                         net (fo=11, routed)          1.132     6.706    dig[0]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.152     6.858 r  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.684     7.542    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.326     7.868 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     8.683    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.807 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.819     9.626    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124     9.750 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131    12.881    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.518    16.399 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.399    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.984ns  (logic 4.720ns (42.976%)  route 6.264ns (57.024%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  cnt_reg[17]/Q
                         net (fo=11, routed)          1.132     6.706    dig[0]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.152     6.858 r  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.684     7.542    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.326     7.868 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     8.683    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.807 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.965     9.772    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.896 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.667    12.563    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.538    16.102 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.102    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.936ns  (logic 4.924ns (45.023%)  route 6.012ns (54.977%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  cnt_reg[17]/Q
                         net (fo=11, routed)          1.132     6.706    dig[0]
    SLICE_X31Y47         LUT3 (Prop_lut3_I0_O)        0.152     6.858 r  SEG7_seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.684     7.542    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.326     7.868 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.816     8.683    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.807 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.819     9.626    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.152     9.778 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.562    12.340    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.714    16.053 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.053    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 4.126ns (44.394%)  route 5.168ns (55.606%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  cnt_reg[18]/Q
                         net (fo=8, routed)           1.281     6.855    kp1/dig[1]
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.979 r  kp1/SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.887    10.866    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.412 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.412    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.813ns  (logic 4.479ns (50.817%)  route 4.335ns (49.183%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  cnt_reg[18]/Q
                         net (fo=8, routed)           1.272     6.845    dig[1]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.150     6.995 f  SEG7_anode_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.429    kp1/SEG7_anode[0]
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.326     7.755 r  kp1/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.630    10.384    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    13.931 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.931    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 4.259ns (49.069%)  route 4.421ns (50.931%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.118    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  cnt_reg[18]/Q
                         net (fo=8, routed)           1.272     6.845    dig[1]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.969 f  SEG7_anode_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.670     7.640    kp1/SEG7_anode[1]
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  kp1/SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.479    10.243    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555    13.798 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.798    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.504ns (58.018%)  route 1.088ns (41.982%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[19]/Q
                         net (fo=8, routed)           0.287     1.906    kp1/dig[2]
    SLICE_X29Y47         LUT4 (Prop_lut4_I2_O)        0.049     1.955 r  kp1/SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.800     2.755    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.314     4.069 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.069    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.505ns (54.501%)  route 1.256ns (45.499%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.205     1.824    kp1/dig[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.869 f  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.243     2.112    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.157 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.808     2.965    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.274     4.238 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.238    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.487ns (53.663%)  route 1.284ns (46.337%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[19]/Q
                         net (fo=8, routed)           0.339     1.958    dig[2]
    SLICE_X29Y47         LUT3 (Prop_lut3_I1_O)        0.045     2.003 f  SEG7_anode_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.222     2.225    kp1/SEG7_anode[1]
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.270 r  kp1/SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.992    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     4.248 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.248    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.541ns (55.267%)  route 1.248ns (44.733%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[19]/Q
                         net (fo=8, routed)           0.339     1.958    dig[2]
    SLICE_X29Y47         LUT3 (Prop_lut3_I1_O)        0.046     2.004 f  SEG7_anode_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.139     2.143    kp1/SEG7_anode[0]
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.107     2.250 r  kp1/SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.769     3.019    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     4.266 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.266    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.470ns (52.122%)  route 1.351ns (47.878%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.205     1.824    kp1/dig[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.315     2.184    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I3_O)        0.045     2.229 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.830     3.059    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.239     4.298 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.298    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.450ns (48.251%)  route 1.555ns (51.749%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.205     1.824    kp1/dig[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.243     2.112    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.045     2.157 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.107     3.263    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.219     4.482 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.482    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.528ns (50.690%)  route 1.487ns (49.310%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.205     1.824    kp1/dig[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.253     2.122    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.044     2.166 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.028     3.194    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.298     4.493 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.493    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.433ns (46.280%)  route 1.663ns (53.720%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[19]/Q
                         net (fo=8, routed)           0.252     1.870    kp1/dig[2]
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  kp1/SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.412     3.326    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.573 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.573    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.468ns (47.326%)  route 1.634ns (52.674%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.205     1.824    kp1/dig[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.253     2.122    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.167 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.176     3.343    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.237     4.580 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.580    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.265ns  (logic 1.471ns (45.064%)  route 1.794ns (54.936%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[17]/Q
                         net (fo=11, routed)          0.205     1.824    kp1/dig[0]
    SLICE_X28Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.305     2.174    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.219 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.283     3.502    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.240     4.742 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.742    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





