============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 05 2024  12:01:51 pm
  Module:                 sdrc_xfr_ctl
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3522 ps) Late External Delay Assertion at pin x2a_wrlast
          Group: clk
     Startpoint: (F) b2x_ba[0]
          Clock: (R) clk
       Endpoint: (R) x2a_wrlast
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
     Required Time:=    8000                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    2478                  
             Slack:=    3522                  

Exceptions/Constraints:
  input_delay              2000            constraints_top.sdc_line_7_13_1   
  output_delay             2000            constraints_top.sdc_line_10_124_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  b2x_ba[0]      -       -     F     (arrival)      2   0.7     0     0    2000    (-,-) 
  g5066__7410/Y  -       B->Y  R     XNOR2X1        1   0.4    26   151    2151    (-,-) 
  g5048__6131/Y  -       C0->Y F     OAI221X1       1   0.3   146   140    2291    (-,-) 
  g6782/Y        -       B->Y  R     NOR2X1         2   0.8    75   119    2410    (-,-) 
  g4998__4319/Y  -       A0->Y F     OAI32X1        1   0.3   105   154    2564    (-,-) 
  g2/Y           -       B1->Y R     AOI22X1        1   0.4    72   100    2664    (-,-) 
  g4990__2346/Y  -       B0->Y F     OAI21X1        2   2.5   184   161    2826    (-,-) 
  g4988__2883/Y  -       B->Y  R     NAND2X2       15   5.6    97   139    2964    (-,-) 
  g4987/Y        -       A->Y  F     INVX1         10   2.6    90   103    3067    (-,-) 
  g4975__1705/Y  -       A1->Y R     AOI22XL        1   0.2    71   113    3180    (-,-) 
  g4965__5107/Y  -       A->Y  F     NAND4XL        1   0.2   179   212    3392    (-,-) 
  g4964__2398/Y  -       D->Y  F     OR4X1          1   2.9   107   307    3698    (-,-) 
  g4622/Y        -       A->Y  R     CLKINVX8       2 500.4  1270   780    4478    (-,-) 
  x2a_wrlast     <<<     -     R     (port)         -     -     -     0    4478    (-,-) 
#----------------------------------------------------------------------------------------

