<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta http-equiv="X-UA-Compatible" content="ie=edge">
<title>Markmap</title>
<style>
* {
  margin: 0;
  padding: 0;
}
#mindmap {
  display: block;
  width: 100vw;
  height: 100vh;
}
</style>
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/markmap-toolbar@0.17.3-alpha.1/dist/style.css">
</head>
<body>
<svg id="mindmap"></svg>
<script src="https://cdn.jsdelivr.net/npm/d3@7.9.0/dist/d3.min.js"></script><script src="https://cdn.jsdelivr.net/npm/markmap-view@0.17.3-alpha.1/dist/browser/index.js"></script><script src="https://cdn.jsdelivr.net/npm/markmap-toolbar@0.17.3-alpha.1/dist/index.js"></script><script>(()=>{setTimeout(()=>{const{markmap:q,mm:v}=window,j=new q.Toolbar;j.attach(v);const we=j.render();we.setAttribute("style","position:absolute;bottom:20px;right:20px"),document.body.append(we)})})()</script><script>((f,d,h,u)=>{const g=f();window.mm=g.Markmap.create("svg#mindmap",(d||g.deriveOptions)(u),h)})(()=>window.markmap,null,{"content":"Fundamentals of Computer Architecture and Trends","children":[{"content":"1. Classes of Computers","children":[{"content":"\n<h3 data-lines=\"3,4\">1.1. Personal Computers (PCs)</h3>","children":[{"content":"<strong>Desktops</strong>","children":[],"payload":{"lines":"4,5"}},{"content":"<strong>Laptops</strong>","children":[],"payload":{"lines":"5,6"}},{"content":"<strong>Tablets</strong>","children":[],"payload":{"lines":"6,7"}}],"payload":{"lines":"3,7"}},{"content":"\n<h3 data-lines=\"7,8\">1.2. Servers</h3>","children":[{"content":"<strong>Enterprise Servers</strong>","children":[],"payload":{"lines":"8,9"}},{"content":"<strong>Cloud Servers</strong>","children":[],"payload":{"lines":"9,10"}}],"payload":{"lines":"7,10"}},{"content":"\n<h3 data-lines=\"10,11\">1.3. Supercomputers</h3>","children":[{"content":"<strong>High-Performance Computing (HPC)</strong>","children":[],"payload":{"lines":"11,12"}},{"content":"<strong>Scientific Simulations</strong>","children":[],"payload":{"lines":"12,13"}}],"payload":{"lines":"10,13"}},{"content":"\n<h3 data-lines=\"13,14\">1.4. Embedded Systems</h3>","children":[{"content":"<strong>Microcontrollers</strong>","children":[],"payload":{"lines":"14,15"}},{"content":"<strong>Embedded Processors</strong>","children":[],"payload":{"lines":"15,16"}}],"payload":{"lines":"13,16"}},{"content":"\n<h3 data-lines=\"16,17\">1.5. Mobile Devices</h3>","children":[{"content":"<strong>Smartphones</strong>","children":[],"payload":{"lines":"17,18"}},{"content":"<strong>Wearable Devices</strong>","children":[],"payload":{"lines":"18,20"}}],"payload":{"lines":"16,20"}}],"payload":{"lines":"2,3"}},{"content":"2. Defining Computer Architecture","children":[{"content":"\n<h3 data-lines=\"21,22\">2.1. Central Processing Unit (CPU)</h3>","children":[{"content":"<strong>ALU (Arithmetic Logic Unit)</strong>","children":[],"payload":{"lines":"22,23"}},{"content":"<strong>Control Unit</strong>","children":[],"payload":{"lines":"23,24"}},{"content":"<strong>Registers</strong>","children":[],"payload":{"lines":"24,25"}}],"payload":{"lines":"21,25"}},{"content":"\n<h3 data-lines=\"25,26\">2.2. Memory Hierarchy</h3>","children":[{"content":"<strong>Primary Memory (RAM, Cache)</strong>","children":[],"payload":{"lines":"26,27"}},{"content":"<strong>Secondary Memory (Hard Drives, SSDs)</strong>","children":[],"payload":{"lines":"27,28"}},{"content":"<strong>Virtual Memory</strong>","children":[],"payload":{"lines":"28,29"}}],"payload":{"lines":"25,29"}},{"content":"\n<h3 data-lines=\"29,30\">2.3. Input/Output (I/O) Systems</h3>","children":[{"content":"<strong>I/O Devices (Keyboards, Mice, Displays)</strong>","children":[],"payload":{"lines":"30,31"}},{"content":"<strong>I/O Interfaces and Buses</strong>","children":[],"payload":{"lines":"31,32"}}],"payload":{"lines":"29,32"}},{"content":"\n<h3 data-lines=\"32,33\">2.4. Instruction Set Architecture (ISA)</h3>","children":[{"content":"<strong>RISC (Reduced Instruction Set Computing)</strong>","children":[],"payload":{"lines":"33,34"}},{"content":"<strong>CISC (Complex Instruction Set Computing)</strong>","children":[],"payload":{"lines":"34,35"}}],"payload":{"lines":"32,35"}},{"content":"\n<h3 data-lines=\"35,36\">2.5. Parallelism in Architecture</h3>","children":[{"content":"<strong>Multi-core Processors</strong>","children":[],"payload":{"lines":"36,37"}},{"content":"<strong>Pipelining</strong>","children":[],"payload":{"lines":"37,38"}},{"content":"<strong>SIMD, MIMD</strong>","children":[],"payload":{"lines":"38,40"}}],"payload":{"lines":"35,40"}}],"payload":{"lines":"20,21"}},{"content":"3. Trends in Technology","children":[{"content":"\n<h3 data-lines=\"41,42\">3.1. Moore’s Law and Beyond</h3>","children":[{"content":"<strong>Transistor Scaling</strong>","children":[],"payload":{"lines":"42,43"}},{"content":"<strong>Limitations of Moore’s Law</strong>","children":[],"payload":{"lines":"43,44"}},{"content":"<strong>Emerging Technologies (Quantum Computing, Photonic Computing)</strong>","children":[],"payload":{"lines":"44,45"}}],"payload":{"lines":"41,45"}},{"content":"\n<h3 data-lines=\"45,46\">3.2. Advancements in Fabrication Processes</h3>","children":[{"content":"<strong>3nm, 2nm, and Below</strong>","children":[],"payload":{"lines":"46,47"}},{"content":"<strong>FinFET and GAAFET Technologies</strong>","children":[],"payload":{"lines":"47,48"}}],"payload":{"lines":"45,48"}},{"content":"\n<h3 data-lines=\"48,49\">3.3. Growth of AI and Machine Learning</h3>","children":[{"content":"<strong>Specialized Processors (GPUs, TPUs)</strong>","children":[],"payload":{"lines":"49,50"}},{"content":"<strong>AI Accelerators</strong>","children":[],"payload":{"lines":"50,51"}}],"payload":{"lines":"48,51"}},{"content":"\n<h3 data-lines=\"51,52\">3.4. Internet of Things (IoT)</h3>","children":[{"content":"<strong>Ubiquity of Connected Devices</strong>","children":[],"payload":{"lines":"52,53"}},{"content":"<strong>Edge Computing</strong>","children":[],"payload":{"lines":"53,55"}}],"payload":{"lines":"51,55"}}],"payload":{"lines":"40,41"}},{"content":"4. Trends in Power and Energy in Integrated Circuits","children":[{"content":"\n<h3 data-lines=\"56,57\">4.1. Power Consumption Challenges</h3>","children":[{"content":"<strong>Dynamic vs. Static Power Consumption</strong>","children":[],"payload":{"lines":"57,58"}},{"content":"<strong>Heat Dissipation and Cooling</strong>","children":[],"payload":{"lines":"58,59"}}],"payload":{"lines":"56,59"}},{"content":"\n<h3 data-lines=\"59,60\">4.2. Low-Power Design Techniques</h3>","children":[{"content":"<strong>Voltage Scaling</strong>","children":[],"payload":{"lines":"60,61"}},{"content":"<strong>Clock Gating</strong>","children":[],"payload":{"lines":"61,62"}},{"content":"<strong>Power Gating</strong>","children":[],"payload":{"lines":"62,63"}}],"payload":{"lines":"59,63"}},{"content":"\n<h3 data-lines=\"63,64\">4.3. Energy Efficiency</h3>","children":[{"content":"<strong>Performance per Watt</strong>","children":[],"payload":{"lines":"64,65"}},{"content":"<strong>Energy-Efficient Architectures</strong>","children":[],"payload":{"lines":"65,66"}},{"content":"<strong>Energy Harvesting Technologies</strong>","children":[],"payload":{"lines":"66,68"}}],"payload":{"lines":"63,68"}}],"payload":{"lines":"55,56"}},{"content":"5. Trends in Cost","children":[{"content":"\n<h3 data-lines=\"69,70\">5.1. Cost of Fabrication</h3>","children":[{"content":"<strong>Cost per Transistor</strong>","children":[],"payload":{"lines":"70,71"}},{"content":"<strong>Wafer and Lithography Costs</strong>","children":[],"payload":{"lines":"71,72"}}],"payload":{"lines":"69,72"}},{"content":"\n<h3 data-lines=\"72,73\">5.2. Economics of Scale</h3>","children":[{"content":"<strong>Impact of Volume on Costs</strong>","children":[],"payload":{"lines":"73,74"}},{"content":"<strong>Cost Reduction through Integration</strong>","children":[],"payload":{"lines":"74,75"}}],"payload":{"lines":"72,75"}},{"content":"\n<h3 data-lines=\"75,76\">5.3. Increasing R&amp;D Costs</h3>","children":[{"content":"<strong>Innovation in Manufacturing</strong>","children":[],"payload":{"lines":"76,77"}},{"content":"<strong>Complexity of Design</strong>","children":[],"payload":{"lines":"77,78"}}],"payload":{"lines":"75,78"}},{"content":"\n<h3 data-lines=\"78,79\">5.4. Market Trends</h3>","children":[{"content":"<strong>Consumer Electronics Pricing</strong>","children":[],"payload":{"lines":"79,80"}},{"content":"<strong>High-End vs. Budget Devices</strong>","children":[],"payload":{"lines":"80,82"}}],"payload":{"lines":"78,82"}}],"payload":{"lines":"68,69"}},{"content":"6. Dependability","children":[{"content":"\n<h3 data-lines=\"83,84\">6.1. Reliability</h3>","children":[{"content":"<strong>Mean Time Between Failures (MTBF)</strong>","children":[],"payload":{"lines":"84,85"}},{"content":"<strong>Redundancy and Fault Tolerance</strong>","children":[],"payload":{"lines":"85,86"}}],"payload":{"lines":"83,86"}},{"content":"\n<h3 data-lines=\"86,87\">6.2. Availability</h3>","children":[{"content":"<strong>System Uptime</strong>","children":[],"payload":{"lines":"87,88"}},{"content":"<strong>Hardware Failures</strong>","children":[],"payload":{"lines":"88,89"}},{"content":"<strong>Software Failures</strong>","children":[],"payload":{"lines":"89,90"}}],"payload":{"lines":"86,90"}},{"content":"\n<h3 data-lines=\"90,91\">6.3. Serviceability</h3>","children":[{"content":"<strong>Ease of Maintenance</strong>","children":[],"payload":{"lines":"91,92"}},{"content":"<strong>Monitoring and Diagnostics</strong>","children":[],"payload":{"lines":"92,93"}}],"payload":{"lines":"90,93"}},{"content":"\n<h3 data-lines=\"93,94\">6.4. Security</h3>","children":[{"content":"<strong>Data Integrity</strong>","children":[],"payload":{"lines":"94,95"}},{"content":"<strong>Protection from Physical and Cyber Attacks</strong>","children":[],"payload":{"lines":"95,96"}}],"payload":{"lines":"93,96"}}],"payload":{"lines":"82,83"}}],"payload":{"lines":"0,1"}},null)</script>
</body>
</html>
