INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_5_re/project_5_re.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
