// Seed: 1210576569
`endcelldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_8;
  always @(1 or posedge 1) if (id_3) SystemTFIdentifier(1);
endmodule
