#use-added-syntax(tests)
#use-added-syntax(jitx)
defpackage ocdb/test/microcontroller:
  import core

  import jitx
  import jitx/commands

  import ocdb/design-vars
  import ocdb/defaults
  import ocdb/micro-controllers


DESIGN-QUANTITY = 0

deftest test-mcu-object :
  OPERATING-TEMPERATURE = [0.0, 40.0]
  ;val mcu = MicroController(["mpn" => "STM32F102R4T6A"])
  ;val mcu = MicroController(["mpn" => "STM32L4R9ZIJ6"])
  ;val mcu = MicroController(["mpn" => "STM32F072CBU7"])
  ;val mcu = MicroController(["mpn" => "STM32F071V8T6"])
  val mcu = MicroController([])
  ; val mcu = MicroController("line" => "STM32L0x1")
  println(mcu)

deftest test-mcu :
  OPERATING-TEMPERATURE = [0.0, 40.0]

  ; Will optimize by area as this is the default
  pcb-module demo :
    inst q : micro-controller(["mpn" => "STM32F071V8T6"])([`cap-bypass-package => 4.7e-6])
    ;println(q)
    inst mcu-module : micro-controller(["min-flash" => 64000.0])([`cap-bypass-package => 4.7e-6])
    ;println(mcu-module)

  make-default-board(demo, 4, Rectangle(32.0, 32.0))
  print-def(demo)

  view-schematic()
  view-board()
