{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666012774042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666012774047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 08:19:33 2022 " "Processing started: Mon Oct 17 08:19:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666012774047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012774047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab52 -c lab52 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab52 -c lab52" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012774047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666012774569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666012774569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRMUX drmux datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"DRMUX\" differs only in case from object \"drmux\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR1MUX sr1mux datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"SR1MUX\" differs only in case from object \"sr1mux\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR2MUX sr2mux datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"SR2MUX\" differs only in case from object \"sr2mux\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU alu datapath.sv(14) " "Verilog HDL Declaration information at datapath.sv(14): object \"ALU\" differs only in case from object \"alu\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(11) " "Verilog HDL Declaration information at datapath.sv(11): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(12) " "Verilog HDL Declaration information at datapath.sv(12): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(11) " "Verilog HDL Declaration information at datapath.sv(11): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(11) " "Verilog HDL Declaration information at datapath.sv(11): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUS bus datapath.sv(14) " "Verilog HDL Declaration information at datapath.sv(14): object \"BUS\" differs only in case from object \"bus\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MARMUX marmux datapath.sv(14) " "Verilog HDL Declaration information at datapath.sv(14): object \"MARMUX\" differs only in case from object \"marmux\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(9) " "Verilog HDL Declaration information at datapath.sv(9): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr MDR.sv(4) " "Verilog HDL Declaration information at MDR.sv(4): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "MDR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/MDR.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/MDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/MAR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "16_bit_register.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/16_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_line " "Found entity 1: BUS_line" {  } { { "BUS.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/BUS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allmux.sv 3 3 " "Found 3 design units, including 3 entities, in source file allmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "allMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/allMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780298 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4 " "Found entity 2: MUX4" {  } { { "allMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/allMUX.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780298 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX8 " "Found entity 3: MUX8" {  } { { "allMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/allMUX.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780298 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666012780300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780311 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780311 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666012780318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Instantiateram.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX " "Found entity 1: PCMUX" {  } { { "PCMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/PCMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file marmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MARMUX " "Found entity 1: MARMUX" {  } { { "MARMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/MARMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr2mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sr2mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR2MUX " "Found entity 1: SR2MUX" {  } { { "SR2MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/SR2MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mioen.sv 1 1 " "Found 1 design units, including 1 entities, in source file mioen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIO " "Found entity 1: MIO" {  } { { "MIOEN.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/MIOEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN " "Found entity 1: BEN" {  } { { "BEN.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file drmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DRMUX " "Found entity 1: DRMUX" {  } { { "DRMUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/DRMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr1mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sr1mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR1MUX " "Found entity 1: SR1MUX" {  } { { "SR1MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/SR1MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/REGFILE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_sramtop " "Elaborating entity \"slc3_sramtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666012780516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "slc3_sramtop.sv" "button_sync\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3_sramtop.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "slc3_sramtop.sv" "slc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3_sramtop.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "slc3.sv" "hex_drivers\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRMUX slc3:slc\|datapath:d0\|DRMUX:drmux " "Elaborating entity \"DRMUX\" for hierarchy \"slc3:slc\|datapath:d0\|DRMUX:drmux\"" {  } { { "datapath.sv" "drmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1MUX slc3:slc\|datapath:d0\|SR1MUX:sr1mux " "Elaborating entity \"SR1MUX\" for hierarchy \"slc3:slc\|datapath:d0\|SR1MUX:sr1mux\"" {  } { { "datapath.sv" "sr1mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR2MUX slc3:slc\|datapath:d0\|SR2MUX:sr2mux " "Elaborating entity \"SR2MUX\" for hierarchy \"slc3:slc\|datapath:d0\|SR2MUX:sr2mux\"" {  } { { "datapath.sv" "sr2mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE slc3:slc\|datapath:d0\|REGFILE:regfile " "Elaborating entity \"REGFILE\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE:regfile\"" {  } { { "datapath.sv" "regfile" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|datapath:d0\|REGFILE:regfile\|reg_16:r0 " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE:regfile\|reg_16:r0\"" {  } { { "REGFILE.sv" "r0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/REGFILE.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 slc3:slc\|datapath:d0\|REGFILE:regfile\|MUX8:alua " "Elaborating entity \"MUX8\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE:regfile\|MUX8:alua\"" {  } { { "REGFILE.sv" "alua" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/REGFILE.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:slc\|datapath:d0\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"slc3:slc\|datapath:d0\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX slc3:slc\|datapath:d0\|PCMUX:pcmux " "Elaborating entity \"PCMUX\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 slc3:slc\|datapath:d0\|PCMUX:pcmux\|MUX4:pcmux0 " "Elaborating entity \"MUX4\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX:pcmux\|MUX4:pcmux0\"" {  } { { "PCMUX.sv" "pcmux0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/PCMUX.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC slc3:slc\|datapath:d0\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"slc3:slc\|datapath:d0\|PC:pc\"" {  } { { "datapath.sv" "pc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO slc3:slc\|datapath:d0\|MIO:mioen " "Elaborating entity \"MIO\" for hierarchy \"slc3:slc\|datapath:d0\|MIO:mioen\"" {  } { { "datapath.sv" "mioen" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR slc3:slc\|datapath:d0\|MDR:mdr " "Elaborating entity \"MDR\" for hierarchy \"slc3:slc\|datapath:d0\|MDR:mdr\"" {  } { { "datapath.sv" "mdr" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR slc3:slc\|datapath:d0\|MAR:mar " "Elaborating entity \"MAR\" for hierarchy \"slc3:slc\|datapath:d0\|MAR:mar\"" {  } { { "datapath.sv" "mar" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR slc3:slc\|datapath:d0\|IR:ir " "Elaborating entity \"IR\" for hierarchy \"slc3:slc\|datapath:d0\|IR:ir\"" {  } { { "datapath.sv" "ir" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_line slc3:slc\|datapath:d0\|BUS_line:bus " "Elaborating entity \"BUS_line\" for hierarchy \"slc3:slc\|datapath:d0\|BUS_line:bus\"" {  } { { "datapath.sv" "bus" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARMUX slc3:slc\|datapath:d0\|MARMUX:marmux " "Elaborating entity \"MARMUX\" for hierarchy \"slc3:slc\|datapath:d0\|MARMUX:marmux\"" {  } { { "datapath.sv" "marmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN slc3:slc\|datapath:d0\|BEN:ben " "Elaborating entity \"BEN\" for hierarchy \"slc3:slc\|datapath:d0\|BEN:ben\"" {  } { { "datapath.sv" "ben" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instantiateram Instantiateram:instaRam " "Elaborating entity \"Instantiateram\" for hierarchy \"Instantiateram:instaRam\"" {  } { { "slc3_sramtop.sv" "instaRam" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3_sramtop.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instantiateram.sv(51) " "Verilog HDL assignment warning at Instantiateram.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "Instantiateram.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/Instantiateram.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666012780621 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(119) " "Verilog HDL assignment warning at SLC3_2.sv(119): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/SLC3_2.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666012780621 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram0\"" {  } { { "slc3_sramtop.sv" "ram0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/slc3_sramtop.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666012780688 ""}  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666012780688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hag1 " "Found entity 1: altsyncram_hag1" {  } { { "db/altsyncram_hag1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.2/db/altsyncram_hag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666012780732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012780732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hag1 ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated " "Elaborating entity \"altsyncram_hag1\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012780734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666012781774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666012782568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab5.2/output_files/lab52.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab5.2/output_files/lab52.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012782608 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666012782715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666012782715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1132 " "Implemented 1132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666012782789 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666012782789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1001 " "Implemented 1001 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666012782789 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666012782789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666012782789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666012782801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 08:19:42 2022 " "Processing ended: Mon Oct 17 08:19:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666012782801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666012782801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666012782801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666012782801 ""}
