#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.06
# platform  : Linux 3.10.0-1127.13.1.el7.x86_64
# version   : 2019.06p001 64 bits
# build date: 2019.08.01 18:19:57 PDT
#----------------------------------------
# started Sat Aug 15 19:19:53 BRT 2020
# hostname  : optmaS1
# pid       : 23313
# arguments : '-label' 'session_0' '-console' 'optmaS1:34506' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_decoder/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_decoder/jgproject/.tmp/.initCmds.tcl' 'run_formal_functional_reqs.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2019 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_decoder/jgproject/sessionLogs/session_0

/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_decoder/jgproject/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/Mateus/.config/jasper/jaspergold.conf".
% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
% 
% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
% 
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% source requirements.itcl
% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
% source procs.itcl
% 
% set params [get_parameters]
{7 3 RS_GF_8}
% 
% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome.vhd(18): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome.vhd(44): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome.vhd(18): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome.vhd(52): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPM004): The name "property:0" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
INFO (IPM004): The name "property:1" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:1" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
INFO (IPM004): The name "property:2" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:2" is assigned to cover "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
Hpcustom1: Custom engine code is hT3NZbhPPfqY2AbBQnsjfOxn6c+6e6yL+/e8fYueaMCoQAEA
INFO (IPF036): Starting proof on task: "consume", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 164 of 368 design flops, 0 of 0 design latches, 15 of 51 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom2: Custom engine code is hT3N/LhP/2Dz3DrVSe2lNjiSpGmyu5Klv2ELvwL2WCQ+iY7rtAZ05ZC7TYTjerFjm57AUr54KxI2LGPAdQPc+eiMri1dI47yA50CRDdixbORmxz6cC+fZzChw2WXiQWUpM8rQS1DvRGCnsdRtkwXwn5/wC8U1oGSk2zvtl/p5mB+RV+nlTid0KCMqOgMR7nmW6XEAQA
Ncustom3: Custom engine code is hT3NR7hPByLp3DrFSTPhwoIgCxPsqvZp21H/ym7EyTra3ms6eTBVZwJJnDhKmpN3woHootcWDlvmP07qcJRE1mUlIYMcSXUf1ExUD+hh5xN33vG9+qWOknUTM64CUjZpIk7qvPS+5IOws79QOzn5IqFPWD8RgByBUKPsu4ZUa9AO97P6cus4/HdmN+iijpsbAG5PrODXEeit9bdDREds7k7Rd2Vug5lgs78jIAEA
0: Using multistage preprocessing
Ncustom4: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Starting reduce
Tricustom5: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 24507@optmaS1(local) jg_23313_optmaS1_1
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.Hts: Proofgrid shell started at 24508@optmaS1(local) jg_23313_optmaS1_1
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "cover:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.Hts: Trace Attempt 24	[0,04 s]
0.0.Hts: A trace with 24 cycles was found. [0,05 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:1" was covered in 24 cycles in 0.13 s.
0.0.Hts: Stopped processing property "cover:1"	[0,13 s].
0.0.Hts: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Stopped processing property "cover:1"	[0,13 s].
0.0.N: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 24	[0,03 s]
0.0.Hts: A trace with 24 cycles was found. [0,04 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:2" was covered in 24 cycles in 0.00 s.
0.0.Hts: Stopped processing property "cover:2"	[0,00 s].
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.N: Stopped processing property "cover:2"	[0,00 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  1	[0,20 s]
0.0.N: Trace Attempt  2	[0,20 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0,20 s]
INFO (IPF057): 0.0.N: The property "property:0" was proven in 0.17 s.
0.0.N: Stopped processing property "property:0"	[0,17 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.Hts: Stopped processing property "property:0"	[0,17 s].
0.0.Hts: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 24	[0,04 s]
0.0.Hts: A trace with 24 cycles was found. [0,05 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:0" was covered in 24 cycles in 0.05 s.
0.0.Hts: Stopped processing property "cover:0"	[0,05 s].
0.0.Hts: Starting proof for property "property:1"	[0,00 s].
0.0.N: Stopped processing property "cover:0"	[0,05 s].
0.0.N: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  1	[0,19 s]
0.0.N: Trace Attempt  2	[0,19 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0,20 s]
INFO (IPF057): 0.0.N: The property "property:1" was proven in 0.19 s.
0.0.N: Stopped processing property "property:1"	[0,19 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:2"	[0,00 s].
0.0.Hts: Stopped processing property "property:1"	[0,20 s].
0.0.Hts: Last scan. Per property time limit: 0s
0.0.Hts: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,02 s]
0.0.Hts: Trace Attempt  2	[0,02 s]
0.0.Hts: Trace Attempt  3	[0,02 s]
0.0.Hts: Trace Attempt  4	[0,02 s]
0.0.Hts: Trace Attempt  5	[0,02 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt 28	[4,02 s]
0.0.Hts: Trace Attempt 34	[4,19 s]
0.0.N: Trace Attempt 30	[8,13 s]
0.0.N: Trace Attempt  1	[8,60 s]
0.0.N: Trace Attempt  2	[8,60 s]
0.0.N: Trace Attempt  3	[8,60 s]
0.0.N: Trace Attempt  5	[8,61 s]
0.0.Hts: Trace Attempt 36	[8,93 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [11,65]
0.0.Hts: Stopped processing property "property:2"	[11,10 s].
0.0.Hts: Interrupted. [11,29 s]
0.0.Hts: Exited with Success (@ 11,66 s)
0.0.N: Stopped processing property "property:2"	[11,10 s].
0.0.N: Trace Attempt 26	[10,59 s]
0.0.N: Interrupted. [11,08 s]
0.0.N: Exited with Success (@ 11,66 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05       11.66        0.00       99.57 %
    Hts        0.06       11.64        0.00       99.53 %
    all        0.05       11.65        0.00       99.55 %

    Data read    : 42.93 kiB
    Data written : 4.16 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (33.3333%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task consume'. expected: ''
0,0 seconds
INFO (IPM033): The name "cover:3" is assigned to cover "not DUT.i_valid and  (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)".
INFO (IPM004): The name "property:3" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)  |=> $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter)".
INFO (IPM004): The name "property:4" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:5" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:6" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:7" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPF036): Starting proof on task: "stall", 6 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.N: Proof Simplification Iteration 4	[0.00 s]
1.0.N: Proof Simplification Iteration 5	[0.00 s]
1.0.N: Proof Simplification Iteration 6	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.Tri: Proofgrid shell started at 24774@optmaS1(local) jg_23313_optmaS1_2
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proofgrid shell started at 24773@optmaS1(local) jg_23313_optmaS1_2
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "property:5"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Tri: Starting proof for property "property:5"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:5" was proven in 0.01 s.
1.0.N: Stopped processing property "property:5"	[0,01 s].
1.0.N: Starting proof for property "property:7"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:7" was proven in 0.01 s.
1.0.N: Stopped processing property "property:7"	[0,01 s].
1.0.N: Starting proof for property "cover:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "cover:3" was covered in 2 cycles in 0.00 s.
1.0.N: Stopped processing property "cover:3"	[0,00 s].
1.0.N: Starting proof for property "property:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:3" was proven in 0.01 s.
1.0.N: Stopped processing property "property:3"	[0,01 s].
1.0.N: Starting proof for property "property:4"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:4" was proven in 0.01 s.
1.0.Tri: Stopped processing property "property:5"	[0,04 s].
1.0.N: Stopped processing property "property:4"	[0,01 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "property:6"	[0,00 s].
1.0.Tri: Last scan. Per property time limit: 0s
1.0.Tri: Starting proof for property "property:6"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,05]
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:6" was proven in 0.01 s.
1.0.N: Stopped processing property "property:6"	[0,01 s].
1.0.N: All properties determined. [0,04 s]
1.0.N: Exited with Success (@ 0,06 s)
1: ProofGrid usable level: 0
1.0.Tri:    0.05" ---- Launching abstraction thread ----
1.0.Tri: Stopped processing property "property:6"	[0,05 s].
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,10 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.05        0.00       52.53 %
    Tri        0.04        0.05        0.00       55.39 %
    all        0.05        0.05        0.00       53.94 %

    Data read    : 6.46 kiB
    Data written : 1.92 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task stall'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:8" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:9" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:10" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:11" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:12" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:13" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:14" is assigned to assertion "DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = END_BM ##1 (DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = START_BM or DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = WAIT_FOR_SYNDROME) |-> DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome = $past(DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.i_syndrome) and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_first_syndrome = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome_shifter = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_2l = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_discrepancy = 1 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_connection_shifter(1) = 1  and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_location_poly = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_value_poly = 0".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:15" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.i_terms".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:16" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.i_terms".
INFO (IPF036): Starting proof on task: "reset", 9 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.001s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.N: Proof Simplification Iteration 4	[0.00 s]
2.0.N: Proof Simplification Iteration 5	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 9
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 24820@optmaS1(local) jg_23313_optmaS1_3
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "property:11"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.Tri: Proofgrid shell started at 24821@optmaS1(local) jg_23313_optmaS1_3
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Tri: Starting proof for property "property:11"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:11" was proven in 0.01 s.
2.0.N: Stopped processing property "property:11"	[0,01 s].
2.0.N: Starting proof for property "property:13"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:13" was proven in 0.01 s.
2.0.N: Stopped processing property "property:13"	[0,01 s].
2.0.N: Starting proof for property "property:8"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:8" was proven in 0.01 s.
2.0.N: Stopped processing property "property:8"	[0,01 s].
2.0.N: Starting proof for property "property:9"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:9" was proven in 0.01 s.
2.0.N: Stopped processing property "property:9"	[0,01 s].
2.0.N: Starting proof for property "property:10"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.Tri:    0.00" ---- Launching main thread ----
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.Tri: Stopped processing property "property:11"	[0,04 s].
2.0.Tri: Starting proof for property "property:10"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:10" was proven in 0.01 s.
2.0.N: Stopped processing property "property:10"	[0,01 s].
2.0.N: Starting proof for property "property:12"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Trace Attempt  7	[0,01 s]
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:12" was proven in 0.01 s.
2.0.N: Stopped processing property "property:12"	[0,01 s].
2.0.N: Starting proof for property "property:14"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.Tri:    0.05" ---- Launching abstraction thread ----
2.0.Tri: Stopped processing property "property:10"	[0,04 s].
2.0.Tri: Starting proof for property "property:14"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.05" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.06" ---- Launching main thread ----
2.0.Tri:    0.09" ---- Launching abstraction thread ----
2.0.Tri:    0.09" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.10" ---- Launching main thread ----
2.0.Tri:    0.14" ---- Launching abstraction thread ----
2.0.Tri:    0.14" ---- Launching multi-phase simplification thread ----
2.0.Tri: Trace Attempt  2	[0,14 s]
2.0.Tri: Trace Attempt  3	[0,14 s]
2.0.Tri: Trace Attempt  4	[0,14 s]
2.0.Tri: Trace Attempt  5	[0,14 s]
2.0.N: Trace Attempt  1	[0,20 s]
2.0.N: Trace Attempt  2	[0,20 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,21 s]
INFO (IPF057): 2.0.N: The property "property:14" was proven in 0.21 s.
2.0.N: Stopped processing property "property:14"	[0,21 s].
2.0.N: Starting proof for property "property:15"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.Tri: Stopped processing property "property:14"	[0,19 s].
2.0.Tri: Starting proof for property "property:15"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.23" ---- Launching main thread ----
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:15" was proven in 0.01 s.
2.0.N: Stopped processing property "property:15"	[0,01 s].
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:16"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,29]
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:16" was proven in 0.01 s.
2.0.N: Stopped processing property "property:16"	[0,01 s].
2.0.N: All properties determined. [0,26 s]
2.0.Tri:    0.27" ---- Launching abstraction thread ----
2.0.N: Exited with Success (@ 0,31 s)
2: ProofGrid usable level: 0
2.0.Tri: Stopped processing property "property:15"	[0,04 s].
2.0.Tri: All properties determined. [0,00 s]
2.0.Tri: Exited with Success (@ 0,31 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.29        0.00       85.32 %
    Tri        0.05        0.28        0.00       84.45 %
    all        0.05        0.28        0.00       84.88 %

    Data read    : 10.08 kiB
    Data written : 2.39 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 9
                  - proven                    : 9 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task reset'. expected: ''
0,0 seconds
INFO (IPM005): The name "formal::assume:0" is assigned to assumption "i_consume".
INFO (IPM005): The name "formal::assume:1" is assigned to assumption "i_start_codeword".
INFO (IPM005): The name "formal::assume:2" is assigned to assumption "i_start_codeword |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:3" is assigned to assumption "not (i_start_codeword) |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:4" is assigned to assumption "i_start_codeword |-> not i_end_codeword [*6] ##1 i_end_codeword".
INFO (IPM005): The name "formal::assume:5" is assigned to assumption "i_start_codeword |-> i_valid [*7]".
INFO (IPM005): The name "formal::assume:6" is assigned to assumption "i_end_codeword |=> not (i_valid)".
INFO (IPM005): The name "formal::assume:7" is assigned to assumption "not (i_valid) |=> not (i_valid)".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.004s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.00 s]
3.0.N: Proof Simplification Iteration 4	[0.01 s]
3.0.N: Proof Simplification Iteration 5	[0.01 s]
3.0.N: Proof Simplification Iteration 6	[0.01 s]
3.0.N: Proof Simplification Iteration 7	[0.01 s]
3.0.N: Proof Simplification Iteration 8	[0.01 s]
3.0.N: Proof Simplification Iteration 9	[0.01 s]
3.0.N: Proof Simplification Iteration 10	[0.01 s]
3.0.N: Proof Simplification Iteration 11	[0.02 s]
3.0.N: Proof Simplification Iteration 12	[0.02 s]
3.0.N: Proof Simplification Iteration 13	[0.02 s]
3.0.PRE: Proof Simplification completed in 0,03 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: ProofGrid is starting event handling
3.0.N: Proofgrid shell started at 24939@optmaS1(local) jg_23313_optmaS1_4
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.B: Proofgrid shell started at 24940@optmaS1(local) jg_23313_optmaS1_4
3.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Trace Attempt  1	[0,00 s]
3.0.B: Last scan. Per property time limit: 0s
3.0.B: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.N: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.B: Trace Attempt  1	[0,00 s]
3.0.B: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  3	[0,01 s]
3.0.N: Trace Attempt  4	[0,01 s]
3.0.N: Trace Attempt  5	[0,01 s]
3.0.B: Trace Attempt  3	[0,01 s]
3.0.B: Trace Attempt  4	[0,01 s]
3.0.B: Trace Attempt  5	[0,01 s]
3.0.N: Trace Attempt  5	[0,02 s]
3.0.N: Requesting engine job to stop
3.0.B: Requesting engine job to stop
INFO (IPF144): 3: Initiating shutdown of proof [0,10]
3.0.B: Trace Attempt 23	[0,09 s]
3.0.B: A trace with 23 cycles was found. [0,09 s]
INFO (IPF047): 3.0.B: The cover property "formal_req_cov_0" was covered in 23 cycles in 0.09 s.
3.0.B: Stopped processing property "formal_req_cov_0"	[0,09 s].
3.0.B: All properties determined. [0,09 s]
3.0.B: Exited with Success (@ 0,11 s)
3: ProofGrid usable level: 0
3.0.N: Stopped processing property "formal_req_cov_0"	[0,11 s].
3.0.N: Trace Attempt 16	[0,11 s]
3.0.N: All properties determined. [0,10 s]
3.0.N: Exited with Success (@ 0,11 s)
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.10        0.00       65.09 %
      B        0.05        0.10        0.00       64.01 %
    all        0.05        0.10        0.00       64.55 %

    Data read    : 15.05 kiB
    Data written : 1.46 kiB

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 3

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
WARNING (WCD001): The command "set_proof_time_limit" has been deprecated. Use "set_prove_time_limit" instead.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 4:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
4: Using multistage preprocessing
4: Starting reduce
4: Finished reduce in 0.002s
4.0.PRE: Performing Proof Simplification...
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proof Simplification Iteration 1	[0.00 s]
4.0.N: Proof Simplification Iteration 2	[0.00 s]
4.0.N: Proof Simplification Iteration 3	[0.00 s]
4.0.N: Proof Simplification Iteration 4	[0.00 s]
4.0.N: Proof Simplification Iteration 5	[0.01 s]
4.0.N: Proof Simplification Iteration 6	[0.01 s]
4.0.N: Proof Simplification Iteration 7	[0.01 s]
4.0.N: Proof Simplification Iteration 8	[0.01 s]
4.0.N: Proof Simplification Iteration 9	[0.01 s]
4.0.N: Proof Simplification Iteration 10	[0.01 s]
4.0.N: Proof Simplification Iteration 11	[0.01 s]
4.0.N: Proof Simplification Iteration 12	[0.01 s]
4.0.N: Proof Simplification Iteration 13	[0.01 s]
4.0.PRE: Proof Simplification completed in 0,02 s
4: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
4: =============================== ProofGrid start ===============================
4: ProofGrid usable level: 1
4: ProofGrid is starting event handling
4.0.AM: Proofgrid shell started at 24963@optmaS1(local) jg_23313_optmaS1_5
4.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proofgrid shell started at 24962@optmaS1(local) jg_23313_optmaS1_5
4.0.AM: Last scan. Per property time limit: 0s
4.0.AM: Starting proof for property "formal_req_2"	[0,00 s].
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Last scan. Per property time limit: 0s
4.0.N: Starting proof for property "formal_req_2"	[0,00 s].
4.0.AM: Trace Attempt  1	[0,00 s]
4.0.N: Trace Attempt  1	[0,00 s]
4.0.AM: Trace Attempt  1	[0,00 s]
4.0.AM: Trace Attempt  2	[0,00 s]
4.0.N: Trace Attempt  2	[0,00 s]
4.0.N: Trace Attempt  3	[0,00 s]
4.0.N: Trace Attempt  3	[0,01 s]
4.0.AM: Trace Attempt  3	[0,01 s]
4.0.N: Trace Attempt  4	[0,01 s]
4.0.N: Trace Attempt  5	[0,01 s]
4.0.AM: Trace Attempt  1	[0,01 s]
4.0.AM: Trace Attempt  2	[0,01 s]
4.0.AM: Trace Attempt  3	[0,01 s]
4.0.N: Trace Attempt  5	[0,02 s]
4.0.AM: Trace Attempt  4	[0,02 s]
4.0.AM: Trace Attempt  5	[0,02 s]
4.0.AM: Trace Attempt  1	[0,03 s]
4.0.AM: Trace Attempt  2	[0,03 s]
4.0.AM: Trace Attempt  3	[0,04 s]
4.0.AM: Trace Attempt  1	[0,12 s]
4.0.AM: Trace Attempt  2	[0,12 s]
4.0.AM: Trace Attempt  3	[0,13 s]
4.0.N: Stopped processing property "formal_req_2"	[22,86 s].
4.0.N: Morphing to B
4.0.N: Trace Attempt 23	[0,21 s]
4.0.N: All properties determined. [0,00 s]
4.0.N: Exited with Success (@ 0,00 s)
4.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.B: Starting proof for property "formal_req_2"	[0,00 s].
4.0.B: Trace Attempt  1	[0,00 s]
4.0.B: Trace Attempt  2	[0,00 s]
4.0.B: Trace Attempt  3	[0,01 s]
4.0.AM: Stopped processing property "formal_req_2"	[22,87 s].
4.0.AM: Morphing to Tri
4.0.AM: Trace Attempt 23	[0,32 s]
4.0.AM: All properties determined. [0,00 s]
4.0.AM: Exited with Success (@ 0,00 s)
4.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.B: Trace Attempt  4	[0,01 s]
4.0.B: Trace Attempt  5	[0,01 s]
4.0.Tri: Starting proof for property "formal_req_2"	[0,00 s].
4.0.Tri: Trace Attempt  1	[0,00 s]
4.0.Tri:    0.00" ---- Launching main thread ----
4.0.Tri:    0.05" ---- Launching abstraction thread ----
4.0.Tri:    0.06" ---- Launching multi-phase simplification thread ----
4.0.Tri: Trace Attempt  2	[0,16 s]
4.0.Tri: Trace Attempt  3	[0,16 s]
4.0.Tri: Trace Attempt  4	[0,16 s]
4.0.Tri: Trace Attempt  5	[0,16 s]
4.0.Tri:    1.74" Simplification phase 1 complete
4.0.Tri:    3.08" Simplification phase 2 complete
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 4: Initiating shutdown of proof [28,51]
4.0.B: Stopped processing property "formal_req_2"	[5,65 s].
4.0.B: Trace Attempt 23	[0,06 s]
4.0.B: Interrupted. [27,39 s]
4.0.Tri: Stopped processing property "formal_req_2"	[5,74 s].
4.0.B: Exited with Success (@ 28,62 s)
4.0.Tri: Trace Attempt 23	[0,21 s]
4.0.Tri: Interrupted. [22,06 s]
4.0.Tri: Exited with Success (@ 28,64 s)
4: ProofGrid usable level: 0
4: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.06       28.49        0.00       99.81 %
    Tri        0.05       28.61        0.00       99.83 %
    all        0.05       28.55        0.00       99.82 %

    Data read    : 6.00 kiB
    Data written : 2.83 kiB

4: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 5:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
5: Using multistage preprocessing
5: Starting reduce
5: Finished reduce in 0.004s
5.0.PRE: Performing Proof Simplification...
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Proof Simplification Iteration 1	[0.00 s]
5.0.N: Proof Simplification Iteration 2	[0.00 s]
5.0.N: Proof Simplification Iteration 3	[0.00 s]
5.0.N: Proof Simplification Iteration 4	[0.01 s]
5.0.N: Proof Simplification Iteration 5	[0.01 s]
5.0.N: Proof Simplification Iteration 6	[0.01 s]
5.0.N: Proof Simplification Iteration 7	[0.01 s]
5.0.N: Proof Simplification Iteration 8	[0.01 s]
5.0.N: Proof Simplification Iteration 9	[0.01 s]
5.0.N: Proof Simplification Iteration 10	[0.02 s]
5.0.N: Proof Simplification Iteration 11	[0.02 s]
5.0.N: Proof Simplification Iteration 12	[0.02 s]
5.0.N: Proof Simplification Iteration 13	[0.02 s]
5.0.PRE: Proof Simplification completed in 0,03 s
5: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
5: =============================== ProofGrid start ===============================
5: ProofGrid usable level: 1
5: ProofGrid is starting event handling
5.0.AM: Proofgrid shell started at 25743@optmaS1(local) jg_23313_optmaS1_6
5.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.AM: Last scan. Per property time limit: 0s
5.0.AM: Starting proof for property "formal_req_3"	[0,00 s].
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  2	[0,00 s]
5.0.N: Proofgrid shell started at 25742@optmaS1(local) jg_23313_optmaS1_6
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  2	[0,00 s]
5.0.N: Last scan. Per property time limit: 0s
5.0.N: Starting proof for property "formal_req_3"	[0,00 s].
5.0.N: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  3	[0,01 s]
5.0.N: Trace Attempt  2	[0,00 s]
5.0.AM: Trace Attempt  4	[0,01 s]
5.0.N: Trace Attempt  2	[0,00 s]
5.0.AM: Trace Attempt  5	[0,01 s]
5.0.N: Trace Attempt  3	[0,01 s]
5.0.N: Trace Attempt  4	[0,01 s]
5.0.N: Trace Attempt  4	[0,01 s]
5.0.AM: Trace Attempt  1	[0,02 s]
5.0.AM: Trace Attempt  2	[0,02 s]
5.0.N: Trace Attempt  5	[0,01 s]
5.0.AM: Trace Attempt  3	[0,02 s]
5.0.AM: Trace Attempt  1	[0,11 s]
5.0.AM: Trace Attempt  2	[0,11 s]
5.0.AM: Trace Attempt  3	[0,12 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 5: Initiating shutdown of proof [1,81]
5.0.AM: Stopped processing property "formal_req_3"	[1,82 s].
5.0.AM: Trace Attempt 23	[0,31 s]
5.0.AM: Interrupted. [1,74 s]
5.0.N: Stopped processing property "formal_req_3"	[1,81 s].
5.0.N: Trace Attempt 23	[0,27 s]
5.0.N: Interrupted. [1,68 s]
5.0.N: Exited with Success (@ 1,82 s)
5.0.AM: Exited with Success (@ 1,82 s)
5: ProofGrid usable level: 0
5: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        1.81        0.00       96.54 %
     AM        0.06        1.82        0.00       96.84 %
    all        0.06        1.82        0.00       96.69 %

    Data read    : 3.99 kiB
    Data written : 1.49 kiB

5: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 6:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
6: Using multistage preprocessing
6: Starting reduce
6: Finished reduce in 0.002s
6.0.PRE: Performing Proof Simplification...
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Proof Simplification Iteration 1	[0.00 s]
6.0.N: Proof Simplification Iteration 2	[0.00 s]
6.0.N: Proof Simplification Iteration 3	[0.00 s]
6.0.N: Proof Simplification Iteration 4	[0.00 s]
6.0.N: Proof Simplification Iteration 5	[0.01 s]
6.0.N: Proof Simplification Iteration 6	[0.01 s]
6.0.N: Proof Simplification Iteration 7	[0.01 s]
6.0.N: Proof Simplification Iteration 8	[0.01 s]
6.0.N: Proof Simplification Iteration 9	[0.01 s]
6.0.N: Proof Simplification Iteration 10	[0.01 s]
6.0.N: Proof Simplification Iteration 11	[0.01 s]
6.0.N: Proof Simplification Iteration 12	[0.01 s]
6.0.N: Proof Simplification Iteration 13	[0.02 s]
6.0.PRE: Proof Simplification completed in 0,02 s
6: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
6: =============================== ProofGrid start ===============================
6: ProofGrid usable level: 1
6: ProofGrid is starting event handling
6.0.AM: Proofgrid shell started at 25821@optmaS1(local) jg_23313_optmaS1_7
6.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.AM: Last scan. Per property time limit: 0s
6.0.AM: Starting proof for property "formal_req_4"	[0,00 s].
6.0.AM: Trace Attempt  1	[0,00 s]
6.0.N: Proofgrid shell started at 25820@optmaS1(local) jg_23313_optmaS1_7
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.AM: Trace Attempt  1	[0,00 s]
6.0.AM: Trace Attempt  2	[0,00 s]
6.0.N: Last scan. Per property time limit: 0s
6.0.N: Starting proof for property "formal_req_4"	[0,00 s].
6.0.N: Trace Attempt  1	[0,00 s]
6.0.N: Trace Attempt  2	[0,00 s]
6.0.N: Trace Attempt  3	[0,00 s]
6.0.N: Trace Attempt  3	[0,00 s]
6.0.AM: Trace Attempt  3	[0,01 s]
6.0.N: Trace Attempt  4	[0,01 s]
6.0.N: Trace Attempt  5	[0,01 s]
6.0.AM: Trace Attempt  1	[0,01 s]
6.0.AM: Trace Attempt  2	[0,01 s]
6.0.AM: Trace Attempt  3	[0,01 s]
6.0.N: Trace Attempt  5	[0,01 s]
6.0.AM: Trace Attempt  4	[0,02 s]
6.0.AM: Trace Attempt  5	[0,02 s]
6.0.AM: Trace Attempt  1	[0,03 s]
6.0.AM: Trace Attempt  2	[0,03 s]
6.0.AM: Trace Attempt  3	[0,03 s]
6.0.AM: Trace Attempt  1	[0,11 s]
6.0.AM: Trace Attempt  2	[0,11 s]
6.0.AM: Trace Attempt  3	[0,12 s]
6.0.AM: Trace Attempt  1	[2,55 s]
6.0.AM: Trace Attempt  2	[2,56 s]
6.0.AM: Trace Attempt  3	[2,57 s]
6.0.N: Trace Attempt 25	[8,81 s]
6.0.N: Trace Attempt 27	[16,59 s]
6.0.N: Stopped processing property "formal_req_4"	[19,87 s].
6.0.N: Morphing to B
6.0.N: Trace Attempt 27	[16,64 s]
6.0.N: All properties determined. [0,00 s]
6.0.N: Exited with Success (@ 0,00 s)
6.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.B: Starting proof for property "formal_req_4"	[0,00 s].
6.0.B: Trace Attempt  1	[0,00 s]
6.0.B: Trace Attempt  2	[0,00 s]
6.0.B: Trace Attempt  3	[0,01 s]
6.0.B: Trace Attempt  4	[0,01 s]
6.0.B: Trace Attempt  5	[0,01 s]
6.0.AM: Stopped processing property "formal_req_4"	[19,91 s].
6.0.AM: Morphing to Tri
6.0.AM: Trace Attempt 23	[2,74 s]
6.0.AM: All properties determined. [0,00 s]
6.0.AM: Exited with Success (@ 0,00 s)
6.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.Tri: Starting proof for property "formal_req_4"	[0,00 s].
6.0.Tri: Trace Attempt  1	[0,00 s]
6.0.Tri:    0.00" ---- Launching main thread ----
6.0.Tri:    0.06" ---- Launching abstraction thread ----
6.0.Tri:    0.08" ---- Launching multi-phase simplification thread ----
6.0.Tri: Trace Attempt  2	[0,21 s]
6.0.Tri: Trace Attempt  3	[0,21 s]
6.0.Tri: Trace Attempt  4	[0,21 s]
6.0.Tri: Trace Attempt  5	[0,21 s]
6.0.B: Trace Attempt 30	[1,41 s]
6.0.B: Stopped processing property "formal_req_4"	[1,42 s].
6.0.B: Requesting engine job to stop
6.0.Tri: Requesting engine job to stop
INFO (IPF144): 6: Initiating shutdown of proof [21,30]
6.0.B: Interrupted. [20,45 s]
6.0.B: Exited with Success (@ 21,33 s)
6: ProofGrid usable level: 0
6.0.Tri: Stopped processing property "formal_req_4"	[1,41 s].
6.0.Tri: Trace Attempt 21	[1,40 s]
6.0.Tri: Interrupted. [19,29 s]
6.0.Tri: Exited with Success (@ 21,34 s)
6: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.04       21.29        0.00       99.79 %
    Tri        0.04       21.27        0.00       99.82 %
    all        0.04       21.28        0.00       99.81 %

    Data read    : 7.68 kiB
    Data written : 2.92 kiB

6: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 6
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 7:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
7: Using multistage preprocessing
7: Starting reduce
7: Finished reduce in 0.003s
7.0.PRE: Performing Proof Simplification...
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Proof Simplification Iteration 1	[0.00 s]
7.0.N: Proof Simplification Iteration 2	[0.00 s]
7.0.N: Proof Simplification Iteration 3	[0.00 s]
7.0.N: Proof Simplification Iteration 4	[0.00 s]
7.0.N: Proof Simplification Iteration 5	[0.01 s]
7.0.N: Proof Simplification Iteration 6	[0.01 s]
7.0.N: Proof Simplification Iteration 7	[0.01 s]
7.0.N: Proof Simplification Iteration 8	[0.01 s]
7.0.N: Proof Simplification Iteration 9	[0.01 s]
7.0.N: Proof Simplification Iteration 10	[0.01 s]
7.0.N: Proof Simplification Iteration 11	[0.02 s]
7.0.N: Proof Simplification Iteration 12	[0.02 s]
7.0.N: Proof Simplification Iteration 13	[0.02 s]
7.0.PRE: Proof Simplification completed in 0,02 s
7: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
7: =============================== ProofGrid start ===============================
7: ProofGrid usable level: 1
7: ProofGrid is starting event handling
7.0.N: Proofgrid shell started at 26421@optmaS1(local) jg_23313_optmaS1_8
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Last scan. Per property time limit: 0s
7.0.N: Starting proof for property "formal_req_1"	[0,00 s].
7.0.N: Trace Attempt  1	[0,00 s]
7.0.N: Trace Attempt  2	[0,00 s]
7.0.N: Trace Attempt  3	[0,00 s]
7.0.N: Trace Attempt  3	[0,01 s]
7.0.AM: Proofgrid shell started at 26422@optmaS1(local) jg_23313_optmaS1_8
7.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Trace Attempt  4	[0,01 s]
7.0.N: Trace Attempt  5	[0,01 s]
7.0.AM: Last scan. Per property time limit: 0s
7.0.AM: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AM: Trace Attempt  1	[0,00 s]
7.0.AM: Trace Attempt  1	[0,00 s]
7.0.AM: Trace Attempt  2	[0,01 s]
7.0.N: Trace Attempt  5	[0,02 s]
7.0.AM: Trace Attempt  3	[0,01 s]
7.0.AM: Trace Attempt  1	[0,02 s]
7.0.AM: Trace Attempt  2	[0,02 s]
7.0.AM: Trace Attempt  3	[0,02 s]
7.0.AM: Trace Attempt  4	[0,03 s]
7.0.AM: Trace Attempt  5	[0,03 s]
7.0.AM: Trace Attempt  1	[0,04 s]
7.0.AM: Trace Attempt  2	[0,04 s]
7.0.AM: Trace Attempt  3	[0,05 s]
7.0.AM: Trace Attempt  1	[0,13 s]
7.0.AM: Trace Attempt  2	[0,13 s]
7.0.AM: Trace Attempt  3	[0,13 s]
7.0.N: Stopped processing property "formal_req_1"	[23,29 s].
7.0.N: Morphing to B
7.0.N: Trace Attempt 23	[0,20 s]
7.0.N: All properties determined. [0,00 s]
7.0.N: Exited with Success (@ 0,00 s)
7.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.B: Starting proof for property "formal_req_1"	[0,00 s].
7.0.B: Trace Attempt  1	[0,00 s]
7.0.B: Trace Attempt  2	[0,00 s]
7.0.B: Trace Attempt  3	[0,01 s]
7.0.B: Trace Attempt  4	[0,01 s]
7.0.AM: Stopped processing property "formal_req_1"	[23,29 s].
7.0.AM: Morphing to Tri
7.0.AM: Trace Attempt 23	[0,24 s]
7.0.AM: All properties determined. [0,00 s]
7.0.AM: Exited with Success (@ 0,00 s)
7.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.B: Trace Attempt  5	[0,01 s]
7.0.Tri: Starting proof for property "formal_req_1"	[0,00 s].
7.0.Tri: Trace Attempt  1	[0,00 s]
7.0.Tri:    0.00" ---- Launching main thread ----
7.0.Tri:    0.04" ---- Launching abstraction thread ----
7.0.Tri:    0.07" ---- Launching multi-phase simplification thread ----
7.0.Tri: Trace Attempt  2	[0,22 s]
7.0.Tri: Trace Attempt  3	[0,22 s]
7.0.Tri: Trace Attempt  4	[0,22 s]
7.0.Tri: Trace Attempt  5	[0,22 s]
7.0.Tri:    1.76" Simplification phase 1 complete
7.0.Tri:    1.88" Simplification phase 2 complete
7.0.Tri:    4.28" Simplification phase 3 complete
   4.28" ---- Completed simplification thread ----
7.0.Tri:    4.28" ---- Restarting main thread on simplified netlist ----
7.0.Tri:    4.32" ---- Restarting abstraction thread on simplified netlist ----
7.0.B: Stopped processing property "formal_req_1"	[20,44 s].
7.0.B: Morphing to Hts
7.0.B: Trace Attempt 23	[0,08 s]
7.0.B: All properties determined. [0,00 s]
7.0.B: Exited with Success (@ 0,00 s)
7.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.Hts: Starting proof for property "formal_req_1"	[0,00 s].
7.0.Hts: Trace Attempt  1	[0,00 s]
7.0.Hts: Trace Attempt  2	[0,00 s]
7.0.Hts: Trace Attempt  3	[0,00 s]
7.0.Hts: Trace Attempt  4	[0,00 s]
7.0.Hts: Trace Attempt  5	[0,01 s]
7.0.Tri: Stopped processing property "formal_req_1"	[20,44 s].
7.0.Tri: Morphing to I
7.0.Tri: Trace Attempt 23	[1,36 s]
7.0.Tri: All properties determined. [0,00 s]
7.0.Tri: Exited with Success (@ 0,00 s)
7.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.I: Starting proof for property "formal_req_1"	[0,00 s].
7.0.I: Trace Attempt 19	[0,03 s]
7.0.Hts: Stopped processing property "formal_req_1"	[21,29 s].
7.0.Hts: Morphing to D
7.0.Hts: Trace Attempt 23	[0,02 s]
7.0.Hts: All properties determined. [0,00 s]
7.0.Hts: Exited with Success (@ 0,00 s)
7.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.D: Starting proof for property "formal_req_1"	[0,00 s].
7.0.D: Trace Attempt  1	[0,01 s]
7.0.D: Trace Attempt  2	[0,01 s]
7.0.I: Stopped processing property "formal_req_1"	[21,26 s].
7.0.I: Morphing to AD
7.0.I: Trace Attempt 23	[0,23 s]
7.0.I: All properties determined. [0,00 s]
7.0.I: Exited with Success (@ 0,00 s)
7.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.AD: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AD: Trace Attempt  1	[0,00 s]
7.0.AD: Trace Attempt  1	[0,00 s]
7.0.AD: Trace Attempt  2	[0,00 s]
7.0.D: Trace Attempt  3	[0,02 s]
7.0.AD: Trace Attempt  3	[0,01 s]
7.0.AD: Trace Attempt  1	[0,01 s]
7.0.AD: Trace Attempt  2	[0,01 s]
7.0.AD: Trace Attempt  3	[0,01 s]
7.0.AD: Trace Attempt  4	[0,01 s]
7.0.AD: Trace Attempt  5	[0,02 s]
7.0.D: Trace Attempt  4	[0,03 s]
7.0.AD: Trace Attempt  1	[0,03 s]
7.0.AD: Trace Attempt  2	[0,03 s]
7.0.AD: Trace Attempt  3	[0,03 s]
7.0.AD: Trace Attempt  4	[0,03 s]
7.0.D: Trace Attempt  5	[0,05 s]
7.0.AD: Trace Attempt  5	[0,04 s]
7.0.AD: Trace Attempt  1	[0,13 s]
7.0.AD: Trace Attempt  2	[0,14 s]
7.0.AD: Trace Attempt  3	[0,14 s]
7.0.AD: Trace Attempt  4	[0,14 s]
7.0.AD: Trace Attempt  5	[0,15 s]
7.0.AD: Stopped processing property "formal_req_1"	[7,58 s].
7.0.AD: Morphing to M
7.0.AD: Trace Attempt 23	[0,38 s]
7.0.AD: All properties determined. [0,00 s]
7.0.AD: Exited with Success (@ 0,00 s)
7.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.M: Starting proof for property "formal_req_1"	[0,00 s].
7.0.M: Trace Attempt  1	[0,00 s]
7.0.M: Trace Attempt  2	[0,00 s]
7.0.M: Trace Attempt  3	[0,02 s]
7.0.M: Trace Attempt  4	[0,02 s]
7.0.D: Stopped processing property "formal_req_1"	[29,26 s].
7.0.D: Morphing to AD
7.0.D: Trace Attempt 23	[0,58 s]
7.0.D: All properties determined. [0,00 s]
7.0.D: Exited with Success (@ 0,00 s)
7.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.AD: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AD: Trace Attempt  1	[0,00 s]
7.0.AD: Trace Attempt  1	[0,00 s]
7.0.AD: Trace Attempt  2	[0,00 s]
7.0.AD: Trace Attempt  3	[0,00 s]
7.0.AD: Trace Attempt  1	[0,00 s]
7.0.AD: Trace Attempt  2	[0,00 s]
7.0.AD: Trace Attempt  3	[0,01 s]
7.0.AD: Trace Attempt  4	[0,01 s]
7.0.AD: Trace Attempt  5	[0,01 s]
7.0.AD: Trace Attempt  1	[0,02 s]
7.0.AD: Trace Attempt  2	[0,02 s]
7.0.AD: Trace Attempt  3	[0,02 s]
7.0.AD: Trace Attempt  4	[0,03 s]
7.0.AD: Trace Attempt  5	[0,03 s]
7.0.M: Stopped processing property "formal_req_1"	[21,70 s].
7.0.M: Morphing to AMcustom2
7.0.M: Trace Attempt 23	[0,62 s]
7.0.M: All properties determined. [0,00 s]
7.0.M: Exited with Success (@ 0,00 s)
7.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.AMcustom2: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AMcustom2: Trace Attempt  1	[0,00 s]
7.0.AMcustom2: Trace Attempt  2	[0,00 s]
7.0.AMcustom2: Trace Attempt  3	[0,00 s]
7.0.AMcustom2: Trace Attempt  1	[0,00 s]
7.0.AMcustom2: Trace Attempt  2	[0,00 s]
7.0.AMcustom2: Trace Attempt  3	[0,00 s]
7.0.AMcustom2: Trace Attempt  4	[0,01 s]
7.0.AMcustom2: Trace Attempt  5	[0,01 s]
7.0.AD: Trace Attempt  1	[0,11 s]
7.0.AD: Trace Attempt  2	[0,11 s]
7.0.AD: Trace Attempt  3	[0,11 s]
7.0.AD: Trace Attempt  4	[0,12 s]
7.0.AD: Trace Attempt  5	[0,12 s]
7.0.AMcustom2: Refinement: Adding 1 assumptions
7.0.AMcustom2: Trace Attempt  1	[0,44 s]
7.0.AMcustom2: Trace Attempt  2	[0,44 s]
7.0.AMcustom2: Trace Attempt  3	[0,44 s]
7.0.AMcustom2: Trace Attempt  1	[0,44 s]
7.0.AMcustom2: Trace Attempt  2	[0,44 s]
7.0.AMcustom2: Trace Attempt  3	[0,44 s]
7.0.AMcustom2: Trace Attempt  4	[0,44 s]
7.0.AMcustom2: Trace Attempt  5	[0,45 s]
7.0.AMcustom2: Refinement: Adding 2 assumptions
7.0.AMcustom2: Trace Attempt  1	[0,77 s]
7.0.AMcustom2: Trace Attempt  2	[0,77 s]
7.0.AMcustom2: Trace Attempt  3	[0,78 s]
7.0.AMcustom2: Trace Attempt  1	[0,78 s]
7.0.AMcustom2: Trace Attempt  2	[0,78 s]
7.0.AMcustom2: Trace Attempt  3	[0,78 s]
7.0.AMcustom2: Trace Attempt  4	[0,78 s]
7.0.AMcustom2: Trace Attempt  5	[0,78 s]
7.0.AMcustom2: Refinement: Adding 1 assumptions
7.0.AMcustom2: Trace Attempt  1	[1,17 s]
7.0.AMcustom2: Trace Attempt  2	[1,17 s]
7.0.AMcustom2: Trace Attempt  3	[1,17 s]
7.0.AMcustom2: Trace Attempt  1	[1,17 s]
7.0.AMcustom2: Trace Attempt  2	[1,17 s]
7.0.AMcustom2: Trace Attempt  3	[1,17 s]
7.0.AMcustom2: Trace Attempt  4	[1,18 s]
7.0.AMcustom2: Trace Attempt  5	[1,18 s]
7.0.AD: Stopped processing property "formal_req_1"	[23,89 s].
7.0.AD: Morphing to B
7.0.AD: Trace Attempt 23	[0,25 s]
7.0.AD: All properties determined. [0,00 s]
7.0.AD: Exited with Success (@ 0,00 s)
7.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.B: Starting proof for property "formal_req_1"	[0,00 s].
7.0.B: Trace Attempt  1	[0,00 s]
7.0.B: Trace Attempt  2	[0,00 s]
7.0.B: Trace Attempt  3	[0,00 s]
7.0.B: Trace Attempt  4	[0,01 s]
7.0.B: Trace Attempt  5	[0,01 s]
7.0.AMcustom2: Stopped processing property "formal_req_1"	[23,85 s].
7.0.AMcustom2: Morphing to Ncustom3
7.0.AMcustom2: Trace Attempt 23	[1,30 s]
7.0.AMcustom2: All properties determined. [0,00 s]
7.0.AMcustom2: Exited with Success (@ 0,00 s)
7.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.Ncustom3: Starting proof for property "formal_req_1"	[0,00 s].
7.0.Ncustom3: Trace Attempt  1	[0,00 s]
7.0.Ncustom3: Trace Attempt  2	[0,00 s]
7.0.Ncustom3: Trace Attempt  3	[0,00 s]
7.0.Ncustom3: Trace Attempt  4	[0,00 s]
7.0.Ncustom3: Trace Attempt  5	[0,01 s]
7.0.B: Stopped processing property "formal_req_1"	[28,06 s].
7.0.B: Morphing to Tri
7.0.B: Trace Attempt 23	[0,05 s]
7.0.B: All properties determined. [0,00 s]
7.0.B: Exited with Success (@ 0,00 s)
7.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.Tri: Starting proof for property "formal_req_1"	[0,00 s].
7.0.Tri: Trace Attempt  1	[0,00 s]
7.0.Ncustom3: Stopped processing property "formal_req_1"	[28,06 s].
7.0.Ncustom3: Morphing to K
7.0.Ncustom3: Trace Attempt 23	[0,02 s]
7.0.Ncustom3: All properties determined. [0,00 s]
7.0.Ncustom3: Exited with Success (@ 0,00 s)
7.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.K: Starting proof for property "formal_req_1"	[0,00 s].
7.0.K: Trace Attempt 23	[0,02 s]
7.0.Tri:    0.00" ---- Launching main thread ----
7.0.Tri:    0.02" ---- Launching abstraction thread ----
7.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
7.0.Tri: Trace Attempt  2	[0,11 s]
7.0.Tri: Trace Attempt  3	[0,11 s]
7.0.Tri: Trace Attempt  4	[0,11 s]
7.0.Tri: Trace Attempt  5	[0,11 s]
7.0.Tri:    1.61" Simplification phase 1 complete
7.0.Tri:    1.66" Simplification phase 2 complete
7.0.Tri:    2.57" Simplification phase 3 complete
   2.57" ---- Completed simplification thread ----
7.0.Tri:    2.57" ---- Restarting main thread on simplified netlist ----
7.0.Tri:    2.59" ---- Restarting abstraction thread on simplified netlist ----
7.0.Tri: Stopped processing property "formal_req_1"	[46,04 s].
7.0.Tri: Morphing to Hts
7.0.Tri: Trace Attempt 23	[0,14 s]
7.0.Tri: All properties determined. [0,00 s]
7.0.Tri: Exited with Success (@ 0,00 s)
7.0.Hts: Starting proof for property "formal_req_1"	[0,00 s].
7.0.Hts: Trace Attempt  1	[0,00 s]
7.0.Hts: Trace Attempt  2	[0,00 s]
7.0.Hts: Trace Attempt  3	[0,00 s]
7.0.Hts: Trace Attempt  4	[0,00 s]
7.0.Hts: Trace Attempt  5	[0,00 s]
7.0.K: Stopped processing property "formal_req_1"	[46,07 s].
7.0.K: Morphing to AB
7.0.K: All properties determined. [0,00 s]
7.0.K: Exited with Success (@ 0,00 s)
7.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.AB: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AB: Trace Attempt  1	[0,00 s]
7.0.AB: Trace Attempt  1	[0,01 s]
7.0.AB: Trace Attempt  2	[0,01 s]
7.0.AB: Trace Attempt  3	[0,01 s]
7.0.AB: Trace Attempt  1	[0,01 s]
7.0.AB: Trace Attempt  2	[0,01 s]
7.0.AB: Trace Attempt  3	[0,01 s]
7.0.AB: Trace Attempt  4	[0,02 s]
7.0.AB: Trace Attempt  5	[0,03 s]
7.0.AB: Trace Attempt  1	[0,04 s]
7.0.AB: Trace Attempt  2	[0,04 s]
7.0.AB: Trace Attempt  3	[0,04 s]
7.0.AB: Trace Attempt  4	[0,04 s]
7.0.AB: Trace Attempt  5	[0,04 s]
7.0.AB: Trace Attempt  1	[0,12 s]
7.0.AB: Trace Attempt  2	[0,12 s]
7.0.AB: Trace Attempt  3	[0,12 s]
7.0.AB: Trace Attempt  4	[0,12 s]
7.0.AB: Trace Attempt  5	[0,12 s]
7.0.Hts: Stopped processing property "formal_req_1"	[119,39 s].
7.0.Hts: Morphing to D
7.0.Hts: Trace Attempt 23	[0,02 s]
7.0.Hts: All properties determined. [0,00 s]
7.0.Hts: Exited with Success (@ 0,00 s)
7.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.D: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AB: Stopped processing property "formal_req_1"	[119,42 s].
7.0.AB: Morphing to I
7.0.AB: Trace Attempt 23	[0,21 s]
7.0.AB: All properties determined. [0,00 s]
7.0.AB: Exited with Success (@ 0,00 s)
7.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.I: Starting proof for property "formal_req_1"	[0,00 s].
7.0.I: Trace Attempt 23	[0,07 s]
7.0.D: Trace Attempt 23	[0,13 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 7: Initiating shutdown of proof [381,96]
7.0.I: Stopped processing property "formal_req_1"	[70,24 s].
7.0.I: Interrupted. [290,04 s]
7.0.I: Exited with Success (@ 382,01 s)
7.0.D: Stopped processing property "formal_req_1"	[70,30 s].
7.0.D: Interrupted. [268,69 s]
7.0.D: Exited with Success (@ 382,02 s)
7: ProofGrid usable level: 0
7: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      I        0.06      381.76        0.00       99.98 %
      D        0.05      381.81        0.00       99.99 %
    all        0.06      381.79        0.00       99.99 %

    Data read    : 28.72 kiB
    Data written : 13.06 kiB

7: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
WARNING (WPM001): No proof is running. Ignoring current command.
Evaluating 'get_property_list -include {status {cex unreachable}} -task formal'. expected: ''
0,0 seconds
[formal] % assert {w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input}
INFO (IPM004): The name "property:17" is assigned to assertion "w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input".
property:17
[formal] % prove -bg -property {formal::property:17}
background 8
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 8:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
8: Using multistage preprocessing
8: Starting reduce
8: Finished reduce in 0.001s
8.0.PRE: Performing Proof Simplification...
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Proof Simplification Iteration 1	[0.00 s]
8.0.N: Proof Simplification Iteration 2	[0.00 s]
8.0.N: Proof Simplification Iteration 3	[0.00 s]
8.0.N: Proof Simplification Iteration 4	[0.00 s]
8.0.N: Proof Simplification Iteration 5	[0.00 s]
8.0.N: Proof Simplification Iteration 6	[0.00 s]
8.0.N: Proof Simplification Iteration 7	[0.00 s]
8.0.N: Proof Simplification Iteration 8	[0.01 s]
8.0.N: Proof Simplification Iteration 9	[0.01 s]
8.0.N: Proof Simplification Iteration 10	[0.01 s]
8.0.N: Proof Simplification Iteration 11	[0.01 s]
8.0.N: Proof Simplification Iteration 12	[0.01 s]
8.0.N: Proof Simplification Iteration 13	[0.01 s]
8.0.PRE: Proof Simplification completed in 0,01 s
8: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
8: =============================== ProofGrid start ===============================
8: ProofGrid usable level: 1
8: ProofGrid is starting event handling
8.0.AM: Proofgrid shell started at 7558@optmaS1(local) jg_23313_optmaS1_9
8.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.AM: Last scan. Per property time limit: 0s
8.0.AM: Starting proof for property "property:17"	[0,00 s].
8.0.AM: Trace Attempt  1	[0,00 s]
8.0.AM: Trace Attempt  1	[0,00 s]
8.0.AM: Trace Attempt  2	[0,00 s]
8.0.AM: Trace Attempt  3	[0,00 s]
8.0.AM: Trace Attempt  1	[0,00 s]
8.0.AM: Trace Attempt  2	[0,00 s]
8.0.AM: Trace Attempt  3	[0,00 s]
8.0.AM: Trace Attempt  4	[0,00 s]
8.0.AM: Trace Attempt  5	[0,00 s]
8.0.AM: Trace Attempt  1	[0,01 s]
8.0.AM: Trace Attempt  2	[0,01 s]
8.0.AM: Trace Attempt  3	[0,01 s]
8.0.AM: Trace Attempt  4	[0,01 s]
8.0.AM: Requesting engine job to stop
INFO (IPF144): 8: Initiating shutdown of proof [0,03]
8.0.AM: Trace Attempt  9	[0,02 s]
8.0.AM: A trace with 9 cycles was found. [0,03 s]
INFO (IPF055): 8.0.AM: A counterexample (cex) with 9 cycles was found for the property "property:17" in 0.03 s.
8.0.AM: Stopped processing property "property:17"	[0,03 s].
8.0.AM: All properties determined. [0,03 s]
8.0.N: Proofgrid shell started at 7557@optmaS1(local) jg_23313_optmaS1_9
8.0.N: Requesting engine job to terminate
8.0.AM: Exited with Success (@ 0,06 s)
8: ProofGrid usable level: 0
8.0.N: Interrupted. [0,00 s]
8.0.N: Exited with Success (@ 0,08 s)
8: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.00        0.00        0.00 %
     AM        0.08        0.03        0.00       29.53 %
    all        0.11        0.02        0.00       12.68 %

    Data read    : 2.68 kiB
    Data written : 683.00 B

8: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 8
[formal] % assert {w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0}
INFO (IPM004): The name "property:18" is assigned to assertion "w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
property:18
[formal] % prove -bg -property {formal::property:18}
background 9
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 9:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
9: Using multistage preprocessing
9: Starting reduce
9: Finished reduce in 0.001s
9.0.PRE: Performing Proof Simplification...
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Proof Simplification Iteration 1	[0.00 s]
9.0.N: Proof Simplification Iteration 2	[0.00 s]
9.0.N: Proof Simplification Iteration 3	[0.00 s]
9.0.N: Proof Simplification Iteration 4	[0.00 s]
9.0.N: Proof Simplification Iteration 5	[0.01 s]
9.0.N: Proof Simplification Iteration 6	[0.01 s]
9.0.N: Proof Simplification Iteration 7	[0.01 s]
9.0.N: Proof Simplification Iteration 8	[0.01 s]
9.0.N: Proof Simplification Iteration 9	[0.01 s]
9.0.N: Proof Simplification Iteration 10	[0.01 s]
9.0.N: Proof Simplification Iteration 11	[0.01 s]
9.0.N: Proof Simplification Iteration 12	[0.01 s]
9.0.N: Proof Simplification Iteration 13	[0.01 s]
9.0.PRE: Proof Simplification completed in 0,01 s
9: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
9: =============================== ProofGrid start ===============================
9: ProofGrid usable level: 1
9: ProofGrid is starting event handling
9.0.N: Proofgrid shell started at 8026@optmaS1(local) jg_23313_optmaS1_10
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Last scan. Per property time limit: 0s
9.0.N: Starting proof for property "property:18"	[0,00 s].
9.0.N: Trace Attempt  1	[0,00 s]
9.0.N: Trace Attempt  2	[0,00 s]
9.0.AM: Proofgrid shell started at 8027@optmaS1(local) jg_23313_optmaS1_10
9.0.N: Trace Attempt  2	[0,00 s]
9.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.AM: Last scan. Per property time limit: 0s
9.0.AM: Starting proof for property "property:18"	[0,00 s].
9.0.AM: Trace Attempt  1	[0,00 s]
9.0.N: Trace Attempt  3	[0,00 s]
9.0.AM: Trace Attempt  1	[0,00 s]
9.0.AM: Trace Attempt  2	[0,00 s]
9.0.N: Trace Attempt  4	[0,01 s]
9.0.AM: Trace Attempt  3	[0,00 s]
9.0.AM: Trace Attempt  1	[0,00 s]
9.0.AM: Trace Attempt  2	[0,00 s]
9.0.AM: Trace Attempt  3	[0,00 s]
9.0.AM: Trace Attempt  4	[0,00 s]
9.0.AM: Trace Attempt  5	[0,00 s]
9.0.AM: Trace Attempt  1	[0,01 s]
9.0.AM: Trace Attempt  2	[0,01 s]
9.0.N: Trace Attempt  4	[0,01 s]
9.0.AM: Trace Attempt  3	[0,01 s]
9.0.AM: Trace Attempt  4	[0,01 s]
9.0.N: Trace Attempt  5	[0,02 s]
9.0.N: Requesting engine job to stop
9.0.AM: Requesting engine job to stop
INFO (IPF144): 9: Initiating shutdown of proof [0,03]
9.0.AM: Trace Attempt  9	[0,01 s]
9.0.AM: A trace with 9 cycles was found. [0,02 s]
INFO (IPF055): 9.0.AM: A counterexample (cex) with 9 cycles was found for the property "property:18" in 0.02 s.
9.0.AM: Stopped processing property "property:18"	[0,02 s].
9.0.AM: All properties determined. [0,02 s]
9.0.AM: Exited with Success (@ 0,04 s)
9: ProofGrid usable level: 0
9.0.N: Stopped processing property "property:18"	[0,04 s].
9.0.N: Trace Attempt  8	[0,04 s]
9.0.N: All properties determined. [0,01 s]
9.0.N: Exited with Success (@ 0,06 s)
9: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        0.03        0.00       24.46 %
     AM        0.09        0.02        0.00       21.21 %
    all        0.09        0.03        0.00       22.84 %

    Data read    : 3.55 kiB
    Data written : 1.39 kiB

9: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 9
[formal] % visualize -violation -property formal::property:18 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:18".
cex
[formal] % assert {o_syn = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0}
ERROR (ENL002): Unable to find signal "o_syn".


[formal] % assert {o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0}
INFO (IPM004): The name "property:19" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
property:19
[formal] % prove -bg -property {formal::property:19}
background 10
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 10:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
10: Using multistage preprocessing
10: Starting reduce
10: Finished reduce in 0.001s
10.0.PRE: Performing Proof Simplification...
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Proof Simplification Iteration 1	[0.00 s]
10.0.N: Proof Simplification Iteration 2	[0.00 s]
10.0.N: Proof Simplification Iteration 3	[0.00 s]
10.0.N: Proof Simplification Iteration 4	[0.00 s]
10.0.N: Proof Simplification Iteration 5	[0.01 s]
10.0.N: Proof Simplification Iteration 6	[0.01 s]
10.0.N: Proof Simplification Iteration 7	[0.01 s]
10.0.N: Proof Simplification Iteration 8	[0.01 s]
10.0.N: Proof Simplification Iteration 9	[0.01 s]
10.0.N: Proof Simplification Iteration 10	[0.01 s]
10.0.N: Proof Simplification Iteration 11	[0.01 s]
10.0.N: Proof Simplification Iteration 12	[0.01 s]
10.0.N: Proof Simplification Iteration 13	[0.01 s]
10.0.PRE: Proof Simplification completed in 0,01 s
10: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
10: =============================== ProofGrid start ===============================
10: ProofGrid usable level: 1
10: ProofGrid is starting event handling
10.0.N: Proofgrid shell started at 9452@optmaS1(local) jg_23313_optmaS1_11
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Last scan. Per property time limit: 0s
10.0.N: Starting proof for property "property:19"	[0,00 s].
10.0.N: Trace Attempt  1	[0,00 s]
10.0.N: Trace Attempt  2	[0,00 s]
10.0.N: Trace Attempt  2	[0,00 s]
10.0.N: Trace Attempt  3	[0,00 s]
10.0.N: Trace Attempt  4	[0,00 s]
10.0.N: Trace Attempt  4	[0,01 s]
10.0.N: Trace Attempt  5	[0,01 s]
10.0.AM: Proofgrid shell started at 9453@optmaS1(local) jg_23313_optmaS1_11
10.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AM: Last scan. Per property time limit: 0s
10.0.AM: Starting proof for property "property:19"	[0,00 s].
10.0.AM: Trace Attempt  1	[0,00 s]
10.0.AM: Trace Attempt  1	[0,01 s]
10.0.AM: Trace Attempt  2	[0,01 s]
10.0.AM: Trace Attempt  3	[0,01 s]
10.0.AM: Trace Attempt  1	[0,01 s]
10.0.AM: Trace Attempt  2	[0,01 s]
10.0.AM: Trace Attempt  3	[0,01 s]
10.0.AM: Trace Attempt  4	[0,01 s]
10.0.AM: Trace Attempt  5	[0,01 s]
10.0.AM: Trace Attempt  1	[0,01 s]
10.0.AM: Trace Attempt  2	[0,01 s]
10.0.AM: Trace Attempt  3	[0,02 s]
10.0.AM: Trace Attempt  4	[0,02 s]
10.0.AM: Trace Attempt  1	[1,71 s]
10.0.AM: Trace Attempt  2	[1,72 s]
10.0.AM: Trace Attempt  3	[1,74 s]
10.0.N: Trace Attempt 10	[4,41 s]
10.0.N: Trace Attempt  1	[7,77 s]
10.0.N: Trace Attempt  2	[7,77 s]
10.0.N: Trace Attempt  3	[7,78 s]
10.0.N: Trace Attempt 10	[14,03 s]
10.0.AM: Trace Attempt 10	[17,99 s]
10.0.AM: Stopped processing property "property:19"	[18,36 s].
10.0.AM: Morphing to Tri
10.0.AM: All properties determined. [0,00 s]
10.0.AM: Exited with Success (@ 0,00 s)
10.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Stopped processing property "property:19"	[18,46 s].
10.0.Tri: Starting proof for property "property:19"	[0,00 s].
10.0.Tri: Trace Attempt  1	[0,00 s]
10.0.N: Morphing to B
10.0.N: Trace Attempt 13	[17,77 s]
10.0.N: All properties determined. [0,00 s]
10.0.N: Exited with Success (@ 0,00 s)
10.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.B: Starting proof for property "property:19"	[0,00 s].
10.0.B: Trace Attempt  1	[0,00 s]
10.0.B: Trace Attempt  2	[0,00 s]
10.0.B: Trace Attempt  3	[0,01 s]
10.0.B: Trace Attempt  4	[0,02 s]
10.0.B: Trace Attempt  5	[0,02 s]
10.0.Tri:    0.00" ---- Launching main thread ----
10.0.Tri:    0.07" ---- Launching abstraction thread ----
10.0.Tri:    0.08" ---- Launching multi-phase simplification thread ----
10.0.Tri: Trace Attempt  2	[0,26 s]
10.0.Tri: Trace Attempt  3	[0,26 s]
10.0.Tri: Trace Attempt  4	[0,26 s]
10.0.Tri: Trace Attempt  5	[0,26 s]
10.0.Tri:    0.93" Simplification phase 1 complete
10.0.B: Trace Attempt 30	[1,08 s]
10.0.B: Stopped processing property "property:19"	[1,09 s].
10.0.B: Requesting engine job to stop
10.0.Tri: Requesting engine job to stop
INFO (IPF144): 10: Initiating shutdown of proof [19,55]
10.0.B: Interrupted. [12,68 s]
10.0.Tri: Stopped processing property "property:19"	[1,22 s].
10.0.B: Exited with Success (@ 19,69 s)
10: ProofGrid usable level: 0
10.0.Tri: Trace Attempt  9	[0,26 s]
10.0.Tri: Interrupted. [11,58 s]
10.0.Tri: Exited with Success (@ 19,69 s)
10: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.11       19.53        0.00       99.46 %
    Tri        0.18       19.45        0.00       99.06 %
    all        0.15       19.49        0.00       99.26 %

    Data read    : 6.45 kiB
    Data written : 2.82 kiB

10: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 10
[formal] % assert {o_syndrome = 0 and w_error_counter > 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0}
INFO (IPM004): The name "property:20" is assigned to assertion "o_syndrome = 0 and w_error_counter > 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
property:20
[formal] % prove -bg -property {formal::property:20}
background 11
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 11:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
11: Using multistage preprocessing
11: Starting reduce
11: Finished reduce in 0.011s
11.0.PRE: Performing Proof Simplification...
11.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.N: Proof Simplification Iteration 1	[0.00 s]
11.0.N: Proof Simplification Iteration 2	[0.01 s]
11.0.N: Proof Simplification Iteration 3	[0.02 s]
11.0.N: Proof Simplification Iteration 4	[0.02 s]
11.0.N: Proof Simplification Iteration 5	[0.02 s]
11.0.N: Proof Simplification Iteration 6	[0.02 s]
11.0.N: Proof Simplification Iteration 7	[0.02 s]
11.0.N: Proof Simplification Iteration 8	[0.02 s]
11.0.N: Proof Simplification Iteration 9	[0.02 s]
11.0.N: Proof Simplification Iteration 10	[0.02 s]
11.0.N: Proof Simplification Iteration 11	[0.03 s]
11.0.N: Proof Simplification Iteration 12	[0.03 s]
11.0.N: Proof Simplification Iteration 13	[0.03 s]
11.0.PRE: Proof Simplification completed in 0,03 s
11: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
11: =============================== ProofGrid start ===============================
11: ProofGrid usable level: 1
11: ProofGrid is starting event handling
11.0.AM: Proofgrid shell started at 11657@optmaS1(local) jg_23313_optmaS1_12
11.0.N: Proofgrid shell started at 11656@optmaS1(local) jg_23313_optmaS1_12
11.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.AM: Last scan. Per property time limit: 0s
11.0.AM: Starting proof for property "property:20"	[0,00 s].
11.0.N: Last scan. Per property time limit: 0s
11.0.N: Starting proof for property "property:20"	[0,00 s].
11.0.AM: Trace Attempt  1	[0,00 s]
11.0.AM: Trace Attempt  1	[0,00 s]
11.0.AM: Trace Attempt  2	[0,00 s]
11.0.N: Trace Attempt  1	[0,00 s]
11.0.N: Trace Attempt  2	[0,00 s]
11.0.AM: Trace Attempt  3	[0,00 s]
11.0.AM: Trace Attempt  1	[0,00 s]
11.0.AM: Trace Attempt  2	[0,00 s]
11.0.N: Trace Attempt  2	[0,00 s]
11.0.AM: Trace Attempt  3	[0,01 s]
11.0.AM: Trace Attempt  4	[0,01 s]
11.0.N: Trace Attempt  3	[0,01 s]
11.0.N: Trace Attempt  4	[0,01 s]
11.0.N: Trace Attempt  4	[0,01 s]
11.0.AM: Trace Attempt  5	[0,01 s]
11.0.N: Trace Attempt  5	[0,01 s]
11.0.AM: Trace Attempt  1	[0,01 s]
11.0.AM: Trace Attempt  2	[0,01 s]
11.0.AM: Trace Attempt  3	[0,02 s]
11.0.AM: Trace Attempt  4	[0,02 s]
11.0.N: Requesting engine job to stop
11.0.AM: Requesting engine job to stop
INFO (IPF144): 11: Initiating shutdown of proof [0,06]
11.0.AM: Trace Attempt  9	[0,03 s]
11.0.AM: A trace with 9 cycles was found. [0,06 s]
INFO (IPF055): 11.0.AM: A counterexample (cex) with 9 cycles was found for the property "property:20" in 0.06 s.
11.0.N: Stopped processing property "property:20"	[0,06 s].
11.0.AM: Stopped processing property "property:20"	[0,06 s].
11.0.N: Trace Attempt  9	[0,04 s]
11.0.N: All properties determined. [0,05 s]
11.0.AM: All properties determined. [0,04 s]
11.0.AM: Exited with Success (@ 0,07 s)
11: ProofGrid usable level: 0
11.0.N: Exited with Success (@ 0,07 s)
11: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.06        0.00       26.14 %
     AM        0.16        0.06        0.00       27.29 %
    all        0.17        0.06        0.00       26.71 %

    Data read    : 4.27 kiB
    Data written : 1.40 kiB

11: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 11
[formal] % visualize -violation -property formal::property:20 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:20".
cex
[formal] % assert {o_syndrome = 0 and w_error_counter = 1 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0}
INFO (IPM004): The name "property:21" is assigned to assertion "o_syndrome = 0 and w_error_counter = 1 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
property:21
[formal] % prove -bg -property {formal::property:21}
background 12
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 12:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
12: Using multistage preprocessing
12: Starting reduce
12: Finished reduce in 0.001s
12.0.PRE: Performing Proof Simplification...
12.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.N: Proof Simplification Iteration 1	[0.00 s]
12.0.N: Proof Simplification Iteration 2	[0.00 s]
12.0.N: Proof Simplification Iteration 3	[0.00 s]
12.0.N: Proof Simplification Iteration 4	[0.00 s]
12.0.N: Proof Simplification Iteration 5	[0.00 s]
12.0.N: Proof Simplification Iteration 6	[0.00 s]
12.0.N: Proof Simplification Iteration 7	[0.00 s]
12.0.N: Proof Simplification Iteration 8	[0.00 s]
12.0.N: Proof Simplification Iteration 9	[0.01 s]
12.0.N: Proof Simplification Iteration 10	[0.01 s]
12.0.N: Proof Simplification Iteration 11	[0.01 s]
12.0.N: Proof Simplification Iteration 12	[0.01 s]
12.0.N: Proof Simplification Iteration 13	[0.01 s]
12.0.PRE: Proof Simplification completed in 0,01 s
12: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
12: =============================== ProofGrid start ===============================
12: ProofGrid usable level: 1
12: ProofGrid is starting event handling
12.0.N: Proofgrid shell started at 12556@optmaS1(local) jg_23313_optmaS1_13
12.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.N: Last scan. Per property time limit: 0s
12.0.N: Starting proof for property "property:21"	[0,00 s].
12.0.N: Trace Attempt  1	[0,00 s]
12.0.N: Trace Attempt  2	[0,00 s]
12.0.N: Trace Attempt  2	[0,00 s]
12.0.N: Trace Attempt  3	[0,00 s]
12.0.N: Trace Attempt  4	[0,00 s]
12.0.N: Trace Attempt  4	[0,01 s]
12.0.N: Trace Attempt  5	[0,01 s]
12.0.AM: Proofgrid shell started at 12558@optmaS1(local) jg_23313_optmaS1_13
12.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.AM: Last scan. Per property time limit: 0s
12.0.AM: Starting proof for property "property:21"	[0,00 s].
12.0.AM: Trace Attempt  1	[0,00 s]
12.0.AM: Trace Attempt  1	[0,00 s]
12.0.AM: Trace Attempt  2	[0,00 s]
12.0.AM: Trace Attempt  3	[0,01 s]
12.0.AM: Trace Attempt  1	[0,01 s]
12.0.AM: Trace Attempt  2	[0,01 s]
12.0.AM: Trace Attempt  3	[0,01 s]
12.0.AM: Trace Attempt  4	[0,01 s]
12.0.AM: Trace Attempt  5	[0,01 s]
12.0.AM: Trace Attempt  1	[0,04 s]
12.0.AM: Trace Attempt  2	[0,04 s]
12.0.AM: Trace Attempt  3	[0,04 s]
12.0.AM: Trace Attempt  4	[0,04 s]
12.0.AM: Trace Attempt  1	[2,33 s]
12.0.AM: Trace Attempt  2	[2,33 s]
12.0.AM: Trace Attempt  3	[2,33 s]
12.0.AM: Trace Attempt  4	[2,33 s]
12.0.AM: Trace Attempt 11	[6,52 s]
12.0.N: Trace Attempt 13	[7,24 s]
12.0.N: Trace Attempt  1	[7,25 s]
12.0.N: Trace Attempt  2	[7,25 s]
12.0.N: Trace Attempt  3	[7,25 s]
12.0.AM: Trace Attempt 14	[13,15 s]
12.0.N: Stopped processing property "property:21"	[13,79 s].
12.0.N: Morphing to B
12.0.N: Trace Attempt  9	[7,27 s]
12.0.N: All properties determined. [0,00 s]
12.0.N: Exited with Success (@ 0,00 s)
12.0.AM: Stopped processing property "property:21"	[13,72 s].
12.0.AM: Morphing to Tri
12.0.AM: Trace Attempt 15	[13,37 s]
12.0.AM: All properties determined. [0,00 s]
12.0.AM: Exited with Success (@ 0,00 s)
12.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.B: Starting proof for property "property:21"	[0,00 s].
12.0.B: Trace Attempt  1	[0,01 s]
12.0.Tri: Starting proof for property "property:21"	[0,00 s].
12.0.Tri: Trace Attempt  1	[0,00 s]
12.0.B: Trace Attempt  2	[0,02 s]
12.0.B: Trace Attempt  3	[0,02 s]
12.0.B: Trace Attempt  4	[0,03 s]
12.0.B: Trace Attempt  5	[0,03 s]
12.0.Tri:    0.00" ---- Launching main thread ----
12.0.Tri:    0.13" ---- Launching abstraction thread ----
12.0.Tri:    0.15" ---- Launching multi-phase simplification thread ----
12.0.Tri: Trace Attempt  2	[0,40 s]
12.0.Tri: Trace Attempt  3	[0,40 s]
12.0.Tri: Trace Attempt  4	[0,40 s]
12.0.Tri: Trace Attempt  5	[0,61 s]
12.0.Tri:    0.99" Simplification phase 1 complete
12.0.Tri:    1.50" Simplification phase 2 complete
12.0.Tri:    1.92" Simplification phase 3 complete
   1.92" ---- Completed simplification thread ----
   1.92" ---- Restarting main thread on simplified netlist ----
12.0.Tri:    2.04" ---- Restarting abstraction thread on simplified netlist ----
12.0.B: Trace Attempt 30	[2,91 s]
12.0.B: Stopped processing property "property:21"	[2,92 s].
12.0.B: Requesting engine job to stop
12.0.Tri: Requesting engine job to stop
INFO (IPF144): 12: Initiating shutdown of proof [16,72]
12.0.B: Interrupted. [11,22 s]
12: ProofGrid usable level: 0
12.0.Tri: Stopped processing property "property:21"	[3,10 s].
12.0.B: Exited with Success (@ 16,93 s)
12.0.Tri: Trace Attempt  9	[0,62 s]
12.0.Tri: Interrupted. [8,97 s]
12.0.Tri: Exited with Success (@ 16,93 s)
12: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.11       16.70        0.00       99.35 %
    Tri        0.16       16.62        0.00       99.02 %
    all        0.14       16.66        0.00       99.18 %

    Data read    : 6.81 kiB
    Data written : 2.82 kiB

12: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 12
[formal] % assert {o_syndrome = 0 and w_error_counter = 2 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0}
INFO (IPM004): The name "property:22" is assigned to assertion "o_syndrome = 0 and w_error_counter = 2 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
property:22
[formal] % prove -bg -property {formal::property:22}
background 13
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 13:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
13: Using multistage preprocessing
13: Starting reduce
13: Finished reduce in 0.001s
13.0.PRE: Performing Proof Simplification...
13.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.N: Proof Simplification Iteration 1	[0.00 s]
13.0.N: Proof Simplification Iteration 2	[0.00 s]
13.0.N: Proof Simplification Iteration 3	[0.00 s]
13.0.N: Proof Simplification Iteration 4	[0.00 s]
13.0.N: Proof Simplification Iteration 5	[0.00 s]
13.0.N: Proof Simplification Iteration 6	[0.00 s]
13.0.N: Proof Simplification Iteration 7	[0.00 s]
13.0.N: Proof Simplification Iteration 8	[0.01 s]
13.0.N: Proof Simplification Iteration 9	[0.01 s]
13.0.N: Proof Simplification Iteration 10	[0.01 s]
13.0.N: Proof Simplification Iteration 11	[0.01 s]
13.0.N: Proof Simplification Iteration 12	[0.01 s]
13.0.N: Proof Simplification Iteration 13	[0.01 s]
13.0.PRE: Proof Simplification completed in 0,01 s
13: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
13: =============================== ProofGrid start ===============================
13: ProofGrid usable level: 1
13: ProofGrid is starting event handling
13.0.N: Proofgrid shell started at 13737@optmaS1(local) jg_23313_optmaS1_14
13.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.N: Last scan. Per property time limit: 0s
13.0.N: Starting proof for property "property:22"	[0,00 s].
13.0.N: Trace Attempt  1	[0,00 s]
13.0.N: Trace Attempt  2	[0,00 s]
13.0.N: Trace Attempt  2	[0,00 s]
13.0.N: Trace Attempt  3	[0,00 s]
13.0.N: Trace Attempt  4	[0,00 s]
13.0.N: Trace Attempt  4	[0,01 s]
13.0.N: Trace Attempt  5	[0,02 s]
13.0.AM: Proofgrid shell started at 13738@optmaS1(local) jg_23313_optmaS1_14
13.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.AM: Last scan. Per property time limit: 0s
13.0.AM: Starting proof for property "property:22"	[0,00 s].
13.0.AM: Trace Attempt  1	[0,00 s]
13.0.AM: Trace Attempt  1	[0,00 s]
13.0.AM: Trace Attempt  2	[0,00 s]
13.0.AM: Trace Attempt  3	[0,01 s]
13.0.AM: Trace Attempt  1	[0,01 s]
13.0.AM: Trace Attempt  2	[0,01 s]
13.0.AM: Trace Attempt  3	[0,01 s]
13.0.AM: Trace Attempt  4	[0,01 s]
13.0.AM: Trace Attempt  5	[0,02 s]
13.0.AM: Trace Attempt  1	[0,03 s]
13.0.AM: Trace Attempt  2	[0,03 s]
13.0.AM: Trace Attempt  3	[0,04 s]
13.0.AM: Trace Attempt  4	[0,04 s]
13.0.N: Stopped processing property "property:22"	[25,72 s].
13.0.N: Morphing to B
13.0.N: Trace Attempt  9	[0,07 s]
13.0.N: All properties determined. [0,00 s]
13.0.N: Exited with Success (@ 0,00 s)
13.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.B: Starting proof for property "property:22"	[0,00 s].
13.0.B: Trace Attempt  1	[0,00 s]
13.0.B: Trace Attempt  2	[0,01 s]
13.0.B: Trace Attempt  3	[0,01 s]
13.0.AM: Stopped processing property "property:22"	[25,65 s].
13.0.AM: Morphing to Tri
13.0.AM: Trace Attempt  9	[0,08 s]
13.0.AM: All properties determined. [0,00 s]
13.0.AM: Exited with Success (@ 0,00 s)
13.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.B: Trace Attempt  4	[0,01 s]
13.0.B: Trace Attempt  5	[0,01 s]
13.0.Tri: Starting proof for property "property:22"	[0,00 s].
13.0.Tri: Trace Attempt  1	[0,00 s]
13.0.Tri:    0.00" ---- Launching main thread ----
13.0.Tri:    0.09" ---- Launching abstraction thread ----
13.0.Tri:    0.11" ---- Launching multi-phase simplification thread ----
13.0.Tri: Trace Attempt  2	[0,27 s]
13.0.Tri: Trace Attempt  3	[0,27 s]
13.0.Tri: Trace Attempt  4	[0,27 s]
13.0.Tri: Trace Attempt  5	[0,27 s]
13.0.Tri:    2.51" Simplification phase 1 complete
13.0.Tri:    2.62" Simplification phase 2 complete
13.0.Tri:    3.65" Simplification phase 3 complete
   3.65" ---- Completed simplification thread ----
   3.65" ---- Restarting main thread on simplified netlist ----
13.0.Tri:    3.75" ---- Restarting abstraction thread on simplified netlist ----
13.0.B: Stopped processing property "property:22"	[21,56 s].
13.0.B: Morphing to Hts
13.0.B: Trace Attempt  9	[0,04 s]
13.0.B: All properties determined. [0,00 s]
13.0.B: Exited with Success (@ 0,00 s)
13.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.Hts: Starting proof for property "property:22"	[0,00 s].
13.0.Hts: Trace Attempt  1	[0,00 s]
13.0.Hts: Trace Attempt  2	[0,01 s]
13.0.Hts: Trace Attempt  3	[0,01 s]
13.0.Hts: Trace Attempt  4	[0,01 s]
13.0.Hts: Trace Attempt  5	[0,01 s]
13.0.Tri: Stopped processing property "property:22"	[21,54 s].
13.0.Tri: Morphing to I
13.0.Tri: Trace Attempt  9	[0,28 s]
13.0.Tri: All properties determined. [0,00 s]
13.0.Tri: Exited with Success (@ 0,00 s)
13.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.I: Starting proof for property "property:22"	[0,00 s].
13.0.I: Trace Attempt  9	[0,01 s]
13.0.Hts: Trace Attempt 30	[0,47 s]
13.0.Hts: Stopped processing property "property:22"	[0,47 s].
13.0.Hts: Requesting engine job to stop
13.0.I: Requesting engine job to stop
INFO (IPF144): 13: Initiating shutdown of proof [47,77]
13.0.Hts: Interrupted. [33,65 s]
13.0.Hts: Exited with Success (@ 47,78 s)
13: ProofGrid usable level: 0
13.0.I: Stopped processing property "property:22"	[0,46 s].
13.0.I: Interrupted. [15,68 s]
13.0.I: Exited with Success (@ 47,79 s)
13: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Hts        0.15       47.73        0.00       99.69 %
      I        0.23       47.65        0.00       99.53 %
    all        0.19       47.69        0.00       99.61 %

    Data read    : 5.23 kiB
    Data written : 4.15 kiB

13: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 13
[formal] % source {procs.itcl}
[formal] % include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[ERROR (VHDL-9034)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): syntax error near token 'SYMBOL_FIFO_ERRONEOUS_SYMBOL' (suspect: line 101, column 5)
[ERROR (VHDL-1241)] rtl/rs_decoder_plus_syndrome_ii.vhd(121): 'w_position_counter_fifo' is not declared
[ERROR (VHDL-1318)] rtl/rs_decoder_plus_syndrome_ii.vhd(121): actual of formal out port 'o_rd_data' cannot be an expression
[ERROR (VHDL-1084)] rtl/rs_decoder_plus_syndrome_ii.vhd(150): formal i_inc is not declared
[WARN (VHDL-1768)] rtl/rs_decoder_plus_syndrome_ii.vhd(151): formal port 'i_en' has no actual or default value
[INFO (VHDL-1259)] ../../../generic_components/rtl/generic_components.vhd(432): 'i_en' is declared here
[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(172): unit 'behavior' ignored due to previous errors
[-- (VHDL-1482)] VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-9034)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): syntax error near token 'SYMBOL_FIFO_ERRONEOUS_SYMBOL' (suspect: line 101, column 5)
	[ERROR (VHDL-1241)] rtl/rs_decoder_plus_syndrome_ii.vhd(121): 'w_position_counter_fifo' is not declared
	[ERROR (VHDL-1318)] rtl/rs_decoder_plus_syndrome_ii.vhd(121): actual of formal out port 'o_rd_data' cannot be an expression
	[ERROR (VHDL-1084)] rtl/rs_decoder_plus_syndrome_ii.vhd(150): formal i_inc is not declared
	[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(172): unit 'behavior' ignored due to previous errors
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[ERROR (VHDL-1241)] rtl/rs_decoder_plus_syndrome_ii.vhd(100): 'w_position_counter_fifo' is not declared
[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(100): 0 definitions of operator "and" match here
[ERROR (VHDL-1241)] rtl/rs_decoder_plus_syndrome_ii.vhd(121): 'w_position_counter_fifo' is not declared
[ERROR (VHDL-1318)] rtl/rs_decoder_plus_syndrome_ii.vhd(121): actual of formal out port 'o_rd_data' cannot be an expression
[ERROR (VHDL-1084)] rtl/rs_decoder_plus_syndrome_ii.vhd(150): formal i_inc is not declared
[WARN (VHDL-1768)] rtl/rs_decoder_plus_syndrome_ii.vhd(151): formal port 'i_en' has no actual or default value
[INFO (VHDL-1259)] ../../../generic_components/rtl/generic_components.vhd(432): 'i_en' is declared here
[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(172): unit 'behavior' ignored due to previous errors
[-- (VHDL-1482)] VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-1241)] rtl/rs_decoder_plus_syndrome_ii.vhd(100): 'w_position_counter_fifo' is not declared
	[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(100): 0 definitions of operator "and" match here
	[ERROR (VHDL-1241)] rtl/rs_decoder_plus_syndrome_ii.vhd(121): 'w_position_counter_fifo' is not declared
	[ERROR (VHDL-1318)] rtl/rs_decoder_plus_syndrome_ii.vhd(121): actual of formal out port 'o_rd_data' cannot be an expression
	[ERROR (VHDL-1084)] rtl/rs_decoder_plus_syndrome_ii.vhd(150): formal i_inc is not declared
	[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(172): unit 'behavior' ignored due to previous errors
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "=" match here
[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "and" match here
[ERROR (VHDL-1084)] rtl/rs_decoder_plus_syndrome_ii.vhd(151): formal i_inc is not declared
[WARN (VHDL-1768)] rtl/rs_decoder_plus_syndrome_ii.vhd(152): formal port 'i_en' has no actual or default value
[INFO (VHDL-1259)] ../../../generic_components/rtl/generic_components.vhd(432): 'i_en' is declared here
[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(173): unit 'behavior' ignored due to previous errors
[-- (VHDL-1482)] VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "=" match here
	[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "and" match here
	[ERROR (VHDL-1084)] rtl/rs_decoder_plus_syndrome_ii.vhd(151): formal i_inc is not declared
	[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(173): unit 'behavior' ignored due to previous errors
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "??" match here
[ERROR (VHDL-1084)] rtl/rs_decoder_plus_syndrome_ii.vhd(151): formal i_inc is not declared
[WARN (VHDL-1768)] rtl/rs_decoder_plus_syndrome_ii.vhd(152): formal port 'i_en' has no actual or default value
[INFO (VHDL-1259)] ../../../generic_components/rtl/generic_components.vhd(432): 'i_en' is declared here
[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(173): unit 'behavior' ignored due to previous errors
[-- (VHDL-1482)] VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "??" match here
	[ERROR (VHDL-1084)] rtl/rs_decoder_plus_syndrome_ii.vhd(151): formal i_inc is not declared
	[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(173): unit 'behavior' ignored due to previous errors
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "??" match here
[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(173): unit 'behavior' ignored due to previous errors
[-- (VHDL-1482)] VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "??" match here
	[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(173): unit 'behavior' ignored due to previous errors
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[WARN (VHDL-1250)] ../../../generic_components/rtl/generic_components.vhd(434): 'up_down_counter' remains a black box since it has no binding entity
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
ERROR (ENL058): Unable to elaborate module/entity "up_down_counter" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m up_down_counter" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "up_down_counter" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m up_down_counter" if you want to black box this module/entity.
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 1 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[WARN (VHDL-1250)] ../../../generic_components/rtl/generic_components.vhd(398): 'incrementer' remains a black box since it has no binding entity
[WARN (VHDL-1250)] ../../../generic_components/rtl/generic_components.vhd(387): 'decrementer' remains a black box since it has no binding entity
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
ERROR (ENL058): Unable to elaborate module/entity "incrementer" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m incrementer" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "decrementer" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m decrementer" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "incrementer" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m incrementer" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "decrementer" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m decrementer" if you want to black box this module/entity.
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% source {procs.itcl}
% source {compilation.itcl}
INFO (IPF121): Cleared environment completely for new design analysis.
% source {requirements.itcl}
% source {requirements.itcl}
% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[WARN (VHDL-1250)] ../../../generic_components/rtl/generic_components.vhd(398): 'incrementer' remains a black box since it has no binding entity
[WARN (VHDL-1250)] ../../../generic_components/rtl/generic_components.vhd(387): 'decrementer' remains a black box since it has no binding entity
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
ERROR (ENL058): Unable to elaborate module/entity "incrementer" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m incrementer" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "decrementer" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m decrementer" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "incrementer" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m incrementer" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "decrementer" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m decrementer" if you want to black box this module/entity.
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[WARN (VHDL-1250)] ../../../generic_components/rtl/incrementer.vhd(26): 'half_adder_unit' remains a black box since it has no binding entity
[INFO (VHDL-1067)] ../../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[WARN (VHDL-1250)] ../../../generic_components/rtl/decrementer.vhd(26): 'half_subtractor_unit' remains a black box since it has no binding entity
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
ERROR (ENL058): Unable to elaborate module/entity "half_adder_unit" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m half_adder_unit" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "half_subtractor_unit" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m half_subtractor_unit" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "half_adder_unit" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m half_adder_unit" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "half_subtractor_unit" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m half_subtractor_unit" if you want to black box this module/entity.
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPM004): The name "property:0" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
INFO (IPM004): The name "property:1" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:1" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
INFO (IPM004): The name "property:2" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:2" is assigned to cover "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
INFO (IPF036): Starting proof on task: "consume", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 174 of 390 design flops, 0 of 0 design latches, 15 of 51 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 6350@optmaS1(local) jg_23313_optmaS1_15
0.0.Hts: Proofgrid shell started at 6352@optmaS1(local) jg_23313_optmaS1_15
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "cover:1"	[0,00 s].
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "cover:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,02 s]
0.0.Hts: Trace Attempt  5	[0,02 s]
0.0.N: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  2	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 24	[0,07 s]
0.0.Hts: A trace with 24 cycles was found. [0,08 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:1" was covered in 24 cycles in 0.16 s.
0.0.Hts: Stopped processing property "cover:1"	[0,16 s].
0.0.Hts: Starting proof for property "cover:2"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.Hts: Trace Attempt 24	[0,04 s]
0.0.Hts: A trace with 24 cycles was found. [0,05 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:2" was covered in 24 cycles in 0.00 s.
0.0.Hts: Stopped processing property "cover:2"	[0,00 s].
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Stopped processing property "cover:1"	[0,15 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,06 s]
0.0.Hts: Stopped processing property "property:0"	[0,03 s].
0.0.Hts: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Stopped processing property "property:0"	[0,03 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  3	[0,02 s]
0.0.N: Trace Attempt  4	[0,03 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.N: Trace Attempt  5	[0,04 s]
0.0.Hts: Trace Attempt 24	[0,06 s]
0.0.Hts: A trace with 24 cycles was found. [0,07 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:0" was covered in 24 cycles in 0.08 s.
0.0.Hts: Stopped processing property "cover:0"	[0,08 s].
0.0.N: Stopped processing property "cover:0"	[0,07 s].
0.0.N: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.Hts: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,06 s]
0.0.N: Stopped processing property "property:1"	[0,06 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.Hts: Stopped processing property "property:1"	[0,06 s].
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Last scan. Per property time limit: 0s
0.0.Hts: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0: ProofGrid usable level: 1
0.0.Hts: Trace Attempt 30	[0,42 s]
0.0.Hts: Stopped processing property "property:2"	[1,18 s].
0.0.N: Requesting engine job to stop
0.0.Hts: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [1,52]
0.0.Hts: Interrupted. [0,97 s]
0.0.N: Stopped processing property "property:2"	[1,18 s].
0.0.N: Trace Attempt 25	[1,18 s]
0.0.N: Interrupted. [0,93 s]
0.0.N: Exited with Success (@ 1,57 s)
0: ProofGrid usable level: 0
0.0.Hts: Exited with Success (@ 1,57 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.33        1.52        0.00       82.16 %
    Hts        0.30        1.52        0.00       83.72 %
    all        0.31        1.52        0.00       82.93 %

    Data read    : 28.02 kiB
    Data written : 2.62 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "consume" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 3 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task consume'. expected: ''
0,0 seconds
INFO (IPM033): The name "cover:3" is assigned to cover "not DUT.i_valid and  (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)".
INFO (IPM004): The name "property:3" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)  |=> $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter)".
INFO (IPM004): The name "property:4" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:5" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:6" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:7" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPF036): Starting proof on task: "stall", 6 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.001s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.N: Proof Simplification Iteration 4	[0.01 s]
1.0.N: Proof Simplification Iteration 5	[0.01 s]
1.0.N: Proof Simplification Iteration 6	[0.02 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,01 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 6404@optmaS1(local) jg_23313_optmaS1_16
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "property:5"	[0,00 s].
1.0.Tri: Proofgrid shell started at 6405@optmaS1(local) jg_23313_optmaS1_16
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Trace Attempt  5	[0,03 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Trace Attempt  3	[0,03 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:5" was proven in 0.03 s.
1.0.N: Stopped processing property "property:5"	[0,03 s].
1.0.N: Starting proof for property "property:7"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:7" was proven in 0.02 s.
1.0.N: Stopped processing property "property:7"	[0,02 s].
1.0.N: Starting proof for property "cover:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "cover:3" was covered in 2 cycles in 0.00 s.
1.0.N: Stopped processing property "cover:3"	[0,00 s].
1.0.N: Starting proof for property "property:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:3" was proven in 0.01 s.
1.0.N: Stopped processing property "property:3"	[0,01 s].
1.0.N: Starting proof for property "property:4"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:4" was proven in 0.03 s.
1.0.N: Stopped processing property "property:4"	[0,03 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "property:6"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,03 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,13]
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:6" was proven in 0.03 s.
1.0.N: Stopped processing property "property:6"	[0,03 s].
1.0.N: All properties determined. [0,04 s]
1.0.Tri: All properties determined. [0,00 s]
1.0.N: Exited with Success (@ 0,15 s)
1: ProofGrid usable level: 0
1.0.Tri: Exited with Success (@ 0,15 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.13        0.00       46.91 %
    Tri        0.17        0.10        0.00       37.31 %
    all        0.16        0.12        0.00       42.15 %

    Data read    : 6.44 kiB
    Data written : 1.88 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task stall'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:8" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:9" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:10" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:11" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:12" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:13" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:14" is assigned to assertion "DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = END_BM ##1 (DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = START_BM or DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = WAIT_FOR_SYNDROME) |-> DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome = $past(DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.i_syndrome) and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_first_syndrome = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome_shifter = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_2l = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_discrepancy = 1 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_connection_shifter(1) = 1  and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_location_poly = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_value_poly = 0".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:15" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.i_terms".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:16" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.i_terms".
INFO (IPF036): Starting proof on task: "reset", 9 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.001s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.N: Proof Simplification Iteration 4	[0.01 s]
2.0.N: Proof Simplification Iteration 5	[0.01 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 9
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 6452@optmaS1(local) jg_23313_optmaS1_17
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "property:11"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.Tri: Proofgrid shell started at 6453@optmaS1(local) jg_23313_optmaS1_17
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:11" was proven in 0.03 s.
2.0.N: Stopped processing property "property:11"	[0,03 s].
2.0.N: Starting proof for property "property:13"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Tri: Starting proof for property "property:13"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  3	[0,02 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  4	[0,03 s]
2.0.N: Trace Attempt  5	[0,04 s]
2.0.N: Trace Attempt  1	[0,05 s]
2.0.N: Trace Attempt  2	[0,05 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,05 s]
INFO (IPF057): 2.0.N: The property "property:13" was proven in 0.05 s.
2.0.N: Stopped processing property "property:13"	[0,07 s].
2.0.N: Starting proof for property "property:8"	[0,00 s].
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,02 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  5	[0,03 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,04 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,04 s]
INFO (IPF057): 2.0.N: The property "property:8" was proven in 0.04 s.
2.0.N: Stopped processing property "property:8"	[0,04 s].
2.0.N: Starting proof for property "property:9"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,02 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:9" was proven in 0.03 s.
2.0.N: Stopped processing property "property:9"	[0,04 s].
2.0.N: Starting proof for property "property:10"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,02 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.N: Trace Attempt  1	[0,04 s]
2.0.N: Trace Attempt  2	[0,04 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,04 s]
INFO (IPF057): 2.0.N: The property "property:10" was proven in 0.04 s.
2.0.N: Stopped processing property "property:10"	[0,04 s].
2.0.N: Starting proof for property "property:12"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.Tri: Stopped processing property "property:13"	[0,20 s].
2.0.Tri: Starting proof for property "property:12"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Trace Attempt  3	[0,03 s]
2.0.N: Trace Attempt  5	[0,03 s]
2.0.Tri:    0.00" ---- Launching main thread ----
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Trace Attempt  7	[0,04 s]
2.0.N: A proof was found: No trace exists. [0,05 s]
INFO (IPF057): 2.0.N: The property "property:12" was proven in 0.05 s.
2.0.N: Stopped processing property "property:12"	[0,05 s].
2.0.N: Starting proof for property "property:14"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.Tri:    0.18" ---- Launching abstraction thread ----
2.0.Tri: Stopped processing property "property:12"	[0,20 s].
2.0.Tri: Starting proof for property "property:14"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.19" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.21" ---- Launching main thread ----
2.0.Tri:    0.34" ---- Launching abstraction thread ----
2.0.Tri:    0.35" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.40" ---- Launching main thread ----
2.0.N: Trace Attempt  1	[0,45 s]
2.0.N: Trace Attempt  2	[0,45 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,46 s]
INFO (IPF057): 2.0.N: The property "property:14" was proven in 0.46 s.
2.0.N: Stopped processing property "property:14"	[0,47 s].
2.0.N: Starting proof for property "property:15"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 2.0.N: The property "property:15" was proven in 0.02 s.
2.0.N: Stopped processing property "property:15"	[0,02 s].
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:16"	[0,00 s].
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,80]
2.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 2.0.N: The property "property:16" was proven in 0.02 s.
2.0.N: Stopped processing property "property:16"	[0,02 s].
2.0.N: All properties determined. [0,32 s]
2.0.Tri:    0.57" ---- Launching abstraction thread ----
2.0.N: Exited with Success (@ 0,84 s)
2: ProofGrid usable level: 0
2.0.Tri: Stopped processing property "property:14"	[0,39 s].
2.0.Tri: All properties determined. [0,00 s]
2.0.Tri: Exited with Success (@ 0,85 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.80        0.00       84.30 %
    Tri        0.15        0.79        0.00       83.91 %
    all        0.15        0.80        0.00       84.10 %

    Data read    : 10.00 kiB
    Data written : 2.38 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 9
                  - proven                    : 9 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task reset'. expected: ''
0,0 seconds
INFO (IPM005): The name "formal::assume:0" is assigned to assumption "i_consume".
INFO (IPM005): The name "formal::assume:1" is assigned to assumption "i_start_codeword".
INFO (IPM005): The name "formal::assume:2" is assigned to assumption "i_start_codeword |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:3" is assigned to assumption "not (i_start_codeword) |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:4" is assigned to assumption "i_start_codeword |-> not i_end_codeword [*6] ##1 i_end_codeword".
INFO (IPM005): The name "formal::assume:5" is assigned to assumption "i_start_codeword |-> i_valid [*7]".
INFO (IPM005): The name "formal::assume:6" is assigned to assumption "i_end_codeword |=> not (i_valid)".
INFO (IPM005): The name "formal::assume:7" is assigned to assumption "not (i_valid) |=> not (i_valid)".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.004s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.00 s]
3.0.N: Proof Simplification Iteration 4	[0.01 s]
3.0.N: Proof Simplification Iteration 5	[0.01 s]
3.0.N: Proof Simplification Iteration 6	[0.01 s]
3.0.N: Proof Simplification Iteration 7	[0.01 s]
3.0.N: Proof Simplification Iteration 8	[0.01 s]
3.0.N: Proof Simplification Iteration 9	[0.02 s]
3.0.N: Proof Simplification Iteration 10	[0.02 s]
3.0.N: Proof Simplification Iteration 11	[0.02 s]
3.0.N: Proof Simplification Iteration 12	[0.02 s]
3.0.N: Proof Simplification Iteration 13	[0.03 s]
3.0.PRE: Proof Simplification completed in 0,04 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: ProofGrid is starting event handling
3.0.N: Proofgrid shell started at 6570@optmaS1(local) jg_23313_optmaS1_18
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.N: Trace Attempt  1	[0,02 s]
3.0.N: Trace Attempt  2	[0,02 s]
3.0.N: Trace Attempt  3	[0,02 s]
3.0.N: Trace Attempt  3	[0,03 s]
3.0.B: Proofgrid shell started at 6571@optmaS1(local) jg_23313_optmaS1_18
3.0.N: Trace Attempt  4	[0,06 s]
3.0.N: Trace Attempt  5	[0,06 s]
3.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Last scan. Per property time limit: 0s
3.0.B: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.B: Trace Attempt  1	[0,00 s]
3.0.B: Trace Attempt  2	[0,01 s]
3.0.N: Trace Attempt  5	[0,07 s]
3.0.B: Trace Attempt  3	[0,03 s]
3.0.B: Trace Attempt  4	[0,04 s]
3.0.B: Trace Attempt  5	[0,05 s]
3.0.N: Requesting engine job to stop
3.0.B: Requesting engine job to stop
INFO (IPF144): 3: Initiating shutdown of proof [0,44]
3.0.N: Trace Attempt 23	[0,37 s]
3.0.N: A trace with 23 cycles was found. [0,42 s]
INFO (IPF047): 3.0.N: The cover property "formal_req_cov_0" was covered in 23 cycles in 0.43 s.
3.0.B: Stopped processing property "formal_req_cov_0"	[0,38 s].
3.0.B: Trace Attempt 23	[0,33 s]
3.0.B: All properties determined. [0,11 s]
3.0.B: Exited with Success (@ 0,47 s)
3: ProofGrid usable level: 0
3.0.N: Stopped processing property "formal_req_cov_0"	[0,45 s].
3.0.N: All properties determined. [0,27 s]
3.0.N: Exited with Success (@ 0,47 s)
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        0.44        0.00       75.73 %
      B        0.19        0.37        0.00       66.28 %
    all        0.16        0.40        0.00       71.08 %

    Data read    : 15.61 kiB
    Data written : 1.45 kiB

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 3

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPM004): The name "property:17" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:18" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:19" is assigned to assertion "o_syndrome = 0 and w_error_counter = 1 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
INFO (IPM004): The name "property:20" is assigned to assertion "o_syndrome = 0 and w_error_counter = 2 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
WARNING (WCD001): The command "set_proof_time_limit" has been deprecated. Use "set_prove_time_limit" instead.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 4:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
4: Using multistage preprocessing
4: Starting reduce
4: Finished reduce in 0.007s
4.0.PRE: Performing Proof Simplification...
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proof Simplification Iteration 1	[0.00 s]
4.0.N: Proof Simplification Iteration 2	[0.00 s]
4.0.N: Proof Simplification Iteration 3	[0.01 s]
4.0.N: Proof Simplification Iteration 4	[0.01 s]
4.0.N: Proof Simplification Iteration 5	[0.01 s]
4.0.N: Proof Simplification Iteration 6	[0.02 s]
4.0.N: Proof Simplification Iteration 7	[0.03 s]
4.0.N: Proof Simplification Iteration 8	[0.04 s]
4.0.N: Proof Simplification Iteration 9	[0.04 s]
4.0.N: Proof Simplification Iteration 10	[0.05 s]
4.0.N: Proof Simplification Iteration 11	[0.06 s]
4.0.N: Proof Simplification Iteration 12	[0.06 s]
4.0.N: Proof Simplification Iteration 13	[0.06 s]
4.0.PRE: Proof Simplification completed in 0,03 s
4: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
4: =============================== ProofGrid start ===============================
4: ProofGrid usable level: 1
4: ProofGrid is starting event handling
4.0.AM: Proofgrid shell started at 6604@optmaS1(local) jg_23313_optmaS1_19
4.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.AM: Last scan. Per property time limit: 0s
4.0.AM: Starting proof for property "formal_req_2"	[0,00 s].
4.0.N: Proofgrid shell started at 6603@optmaS1(local) jg_23313_optmaS1_19
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Last scan. Per property time limit: 0s
4.0.N: Starting proof for property "formal_req_2"	[0,00 s].
4.0.N: Trace Attempt  1	[0,00 s]
4.0.N: Trace Attempt  2	[0,00 s]
4.0.N: Trace Attempt  3	[0,00 s]
4.0.AM: Trace Attempt  1	[0,02 s]
4.0.N: Trace Attempt  3	[0,01 s]
4.0.N: Trace Attempt  4	[0,01 s]
4.0.N: Trace Attempt  5	[0,01 s]
4.0.AM: Trace Attempt  1	[0,03 s]
4.0.AM: Trace Attempt  2	[0,03 s]
4.0.N: Trace Attempt  5	[0,03 s]
4.0.AM: Trace Attempt  3	[0,05 s]
4.0.AM: Trace Attempt  1	[0,06 s]
4.0.AM: Trace Attempt  2	[0,06 s]
4.0.AM: Trace Attempt  3	[0,07 s]
4.0.AM: Trace Attempt  4	[0,09 s]
4.0.AM: Trace Attempt  5	[0,10 s]
4.0.AM: Trace Attempt  1	[0,12 s]
4.0.AM: Trace Attempt  2	[0,13 s]
4.0.AM: Trace Attempt  3	[0,14 s]
4.0.AM: Trace Attempt  1	[0,30 s]
4.0.AM: Trace Attempt  2	[0,31 s]
4.0.AM: Trace Attempt  3	[0,33 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 4: Initiating shutdown of proof [13,87]
4.0.AM: Stopped processing property "formal_req_2"	[13,88 s].
4.0.AM: Trace Attempt 23	[0,83 s]
4.0.AM: Interrupted. [7,70 s]
4.0.AM: Exited with Success (@ 13,90 s)
4.0.N: Stopped processing property "formal_req_2"	[13,88 s].
4.0.N: Trace Attempt 23	[0,38 s]
4.0.N: Interrupted. [8,53 s]
4.0.N: Exited with Success (@ 13,92 s)
4: ProofGrid usable level: 0
4: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13       13.89        0.00       99.05 %
     AM        0.11       13.88        0.00       99.19 %
    all        0.12       13.88        0.00       99.12 %

    Data read    : 4.50 kiB
    Data written : 1.49 kiB

4: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 5:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
5: Using multistage preprocessing
5: Starting reduce
5: Finished reduce in 0.006s
5.0.PRE: Performing Proof Simplification...
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Proof Simplification Iteration 1	[0.00 s]
5.0.N: Proof Simplification Iteration 2	[0.01 s]
5.0.N: Proof Simplification Iteration 3	[0.01 s]
5.0.N: Proof Simplification Iteration 4	[0.02 s]
5.0.N: Proof Simplification Iteration 5	[0.02 s]
5.0.N: Proof Simplification Iteration 6	[0.03 s]
5.0.N: Proof Simplification Iteration 7	[0.03 s]
5.0.N: Proof Simplification Iteration 8	[0.04 s]
5.0.N: Proof Simplification Iteration 9	[0.04 s]
5.0.N: Proof Simplification Iteration 10	[0.04 s]
5.0.N: Proof Simplification Iteration 11	[0.05 s]
5.0.N: Proof Simplification Iteration 12	[0.05 s]
5.0.N: Proof Simplification Iteration 13	[0.05 s]
5.0.PRE: Proof Simplification completed in 0,03 s
5: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
5: =============================== ProofGrid start ===============================
5: ProofGrid usable level: 1
5: ProofGrid is starting event handling
5.0.N: Proofgrid shell started at 6898@optmaS1(local) jg_23313_optmaS1_20
5.0.AM: Proofgrid shell started at 6900@optmaS1(local) jg_23313_optmaS1_20
5.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.AM: Last scan. Per property time limit: 0s
5.0.AM: Starting proof for property "formal_req_3"	[0,00 s].
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  1	[0,01 s]
5.0.AM: Trace Attempt  2	[0,01 s]
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.AM: Trace Attempt  1	[0,01 s]
5.0.N: Last scan. Per property time limit: 0s
5.0.N: Starting proof for property "formal_req_3"	[0,00 s].
5.0.N: Trace Attempt  1	[0,00 s]
5.0.N: Trace Attempt  2	[0,00 s]
5.0.AM: Trace Attempt  2	[0,02 s]
5.0.N: Trace Attempt  2	[0,01 s]
5.0.N: Trace Attempt  3	[0,01 s]
5.0.N: Trace Attempt  4	[0,01 s]
5.0.AM: Trace Attempt  3	[0,02 s]
5.0.N: Trace Attempt  4	[0,01 s]
5.0.N: Trace Attempt  5	[0,02 s]
5.0.AM: Trace Attempt  4	[0,03 s]
5.0.AM: Trace Attempt  5	[0,04 s]
5.0.AM: Trace Attempt  1	[0,05 s]
5.0.AM: Trace Attempt  2	[0,05 s]
5.0.AM: Trace Attempt  3	[0,05 s]
5.0.AM: Trace Attempt  1	[0,15 s]
5.0.AM: Trace Attempt  2	[0,15 s]
INFO (IIM002): *** Stopping all proof jobs ***
5.0.AM: Trace Attempt  3	[0,19 s]
INFO (IPF144): 5: Initiating shutdown of proof [0,19]
5.0.AM: Stopped processing property "formal_req_3"	[0,19 s].
5.0.AM: Interrupted. [0,13 s]
5.0.N: Stopped processing property "formal_req_3"	[0,18 s].
5.0.N: Trace Attempt 18	[0,14 s]
5.0.N: Interrupted. [0,13 s]
5.0.AM: Exited with Success (@ 0,20 s)
5.0.N: Exited with Success (@ 0,21 s)
5: ProofGrid usable level: 0
5: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.19        0.00       50.37 %
     AM        0.18        0.19        0.00       52.42 %
    all        0.18        0.19        0.00       51.37 %

    Data read    : 3.14 kiB
    Data written : 1.45 kiB

5: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 6:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
6: Using multistage preprocessing
6: Starting reduce
6: Finished reduce in 0.012s
6.0.PRE: Performing Proof Simplification...
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Proof Simplification Iteration 1	[0.00 s]
6.0.N: Proof Simplification Iteration 2	[0.00 s]
6.0.N: Proof Simplification Iteration 3	[0.01 s]
6.0.N: Proof Simplification Iteration 4	[0.01 s]
6.0.N: Proof Simplification Iteration 5	[0.01 s]
6.0.N: Proof Simplification Iteration 6	[0.02 s]
6.0.N: Proof Simplification Iteration 7	[0.02 s]
6.0.N: Proof Simplification Iteration 8	[0.02 s]
6.0.N: Proof Simplification Iteration 9	[0.03 s]
6.0.N: Proof Simplification Iteration 10	[0.03 s]
6.0.N: Proof Simplification Iteration 11	[0.03 s]
6.0.N: Proof Simplification Iteration 12	[0.03 s]
6.0.N: Proof Simplification Iteration 13	[0.04 s]
6.0.PRE: Proof Simplification completed in 0,03 s
6: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
6: =============================== ProofGrid start ===============================
6: ProofGrid usable level: 1
6: ProofGrid is starting event handling
6.0.N: Proofgrid shell started at 6922@optmaS1(local) jg_23313_optmaS1_21
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Last scan. Per property time limit: 0s
6.0.N: Starting proof for property "formal_req_4"	[0,00 s].
6.0.N: Trace Attempt  1	[0,00 s]
6.0.N: Trace Attempt  2	[0,00 s]
6.0.N: Trace Attempt  3	[0,00 s]
6.0.N: Trace Attempt  3	[0,01 s]
6.0.N: Trace Attempt  4	[0,01 s]
6.0.N: Trace Attempt  5	[0,02 s]
6.0.N: Trace Attempt  5	[0,03 s]
6.0.AM: Proofgrid shell started at 6923@optmaS1(local) jg_23313_optmaS1_21
6.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.AM: Last scan. Per property time limit: 0s
6.0.AM: Starting proof for property "formal_req_4"	[0,00 s].
6.0.AM: Trace Attempt  1	[0,00 s]
6.0.AM: Trace Attempt  1	[0,01 s]
6.0.AM: Trace Attempt  2	[0,01 s]
INFO (IIM002): *** Stopping all proof jobs ***
6.0.AM: Trace Attempt  3	[0,02 s]
INFO (IPF144): 6: Initiating shutdown of proof [0,08]
6.0.AM: Stopped processing property "formal_req_4"	[0,02 s].
6.0.AM: Interrupted. [0,01 s]
6.0.AM: Exited with Success (@ 0,09 s)
6.0.N: Stopped processing property "formal_req_4"	[0,08 s].
6.0.N: Trace Attempt 11	[0,07 s]
6.0.N: Interrupted. [0,05 s]
6.0.N: Exited with Success (@ 0,10 s)
6: ProofGrid usable level: 0
6: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        0.09        0.00       57.11 %
     AM        0.11        0.02        0.00       17.83 %
    all        0.09        0.06        0.00       38.51 %

    Data read    : 1.67 kiB
    Data written : 1.36 kiB

6: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 7:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
7: Using multistage preprocessing
7: Starting reduce
7: Finished reduce in 0.008s
7.0.PRE: Performing Proof Simplification...
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Proof Simplification Iteration 1	[0.00 s]
7.0.N: Proof Simplification Iteration 2	[0.00 s]
7.0.N: Proof Simplification Iteration 3	[0.01 s]
7.0.N: Proof Simplification Iteration 4	[0.01 s]
7.0.N: Proof Simplification Iteration 5	[0.01 s]
7.0.N: Proof Simplification Iteration 6	[0.02 s]
7.0.N: Proof Simplification Iteration 7	[0.02 s]
7.0.N: Proof Simplification Iteration 8	[0.03 s]
7.0.N: Proof Simplification Iteration 9	[0.04 s]
7.0.N: Proof Simplification Iteration 10	[0.04 s]
7.0.N: Proof Simplification Iteration 11	[0.04 s]
7.0.N: Proof Simplification Iteration 12	[0.04 s]
7.0.N: Proof Simplification Iteration 13	[0.04 s]
7.0.PRE: Proof Simplification completed in 0,03 s
7: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
7: =============================== ProofGrid start ===============================
7: ProofGrid usable level: 1
7: ProofGrid is starting event handling
INFO (IIM002): *** Stopping all proof jobs ***
7.0.AM: Proofgrid shell started at 6945@optmaS1(local) jg_23313_optmaS1_22
INFO (IPF144): 7: Initiating shutdown of proof [0,00]
7.0.AM: Interrupted. [0,00 s]
7.0.N: Proofgrid shell started at 6944@optmaS1(local) jg_23313_optmaS1_22
7.0.N: Requesting engine job to terminate
7.0.AM: Exited with Success (@ 0,05 s)
7.0.N: Interrupted. [0,00 s]
7.0.N: Exited with Success (@ 0,07 s)
7: ProofGrid usable level: 0
7: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.00        0.00        0.00 %
     AM        0.07        0.00        0.00        2.11 %
    all        0.12        0.00        0.00        0.68 %

    Data read    : 214.00 B
    Data written : 670.00 B

7: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
WARNING (WPM001): No proof is running. Ignoring current command.
Evaluating 'get_property_list -include {status {cex unreachable}} -task formal'. expected: ''
0,0 seconds
[formal] % include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "??" match here
[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(174): unit 'behavior' ignored due to previous errors
[-- (VHDL-1482)] VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-1052)] rtl/rs_decoder_plus_syndrome_ii.vhd(101): 0 definitions of operator "??" match here
	[ERROR (VHDL-1284)] rtl/rs_decoder_plus_syndrome_ii.vhd(174): unit 'behavior' ignored due to previous errors
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPM004): The name "property:0" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
INFO (IPM004): The name "property:1" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:1" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
INFO (IPM004): The name "property:2" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:2" is assigned to cover "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
INFO (IPF036): Starting proof on task: "consume", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 174 of 390 design flops, 0 of 0 design latches, 15 of 51 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.Hts: Proofgrid shell started at 11732@optmaS1(local) jg_23313_optmaS1_23
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "cover:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Proofgrid shell started at 11730@optmaS1(local) jg_23313_optmaS1_23
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 24	[0,14 s]
0.0.Hts: A trace with 24 cycles was found. [0,19 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:1" was covered in 24 cycles in 0.28 s.
0.0.Hts: Stopped processing property "cover:1"	[0,28 s].
0.0.Hts: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Stopped processing property "cover:1"	[0,25 s].
0.0.N: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,02 s]
0.0.Hts: Trace Attempt  2	[0,02 s]
0.0.Hts: Trace Attempt  3	[0,02 s]
0.0.Hts: Trace Attempt  4	[0,02 s]
0.0.Hts: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 24	[0,07 s]
0.0.Hts: A trace with 24 cycles was found. [0,10 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:2" was covered in 24 cycles in 0.02 s.
0.0.Hts: Stopped processing property "cover:2"	[0,02 s].
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.N: Stopped processing property "cover:2"	[0,03 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,13 s]
0.0.Hts: Stopped processing property "property:0"	[0,15 s].
0.0.Hts: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Stopped processing property "property:0"	[0,15 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,02 s]
0.0.Hts: Trace Attempt  2	[0,02 s]
0.0.Hts: Trace Attempt  3	[0,02 s]
0.0.Hts: Trace Attempt  4	[0,02 s]
0.0.Hts: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 24	[0,14 s]
0.0.Hts: A trace with 24 cycles was found. [0,14 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:0" was covered in 24 cycles in 0.15 s.
0.0.Hts: Stopped processing property "cover:0"	[0,15 s].
0.0.Hts: Starting proof for property "property:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Stopped processing property "cover:0"	[0,17 s].
0.0.N: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.Hts: Trace Attempt 30	[0,08 s]
0.0.Hts: Stopped processing property "property:1"	[0,09 s].
0.0.Hts: Last scan. Per property time limit: 0s
0.0.Hts: Starting proof for property "property:2"	[0,00 s].
0.0.N: Stopped processing property "property:1"	[0,07 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0: ProofGrid usable level: 1
0.0.Hts: Trace Attempt 30	[0,50 s]
0.0.Hts: Stopped processing property "property:2"	[0,90 s].
0.0.N: Requesting engine job to stop
0.0.Hts: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [1,60]
0.0.Hts: Interrupted. [0,98 s]
0.0.Hts: Exited with Success (@ 1,61 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "property:2"	[0,91 s].
0.0.N: Trace Attempt 24	[0,64 s]
0.0.N: Interrupted. [1,11 s]
0.0.N: Exited with Success (@ 1,66 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.23        1.57        0.00       87.01 %
    Hts        0.18        1.60        0.00       90.14 %
    all        0.20        1.58        0.00       88.56 %

    Data read    : 32.50 kiB
    Data written : 2.70 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "consume" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 3 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task consume'. expected: ''
0,0 seconds
INFO (IPM033): The name "cover:3" is assigned to cover "not DUT.i_valid and  (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)".
INFO (IPM004): The name "property:3" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)  |=> $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter)".
INFO (IPM004): The name "property:4" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:5" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:6" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:7" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPF036): Starting proof on task: "stall", 6 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.001s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.N: Proof Simplification Iteration 4	[0.00 s]
1.0.N: Proof Simplification Iteration 5	[0.00 s]
1.0.N: Proof Simplification Iteration 6	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,01 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 11805@optmaS1(local) jg_23313_optmaS1_24
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "property:5"	[0,00 s].
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Trace Attempt  5	[0,04 s]
1.0.N: Trace Attempt  1	[0,06 s]
1.0.N: Trace Attempt  2	[0,06 s]
1.0.N: Trace Attempt  3	[0,07 s]
1.0.N: Trace Attempt  4	[0,07 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,07 s]
INFO (IPF057): 1.0.N: The property "property:5" was proven in 0.07 s.
1.0.N: Stopped processing property "property:5"	[0,08 s].
1.0.N: Starting proof for property "property:7"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.Tri: Proofgrid shell started at 11806@optmaS1(local) jg_23313_optmaS1_24
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Tri: Starting proof for property "property:7"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  5	[0,04 s]
1.0.N: Trace Attempt  1	[0,05 s]
1.0.N: Trace Attempt  2	[0,05 s]
1.0.N: Trace Attempt  3	[0,06 s]
1.0.N: Trace Attempt  4	[0,06 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,07 s]
INFO (IPF057): 1.0.N: The property "property:7" was proven in 0.07 s.
1.0.N: Stopped processing property "property:7"	[0,07 s].
1.0.N: Starting proof for property "cover:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: A trace with 2 cycles was found. [0,01 s]
INFO (IPF047): 1.0.N: The cover property "cover:3" was covered in 2 cycles in 0.01 s.
1.0.N: Stopped processing property "cover:3"	[0,01 s].
1.0.N: Starting proof for property "property:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:3" was proven in 0.03 s.
1.0.N: Stopped processing property "property:3"	[0,04 s].
1.0.N: Starting proof for property "property:4"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Trace Attempt  5	[0,04 s]
1.0.N: Trace Attempt  1	[0,04 s]
1.0.N: Trace Attempt  2	[0,05 s]
1.0.N: Trace Attempt  3	[0,05 s]
1.0.N: Trace Attempt  4	[0,05 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,05 s]
INFO (IPF057): 1.0.N: The property "property:4" was proven in 0.05 s.
1.0.N: Stopped processing property "property:4"	[0,05 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "property:6"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Trace Attempt  3	[0,03 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,29]
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:6" was proven in 0.03 s.
1.0.N: Stopped processing property "property:6"	[0,04 s].
1.0.N: All properties determined. [0,05 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.N: Exited with Success (@ 0,32 s)
1: ProofGrid usable level: 0
1.0.Tri: Stopped processing property "property:7"	[0,20 s].
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,33 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.29        0.00       63.74 %
    Tri        0.25        0.19        0.00       42.72 %
    all        0.21        0.24        0.00       53.43 %

    Data read    : 6.59 kiB
    Data written : 1.81 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task stall'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:8" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:9" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:10" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:11" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:12" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:13" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:14" is assigned to assertion "DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = END_BM ##1 (DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = START_BM or DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = WAIT_FOR_SYNDROME) |-> DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome = $past(DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.i_syndrome) and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_first_syndrome = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome_shifter = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_2l = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_discrepancy = 1 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_connection_shifter(1) = 1  and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_location_poly = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_value_poly = 0".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:15" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.i_terms".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:16" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.i_terms".
INFO (IPF036): Starting proof on task: "reset", 9 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.004s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.01 s]
2.0.N: Proof Simplification Iteration 3	[0.01 s]
2.0.N: Proof Simplification Iteration 4	[0.02 s]
2.0.N: Proof Simplification Iteration 5	[0.02 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 9
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 11850@optmaS1(local) jg_23313_optmaS1_25
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "property:11"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:11" was proven in 0.01 s.
2.0.N: Stopped processing property "property:11"	[0,01 s].
2.0.N: Starting proof for property "property:13"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:13" was proven in 0.01 s.
2.0.N: Stopped processing property "property:13"	[0,01 s].
2.0.N: Starting proof for property "property:8"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:8" was proven in 0.01 s.
2.0.N: Stopped processing property "property:8"	[0,01 s].
2.0.N: Starting proof for property "property:9"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:9" was proven in 0.01 s.
2.0.N: Stopped processing property "property:9"	[0,01 s].
2.0.N: Starting proof for property "property:10"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:10" was proven in 0.01 s.
2.0.N: Stopped processing property "property:10"	[0,02 s].
2.0.N: Starting proof for property "property:12"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Trace Attempt  3	[0,02 s]
2.0.N: Trace Attempt  5	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Trace Attempt  7	[0,03 s]
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:12" was proven in 0.03 s.
2.0.N: Stopped processing property "property:12"	[0,03 s].
2.0.N: Starting proof for property "property:14"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.Tri: Proofgrid shell started at 11851@optmaS1(local) jg_23313_optmaS1_25
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Tri: Starting proof for property "property:14"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.00" ---- Launching main thread ----
2.0.Tri:    0.10" ---- Launching abstraction thread ----
2.0.Tri:    0.13" ---- Launching multi-phase simplification thread ----
2.0.N: Trace Attempt  1	[0,42 s]
2.0.N: Trace Attempt  2	[0,42 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,45 s]
INFO (IPF057): 2.0.N: The property "property:14" was proven in 0.45 s.
2.0.N: Stopped processing property "property:14"	[0,45 s].
2.0.N: Starting proof for property "property:15"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,04 s]
2.0.N: Trace Attempt  2	[0,04 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,05 s]
INFO (IPF057): 2.0.N: The property "property:15" was proven in 0.05 s.
2.0.N: Stopped processing property "property:15"	[0,05 s].
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:16"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.Tri: Stopped processing property "property:14"	[0,44 s].
2.0.Tri: Last scan. Per property time limit: 0s
2.0.Tri: Starting proof for property "property:16"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.34" ---- Launching main thread ----
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,63]
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:16" was proven in 0.03 s.
2.0.N: Stopped processing property "property:16"	[0,03 s].
2.0.N: All properties determined. [0,31 s]
2.0.Tri:    0.40" ---- Launching abstraction thread ----
2.0.N: Exited with Success (@ 0,70 s)
2: ProofGrid usable level: 0
2.0.Tri: Stopped processing property "property:16"	[0,07 s].
2.0.Tri: All properties determined. [0,00 s]
2.0.Tri: Exited with Success (@ 0,71 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.63        0.00       87.09 %
    Tri        0.24        0.48        0.00       66.94 %
    all        0.16        0.56        0.00       77.10 %

    Data read    : 9.48 kiB
    Data written : 1.79 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 9
                  - proven                    : 9 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task reset'. expected: ''
0,0 seconds
INFO (IPM005): The name "formal::assume:0" is assigned to assumption "i_consume".
INFO (IPM005): The name "formal::assume:1" is assigned to assumption "i_start_codeword".
INFO (IPM005): The name "formal::assume:2" is assigned to assumption "i_start_codeword |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:3" is assigned to assumption "not (i_start_codeword) |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:4" is assigned to assumption "i_start_codeword |-> not i_end_codeword [*6] ##1 i_end_codeword".
INFO (IPM005): The name "formal::assume:5" is assigned to assumption "i_start_codeword |-> i_valid [*7]".
INFO (IPM005): The name "formal::assume:6" is assigned to assumption "i_end_codeword |=> not (i_valid)".
INFO (IPM005): The name "formal::assume:7" is assigned to assumption "not (i_valid) |=> not (i_valid)".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.004s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.00 s]
3.0.N: Proof Simplification Iteration 4	[0.01 s]
3.0.N: Proof Simplification Iteration 5	[0.01 s]
3.0.N: Proof Simplification Iteration 6	[0.01 s]
3.0.N: Proof Simplification Iteration 7	[0.01 s]
3.0.N: Proof Simplification Iteration 8	[0.01 s]
3.0.N: Proof Simplification Iteration 9	[0.02 s]
3.0.N: Proof Simplification Iteration 10	[0.02 s]
3.0.N: Proof Simplification Iteration 11	[0.02 s]
3.0.N: Proof Simplification Iteration 12	[0.02 s]
3.0.N: Proof Simplification Iteration 13	[0.03 s]
3.0.PRE: Proof Simplification completed in 0,03 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: ProofGrid is starting event handling
3.0.N: Proofgrid shell started at 11932@optmaS1(local) jg_23313_optmaS1_26
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.N: Trace Attempt  1	[0,00 s]
3.0.N: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.N: Trace Attempt  3	[0,02 s]
3.0.N: Trace Attempt  4	[0,03 s]
3.0.N: Trace Attempt  5	[0,03 s]
3.0.N: Trace Attempt  5	[0,04 s]
3.0.B: Proofgrid shell started at 11933@optmaS1(local) jg_23313_optmaS1_26
3.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Last scan. Per property time limit: 0s
3.0.B: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.B: Trace Attempt  1	[0,00 s]
3.0.B: Trace Attempt  2	[0,01 s]
3.0.B: Trace Attempt  3	[0,01 s]
3.0.B: Trace Attempt  4	[0,01 s]
3.0.B: Trace Attempt  5	[0,01 s]
3.0.N: Requesting engine job to stop
3.0.B: Requesting engine job to stop
INFO (IPF144): 3: Initiating shutdown of proof [0,30]
3.0.B: Trace Attempt 23	[0,13 s]
3.0.B: A trace with 23 cycles was found. [0,14 s]
INFO (IPF047): 3.0.B: The cover property "formal_req_cov_0" was covered in 23 cycles in 0.15 s.
3.0.B: Stopped processing property "formal_req_cov_0"	[0,15 s].
3.0.B: All properties determined. [0,10 s]
3.0.B: Exited with Success (@ 0,35 s)
3: ProofGrid usable level: 0
3.0.N: Stopped processing property "formal_req_cov_0"	[0,35 s].
3.0.N: Trace Attempt 23	[0,26 s]
3.0.N: All properties determined. [0,25 s]
3.0.N: Exited with Success (@ 0,38 s)
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        0.30        0.00       82.57 %
      B        0.21        0.14        0.00       40.19 %
    all        0.14        0.22        0.00       61.49 %

    Data read    : 15.57 kiB
    Data written : 1.39 kiB

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 3

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPM004): The name "property:17" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:18" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:19" is assigned to assertion "o_syndrome = 0 and w_error_counter = 1 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
INFO (IPM004): The name "property:20" is assigned to assertion "o_syndrome = 0 and w_error_counter = 2 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
WARNING (WCD001): The command "set_proof_time_limit" has been deprecated. Use "set_prove_time_limit" instead.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 4:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
4: Using multistage preprocessing
4: Starting reduce
4: Finished reduce in 0.004s
4.0.PRE: Performing Proof Simplification...
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proof Simplification Iteration 1	[0.00 s]
4.0.N: Proof Simplification Iteration 2	[0.00 s]
4.0.N: Proof Simplification Iteration 3	[0.01 s]
4.0.N: Proof Simplification Iteration 4	[0.01 s]
4.0.N: Proof Simplification Iteration 5	[0.01 s]
4.0.N: Proof Simplification Iteration 6	[0.01 s]
4.0.N: Proof Simplification Iteration 7	[0.02 s]
4.0.N: Proof Simplification Iteration 8	[0.02 s]
4.0.N: Proof Simplification Iteration 9	[0.03 s]
4.0.N: Proof Simplification Iteration 10	[0.03 s]
4.0.N: Proof Simplification Iteration 11	[0.04 s]
4.0.N: Proof Simplification Iteration 12	[0.04 s]
4.0.N: Proof Simplification Iteration 13	[0.04 s]
4.0.PRE: Proof Simplification completed in 0,03 s
4: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
4: =============================== ProofGrid start ===============================
4: ProofGrid usable level: 1
4: ProofGrid is starting event handling
4.0.AM: Proofgrid shell started at 11958@optmaS1(local) jg_23313_optmaS1_27
4.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.AM: Last scan. Per property time limit: 0s
4.0.AM: Starting proof for property "formal_req_2"	[0,00 s].
4.0.AM: Trace Attempt  1	[0,01 s]
4.0.AM: Trace Attempt  1	[0,02 s]
4.0.AM: Trace Attempt  2	[0,02 s]
4.0.AM: Trace Attempt  3	[0,03 s]
4.0.AM: Trace Attempt  1	[0,06 s]
4.0.AM: Trace Attempt  2	[0,06 s]
4.0.AM: Trace Attempt  3	[0,06 s]
4.0.AM: Trace Attempt  4	[0,08 s]
4.0.AM: Trace Attempt  5	[0,08 s]
4.0.AM: Trace Attempt  1	[0,10 s]
4.0.AM: Trace Attempt  2	[0,10 s]
4.0.AM: Trace Attempt  3	[0,10 s]
4.0.N: Proofgrid shell started at 11957@optmaS1(local) jg_23313_optmaS1_27
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Last scan. Per property time limit: 0s
4.0.N: Starting proof for property "formal_req_2"	[0,00 s].
4.0.N: Trace Attempt  1	[0,00 s]
4.0.N: Trace Attempt  2	[0,00 s]
4.0.N: Trace Attempt  3	[0,00 s]
4.0.N: Trace Attempt  3	[0,02 s]
4.0.N: Trace Attempt  4	[0,02 s]
4.0.N: Trace Attempt  5	[0,02 s]
4.0.N: Trace Attempt  5	[0,03 s]
4.0.AM: Trace Attempt  1	[0,47 s]
4.0.AM: Trace Attempt  2	[0,47 s]
4.0.AM: Trace Attempt  3	[0,51 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 4: Initiating shutdown of proof [7,33]
4.0.AM: Stopped processing property "formal_req_2"	[7,34 s].
4.0.AM: Trace Attempt 23	[0,81 s]
4.0.AM: Interrupted. [4,31 s]
4.0.N: Stopped processing property "formal_req_2"	[7,20 s].
4.0.AM: Exited with Success (@ 7,37 s)
4.0.N: Trace Attempt 23	[0,49 s]
4.0.N: Interrupted. [3,73 s]
4.0.N: Exited with Success (@ 7,39 s)
4: ProofGrid usable level: 0
4: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.28        7.22        0.00       96.25 %
     AM        0.12        7.35        0.00       98.40 %
    all        0.20        7.28        0.00       97.32 %

    Data read    : 4.49 kiB
    Data written : 1.46 kiB

4: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 5:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
5: Using multistage preprocessing
5: Starting reduce
5: Finished reduce in 0.003s
5.0.PRE: Performing Proof Simplification...
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Proof Simplification Iteration 1	[0.00 s]
5.0.N: Proof Simplification Iteration 2	[0.00 s]
5.0.N: Proof Simplification Iteration 3	[0.00 s]
5.0.N: Proof Simplification Iteration 4	[0.01 s]
5.0.N: Proof Simplification Iteration 5	[0.01 s]
5.0.N: Proof Simplification Iteration 6	[0.01 s]
5.0.N: Proof Simplification Iteration 7	[0.01 s]
5.0.N: Proof Simplification Iteration 8	[0.01 s]
5.0.N: Proof Simplification Iteration 9	[0.01 s]
5.0.N: Proof Simplification Iteration 10	[0.02 s]
5.0.N: Proof Simplification Iteration 11	[0.02 s]
5.0.N: Proof Simplification Iteration 12	[0.02 s]
5.0.N: Proof Simplification Iteration 13	[0.02 s]
5.0.PRE: Proof Simplification completed in 0,03 s
5: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
5: =============================== ProofGrid start ===============================
5: ProofGrid usable level: 1
5: ProofGrid is starting event handling
5.0.N: Proofgrid shell started at 12297@optmaS1(local) jg_23313_optmaS1_28
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Last scan. Per property time limit: 0s
5.0.N: Starting proof for property "formal_req_3"	[0,00 s].
5.0.N: Trace Attempt  1	[0,01 s]
5.0.N: Trace Attempt  2	[0,01 s]
5.0.N: Trace Attempt  2	[0,01 s]
5.0.AM: Proofgrid shell started at 12298@optmaS1(local) jg_23313_optmaS1_28
5.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Trace Attempt  3	[0,03 s]
5.0.N: Trace Attempt  4	[0,03 s]
5.0.AM: Last scan. Per property time limit: 0s
5.0.AM: Starting proof for property "formal_req_3"	[0,00 s].
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  1	[0,01 s]
5.0.AM: Trace Attempt  2	[0,01 s]
5.0.AM: Trace Attempt  1	[0,01 s]
5.0.AM: Trace Attempt  2	[0,01 s]
5.0.AM: Trace Attempt  3	[0,01 s]
5.0.N: Trace Attempt  4	[0,04 s]
5.0.AM: Trace Attempt  4	[0,02 s]
5.0.AM: Trace Attempt  5	[0,02 s]
5.0.N: Trace Attempt  5	[0,06 s]
5.0.AM: Trace Attempt  1	[0,04 s]
5.0.AM: Trace Attempt  2	[0,04 s]
5.0.AM: Trace Attempt  3	[0,05 s]
5.0.AM: Trace Attempt  1	[0,28 s]
5.0.AM: Trace Attempt  2	[0,28 s]
5.0.AM: Trace Attempt  3	[0,29 s]
5.0.N: Stopped processing property "formal_req_3"	[26,32 s].
5.0.N: Morphing to B
5.0.N: Trace Attempt 23	[0,35 s]
5.0.N: All properties determined. [0,00 s]
5.0.N: Exited with Success (@ 0,00 s)
5.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.B: Starting proof for property "formal_req_3"	[0,00 s].
5.0.AM: Stopped processing property "formal_req_3"	[26,31 s].
5.0.AM: Morphing to Tri
5.0.AM: Trace Attempt 23	[0,75 s]
5.0.AM: All properties determined. [0,00 s]
5.0.AM: Exited with Success (@ 0,00 s)
5.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.B: Trace Attempt  1	[0,01 s]
5.0.B: Trace Attempt  2	[0,01 s]
5.0.B: Trace Attempt  3	[0,02 s]
5.0.Tri: Starting proof for property "formal_req_3"	[0,00 s].
5.0.Tri: Trace Attempt  1	[0,00 s]
5.0.B: Trace Attempt  4	[0,02 s]
5.0.B: Trace Attempt  5	[0,03 s]
5.0.Tri:    0.00" ---- Launching main thread ----
5.0.Tri:    0.10" ---- Launching abstraction thread ----
5.0.Tri:    0.12" ---- Launching multi-phase simplification thread ----
5.0.Tri: Trace Attempt  2	[0,40 s]
5.0.Tri: Trace Attempt  3	[0,79 s]
5.0.Tri: Trace Attempt  4	[0,92 s]
5.0.Tri: Trace Attempt  5	[0,92 s]
5.0.Tri:    6.27" Simplification phase 1 complete
5.0.Tri:    7.18" Simplification phase 2 complete
5.0.Tri:   10.81" Simplification phase 3 complete
  10.81" ---- Completed simplification thread ----
  10.81" ---- Restarting main thread on simplified netlist ----
5.0.Tri:   10.96" ---- Restarting abstraction thread on simplified netlist ----
5.0.B: Trace Attempt 24	[13,61 s]
5.0.B: Stopped processing property "formal_req_3"	[20,12 s].
5.0.B: Morphing to Hts
5.0.B: All properties determined. [0,00 s]
5.0.B: Exited with Success (@ 0,00 s)
5.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.Hts: Starting proof for property "formal_req_3"	[0,00 s].
5.0.Hts: Trace Attempt  1	[0,01 s]
5.0.Hts: Trace Attempt  2	[0,01 s]
5.0.Hts: Trace Attempt  3	[0,01 s]
5.0.Hts: Trace Attempt  4	[0,01 s]
5.0.Hts: Trace Attempt  5	[0,01 s]
5.0.Tri: Stopped processing property "formal_req_3"	[20,27 s].
5.0.Tri: Morphing to I
5.0.Tri: Trace Attempt 23	[2,20 s]
5.0.Tri: All properties determined. [0,00 s]
5.0.Tri: Exited with Success (@ 0,00 s)
5.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.I: Starting proof for property "formal_req_3"	[0,00 s].
5.0.I: Trace Attempt 19	[0,05 s]
5.0.Hts: Stopped processing property "formal_req_3"	[23,87 s].
5.0.Hts: Morphing to D
5.0.Hts: Trace Attempt 24	[0,05 s]
5.0.Hts: All properties determined. [0,00 s]
5.0.Hts: Exited with Success (@ 0,00 s)
5.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.D: Starting proof for property "formal_req_3"	[0,00 s].
5.0.D: Trace Attempt  1	[0,03 s]
5.0.D: Trace Attempt  2	[0,05 s]
5.0.I: Stopped processing property "formal_req_3"	[23,76 s].
5.0.I: Morphing to AD
5.0.I: Trace Attempt 23	[0,67 s]
5.0.I: All properties determined. [0,00 s]
5.0.I: Exited with Success (@ 0,00 s)
5.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.AD: Starting proof for property "formal_req_3"	[0,00 s].
5.0.AD: Trace Attempt  1	[0,01 s]
5.0.AD: Trace Attempt  1	[0,01 s]
5.0.AD: Trace Attempt  2	[0,01 s]
5.0.AD: Trace Attempt  1	[0,02 s]
5.0.AD: Trace Attempt  2	[0,02 s]
5.0.D: Trace Attempt  3	[0,09 s]
5.0.AD: Trace Attempt  3	[0,03 s]
5.0.D: Trace Attempt  4	[0,12 s]
5.0.AD: Trace Attempt  4	[0,05 s]
5.0.AD: Trace Attempt  5	[0,06 s]
5.0.AD: Trace Attempt  1	[0,07 s]
5.0.AD: Trace Attempt  2	[0,07 s]
5.0.D: Trace Attempt  5	[0,14 s]
5.0.AD: Trace Attempt  3	[0,08 s]
5.0.AD: Trace Attempt  4	[0,08 s]
5.0.AD: Trace Attempt  5	[0,09 s]
5.0.AD: Trace Attempt  1	[0,38 s]
5.0.AD: Trace Attempt  2	[0,40 s]
5.0.AD: Trace Attempt  3	[0,43 s]
5.0.AD: Trace Attempt  4	[0,48 s]
5.0.AD: Trace Attempt  5	[0,49 s]
5.0.D: Stopped processing property "formal_req_3"	[20,31 s].
5.0.D: Morphing to B
5.0.D: Trace Attempt 23	[1,22 s]
5.0.D: All properties determined. [0,00 s]
5.0.D: Exited with Success (@ 0,00 s)
5.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.B: Starting proof for property "formal_req_3"	[0,00 s].
5.0.B: Trace Attempt  1	[0,00 s]
5.0.B: Trace Attempt  2	[0,01 s]
5.0.B: Trace Attempt  3	[0,01 s]
5.0.B: Trace Attempt  4	[0,02 s]
5.0.AD: Stopped processing property "formal_req_3"	[20,27 s].
5.0.AD: Morphing to M
5.0.AD: Trace Attempt 23	[1,19 s]
5.0.AD: All properties determined. [0,00 s]
5.0.AD: Exited with Success (@ 0,00 s)
5.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.B: Trace Attempt  5	[0,02 s]
5.0.M: Starting proof for property "formal_req_3"	[0,00 s].
5.0.M: Trace Attempt  1	[0,00 s]
5.0.M: Trace Attempt  2	[0,01 s]
5.0.M: Trace Attempt  3	[0,02 s]
5.0.M: Trace Attempt  4	[0,09 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 5: Initiating shutdown of proof [106,32]
5.0.B: Stopped processing property "formal_req_3"	[15,69 s].
5.0.B: Trace Attempt 23	[0,14 s]
5.0.B: Interrupted. [56,14 s]
5.0.B: Exited with Success (@ 106,39 s)
5.0.M: Stopped processing property "formal_req_3"	[15,72 s].
5.0.M: Trace Attempt 23	[3,62 s]
5.0.M: Interrupted. [46,97 s]
5.0.M: Exited with Success (@ 106,40 s)
5: ProofGrid usable level: 0
5: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.11      106.28        0.00       99.90 %
      M        0.14      106.09        0.00       99.87 %
    all        0.13      106.19        0.00       99.88 %

    Data read    : 14.40 kiB
    Data written : 6.94 kiB

5: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 6:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
6: Using multistage preprocessing
6: Starting reduce
6: Finished reduce in 0.004s
6.0.PRE: Performing Proof Simplification...
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Proof Simplification Iteration 1	[0.00 s]
6.0.N: Proof Simplification Iteration 2	[0.01 s]
6.0.N: Proof Simplification Iteration 3	[0.01 s]
6.0.N: Proof Simplification Iteration 4	[0.01 s]
6.0.N: Proof Simplification Iteration 5	[0.02 s]
6.0.N: Proof Simplification Iteration 6	[0.02 s]
6.0.N: Proof Simplification Iteration 7	[0.03 s]
6.0.N: Proof Simplification Iteration 8	[0.03 s]
6.0.N: Proof Simplification Iteration 9	[0.04 s]
6.0.N: Proof Simplification Iteration 10	[0.04 s]
6.0.N: Proof Simplification Iteration 11	[0.05 s]
6.0.N: Proof Simplification Iteration 12	[0.06 s]
6.0.N: Proof Simplification Iteration 13	[0.06 s]
6.0.PRE: Proof Simplification completed in 0,03 s
6: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
6: =============================== ProofGrid start ===============================
6: ProofGrid usable level: 1
6: ProofGrid is starting event handling
INFO (IIM002): *** Stopping all proof jobs ***
6.0.AM: Proofgrid shell started at 14660@optmaS1(local) jg_23313_optmaS1_29
INFO (IPF144): 6: Initiating shutdown of proof [0,00]
6.0.AM: Interrupted. [0,00 s]
6.0.N: Proofgrid shell started at 14659@optmaS1(local) jg_23313_optmaS1_29
6.0.N: Requesting engine job to terminate
6.0.AM: Exited with Success (@ 0,04 s)
6.0.N: Interrupted. [0,00 s]
INFO (IIM002): *** Stopping all proof jobs ***
6.0.N: Exited with Success (@ 0,07 s)
6: ProofGrid usable level: 0
6: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.24        0.00        0.00        0.00 %
     AM        0.19        0.00        0.00        0.44 %
    all        0.22        0.00        0.00        0.20 %

    Data read    : 216.00 B
    Data written : 670.00 B

6: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 7:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
7: Using multistage preprocessing
7: Starting reduce
7: Finished reduce in 0.003s
7.0.PRE: Performing Proof Simplification...
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Proof Simplification Iteration 1	[0.00 s]
7.0.N: Proof Simplification Iteration 2	[0.00 s]
7.0.N: Proof Simplification Iteration 3	[0.01 s]
7.0.N: Proof Simplification Iteration 4	[0.01 s]
7.0.N: Proof Simplification Iteration 5	[0.01 s]
7.0.N: Proof Simplification Iteration 6	[0.01 s]
7.0.N: Proof Simplification Iteration 7	[0.02 s]
7.0.N: Proof Simplification Iteration 8	[0.02 s]
7.0.N: Proof Simplification Iteration 9	[0.02 s]
7.0.N: Proof Simplification Iteration 10	[0.03 s]
7.0.N: Proof Simplification Iteration 11	[0.03 s]
7.0.N: Proof Simplification Iteration 12	[0.03 s]
7.0.N: Proof Simplification Iteration 13	[0.04 s]
7.0.PRE: Proof Simplification completed in 0,03 s
7: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
7: =============================== ProofGrid start ===============================
7: ProofGrid usable level: 1
7: ProofGrid is starting event handling
7.0.N: Proofgrid shell started at 14689@optmaS1(local) jg_23313_optmaS1_30
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Last scan. Per property time limit: 0s
7.0.N: Starting proof for property "formal_req_1"	[0,00 s].
7.0.N: Trace Attempt  1	[0,03 s]
7.0.N: Trace Attempt  2	[0,04 s]
7.0.N: Trace Attempt  3	[0,04 s]
7.0.N: Trace Attempt  3	[0,04 s]
7.0.N: Trace Attempt  4	[0,06 s]
7.0.N: Trace Attempt  5	[0,06 s]
7.0.N: Trace Attempt  5	[0,07 s]
7.0.AM: Proofgrid shell started at 14690@optmaS1(local) jg_23313_optmaS1_30
7.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.AM: Last scan. Per property time limit: 0s
7.0.AM: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AM: Trace Attempt  1	[0,00 s]
7.0.AM: Trace Attempt  1	[0,00 s]
7.0.AM: Trace Attempt  2	[0,00 s]
7.0.AM: Trace Attempt  3	[0,01 s]
7.0.AM: Trace Attempt  1	[0,02 s]
7.0.AM: Trace Attempt  2	[0,02 s]
7.0.AM: Trace Attempt  3	[0,03 s]
7.0.AM: Trace Attempt  4	[0,03 s]
7.0.AM: Trace Attempt  5	[0,04 s]
7.0.AM: Trace Attempt  1	[0,05 s]
7.0.AM: Trace Attempt  2	[0,06 s]
7.0.AM: Trace Attempt  3	[0,07 s]
7.0.AM: Trace Attempt  1	[0,26 s]
7.0.AM: Trace Attempt  2	[0,26 s]
7.0.AM: Trace Attempt  3	[0,27 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 7: Initiating shutdown of proof [2,02]
7.0.N: Stopped processing property "formal_req_1"	[2,03 s].
7.0.N: Trace Attempt 23	[0,39 s]
7.0.N: Interrupted. [1,32 s]
7.0.AM: Stopped processing property "formal_req_1"	[1,97 s].
7.0.N: Exited with Success (@ 2,07 s)
7.0.AM: Trace Attempt 23	[0,42 s]
7.0.AM: Interrupted. [1,22 s]
7.0.AM: Exited with Success (@ 2,09 s)
7: ProofGrid usable level: 0
7: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        2.03        0.00       93.54 %
     AM        0.22        1.97        0.00       89.90 %
    all        0.18        2.00        0.00       91.71 %

    Data read    : 4.08 kiB
    Data written : 1.46 kiB

7: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
WARNING (WPM001): No proof is running. Ignoring current command.
Evaluating 'get_property_list -include {status {cex unreachable}} -task formal'. expected: ''
0,0 seconds
[formal] % include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPM004): The name "property:0" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
INFO (IPM004): The name "property:1" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:1" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
INFO (IPM004): The name "property:2" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:2" is assigned to cover "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
INFO (IPF036): Starting proof on task: "consume", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 174 of 390 design flops, 0 of 0 design latches, 15 of 51 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.Hts: Proofgrid shell started at 15763@optmaS1(local) jg_23313_optmaS1_31
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "cover:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Proofgrid shell started at 15762@optmaS1(local) jg_23313_optmaS1_31
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt 24	[0,04 s]
0.0.Hts: A trace with 24 cycles was found. [0,07 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:1" was covered in 24 cycles in 0.16 s.
0.0.Hts: Stopped processing property "cover:1"	[0,16 s].
0.0.Hts: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Stopped processing property "cover:1"	[0,10 s].
0.0.N: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 24	[0,07 s]
0.0.Hts: A trace with 24 cycles was found. [0,09 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:2" was covered in 24 cycles in 0.00 s.
0.0.Hts: Stopped processing property "cover:2"	[0,00 s].
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Stopped processing property "cover:2"	[0,00 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,18 s]
0.0.Hts: Stopped processing property "property:0"	[0,18 s].
0.0.Hts: Starting proof for property "cover:0"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Stopped processing property "property:0"	[0,20 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 24	[0,07 s]
0.0.Hts: A trace with 24 cycles was found. [0,08 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:0" was covered in 24 cycles in 0.08 s.
0.0.Hts: Stopped processing property "cover:0"	[0,08 s].
0.0.Hts: Starting proof for property "property:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Stopped processing property "cover:0"	[0,09 s].
0.0.N: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,02 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 30	[0,05 s]
0.0.Hts: Stopped processing property "property:1"	[0,05 s].
0.0.Hts: Last scan. Per property time limit: 0s
0.0.Hts: Starting proof for property "property:2"	[0,00 s].
0.0.N: Stopped processing property "property:1"	[0,03 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,02 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.N: Trace Attempt  5	[0,03 s]
0: ProofGrid usable level: 1
0.0.Hts: Trace Attempt 30	[0,59 s]
0.0.Hts: Stopped processing property "property:2"	[1,40 s].
0.0.N: Requesting engine job to stop
0.0.Hts: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [1,88]
0.0.Hts: Interrupted. [1,00 s]
0: ProofGrid usable level: 0
0.0.Hts: Exited with Success (@ 1,90 s)
0.0.N: Stopped processing property "property:2"	[1,42 s].
0.0.N: Trace Attempt 24	[0,91 s]
0.0.N: Interrupted. [0,90 s]
0.0.N: Exited with Success (@ 1,93 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.82        0.00       91.33 %
    Hts        0.10        1.88        0.00       94.80 %
    all        0.14        1.85        0.00       93.06 %

    Data read    : 28.20 kiB
    Data written : 2.50 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "consume" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 3 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task consume'. expected: ''
0,0 seconds
INFO (IPM033): The name "cover:3" is assigned to cover "not DUT.i_valid and  (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)".
INFO (IPM004): The name "property:3" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)  |=> $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter)".
INFO (IPM004): The name "property:4" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:5" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:6" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:7" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPF036): Starting proof on task: "stall", 6 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.001s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.N: Proof Simplification Iteration 4	[0.00 s]
1.0.N: Proof Simplification Iteration 5	[0.00 s]
1.0.N: Proof Simplification Iteration 6	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,01 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.Tri: Proofgrid shell started at 15835@optmaS1(local) jg_23313_optmaS1_32
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Tri: Starting proof for property "property:5"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Proofgrid shell started at 15833@optmaS1(local) jg_23313_optmaS1_32
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "property:5"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:5" was proven in 0.02 s.
1.0.N: Stopped processing property "property:5"	[0,02 s].
1.0.N: Starting proof for property "property:7"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:7" was proven in 0.02 s.
1.0.N: Stopped processing property "property:7"	[0,02 s].
1.0.N: Starting proof for property "cover:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: A trace with 2 cycles was found. [0,01 s]
INFO (IPF047): 1.0.N: The cover property "cover:3" was covered in 2 cycles in 0.01 s.
1.0.N: Stopped processing property "cover:3"	[0,01 s].
1.0.N: Starting proof for property "property:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.Tri: Stopped processing property "property:5"	[0,13 s].
1.0.Tri: Starting proof for property "property:3"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:3" was proven in 0.03 s.
1.0.N: Stopped processing property "property:3"	[0,04 s].
1.0.N: Starting proof for property "property:4"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Trace Attempt  3	[0,03 s]
1.0.N: Trace Attempt  4	[0,04 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,04 s]
INFO (IPF057): 1.0.N: The property "property:4" was proven in 0.04 s.
1.0.N: Stopped processing property "property:4"	[0,04 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "property:6"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Trace Attempt  3	[0,03 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,24]
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:6" was proven in 0.03 s.
1.0.N: Stopped processing property "property:6"	[0,04 s].
1.0.N: All properties determined. [0,05 s]
1.0.Tri:    0.17" ---- Launching abstraction thread ----
1.0.N: Exited with Success (@ 0,32 s)
1: ProofGrid usable level: 0
1.0.Tri: Stopped processing property "property:3"	[0,17 s].
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,34 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.16        0.00       46.04 %
    Tri        0.10        0.24        0.00       71.31 %
    all        0.14        0.20        0.00       58.30 %

    Data read    : 6.64 kiB
    Data written : 1.91 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task stall'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:8" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:9" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:10" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:11" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:12" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:13" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:14" is assigned to assertion "DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = END_BM ##1 (DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = START_BM or DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = WAIT_FOR_SYNDROME) |-> DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome = $past(DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.i_syndrome) and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_first_syndrome = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome_shifter = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_2l = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_discrepancy = 1 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_connection_shifter(1) = 1  and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_location_poly = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_value_poly = 0".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:15" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.i_terms".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:16" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.i_terms".
INFO (IPF036): Starting proof on task: "reset", 9 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.001s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.N: Proof Simplification Iteration 4	[0.00 s]
2.0.N: Proof Simplification Iteration 5	[0.01 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 9
2: ProofGrid is starting event handling
2.0.Tri: Proofgrid shell started at 15895@optmaS1(local) jg_23313_optmaS1_33
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proofgrid shell started at 15894@optmaS1(local) jg_23313_optmaS1_33
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "property:11"	[0,00 s].
2.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Tri: Starting proof for property "property:11"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,04 s]
2.0.N: Trace Attempt  2	[0,04 s]
2.0.N: Trace Attempt  3	[0,06 s]
2.0.N: Trace Attempt  4	[0,06 s]
2.0.N: Trace Attempt  5	[0,07 s]
2.0.N: Trace Attempt  1	[0,09 s]
2.0.N: Trace Attempt  2	[0,09 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,10 s]
INFO (IPF057): 2.0.N: The property "property:11" was proven in 0.10 s.
2.0.N: Stopped processing property "property:11"	[0,11 s].
2.0.N: Starting proof for property "property:13"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.Tri:    0.00" ---- Launching main thread ----
2.0.Tri: Stopped processing property "property:11"	[0,12 s].
2.0.Tri: Starting proof for property "property:13"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  5	[0,03 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:13" was proven in 0.03 s.
2.0.N: Stopped processing property "property:13"	[0,03 s].
2.0.N: Starting proof for property "property:8"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:8" was proven in 0.02 s.
2.0.N: Stopped processing property "property:8"	[0,02 s].
2.0.N: Starting proof for property "property:9"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 2.0.N: The property "property:9" was proven in 0.02 s.
2.0.N: Stopped processing property "property:9"	[0,02 s].
2.0.N: Starting proof for property "property:10"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:10" was proven in 0.03 s.
2.0.N: Stopped processing property "property:10"	[0,03 s].
2.0.N: Starting proof for property "property:12"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Trace Attempt  3	[0,03 s]
2.0.N: Trace Attempt  5	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Trace Attempt  7	[0,03 s]
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:12" was proven in 0.03 s.
2.0.N: Stopped processing property "property:12"	[0,03 s].
2.0.N: Starting proof for property "property:14"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.Tri:    0.14" ---- Launching abstraction thread ----
2.0.Tri: Stopped processing property "property:13"	[0,14 s].
2.0.Tri: Starting proof for property "property:14"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.17" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.19" ---- Launching main thread ----
2.0.Tri:    0.31" ---- Launching abstraction thread ----
2.0.Tri:    0.31" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.33" ---- Launching main thread ----
2.0.Tri:    0.46" ---- Launching abstraction thread ----
2.0.Tri:    0.47" ---- Launching multi-phase simplification thread ----
2.0.N: Trace Attempt  1	[0,51 s]
2.0.N: Trace Attempt  2	[0,51 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,52 s]
INFO (IPF057): 2.0.N: The property "property:14" was proven in 0.52 s.
2.0.N: Stopped processing property "property:14"	[0,52 s].
2.0.N: Starting proof for property "property:15"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2: ProofGrid usable level: 2
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.Tri: Trace Attempt  2	[0,51 s]
2.0.Tri: Stopped processing property "property:14"	[0,51 s].
2.0.Tri: Starting proof for property "property:15"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.65" ---- Launching main thread ----
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 2.0.N: The property "property:15" was proven in 0.02 s.
2.0.N: Stopped processing property "property:15"	[0,02 s].
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:16"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,81]
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:16" was proven in 0.02 s.
2.0.N: Stopped processing property "property:16"	[0,02 s].
2.0.N: All properties determined. [0,33 s]
2.0.N: Exited with Success (@ 0,82 s)
2: ProofGrid usable level: 0
2.0.Tri:    0.81" ---- Launching abstraction thread ----
2.0.Tri: Stopped processing property "property:15"	[0,17 s].
2.0.Tri: All properties determined. [0,00 s]
2.0.Tri: Exited with Success (@ 1,00 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.23        0.80        0.00       77.29 %
    Tri        0.22        0.81        0.00       78.64 %
    all        0.23        0.80        0.00       77.96 %

    Data read    : 10.00 kiB
    Data written : 2.38 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 9
                  - proven                    : 9 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task reset'. expected: ''
0,0 seconds
INFO (IPM005): The name "formal::assume:0" is assigned to assumption "i_consume".
INFO (IPM005): The name "formal::assume:1" is assigned to assumption "i_start_codeword".
INFO (IPM005): The name "formal::assume:2" is assigned to assumption "i_start_codeword |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:3" is assigned to assumption "not (i_start_codeword) |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:4" is assigned to assumption "i_start_codeword |-> not i_end_codeword [*6] ##1 i_end_codeword".
INFO (IPM005): The name "formal::assume:5" is assigned to assumption "i_start_codeword |-> i_valid [*7]".
INFO (IPM005): The name "formal::assume:6" is assigned to assumption "i_end_codeword |=> not (i_valid)".
INFO (IPM005): The name "formal::assume:7" is assigned to assumption "not (i_valid) |=> not (i_valid)".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.007s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.01 s]
3.0.N: Proof Simplification Iteration 4	[0.01 s]
3.0.N: Proof Simplification Iteration 5	[0.02 s]
3.0.N: Proof Simplification Iteration 6	[0.03 s]
3.0.N: Proof Simplification Iteration 7	[0.04 s]
3.0.N: Proof Simplification Iteration 8	[0.04 s]
3.0.N: Proof Simplification Iteration 9	[0.05 s]
3.0.N: Proof Simplification Iteration 10	[0.05 s]
3.0.N: Proof Simplification Iteration 11	[0.06 s]
3.0.N: Proof Simplification Iteration 12	[0.06 s]
3.0.N: Proof Simplification Iteration 13	[0.06 s]
3.0.PRE: Proof Simplification completed in 0,04 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: ProofGrid is starting event handling
INFO (IIM002): *** Stopping all proof jobs ***
3.0.N: Proofgrid shell started at 16076@optmaS1(local) jg_23313_optmaS1_34
INFO (IPF144): 3: Initiating shutdown of proof [0,00]
3.0.N: Interrupted. [0,00 s]
3.0.B: Proofgrid shell started at 16077@optmaS1(local) jg_23313_optmaS1_34
3.0.B: Requesting engine job to terminate
3.0.N: Exited with Success (@ 0,05 s)
3.0.B: Interrupted. [0,00 s]
INFO (IIM002): *** Stopping all proof jobs ***
3.0.B: Exited with Success (@ 0,07 s)
3: ProofGrid usable level: 0
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.01        0.00        4.85 %
      B        0.19        0.00        0.00        0.00 %
    all        0.18        0.00        0.00        2.35 %

    Data read    : 217.00 B
    Data written : 676.00 B

3: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPM004): The name "property:17" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:18" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:19" is assigned to assertion "o_syndrome = 0 and w_error_counter = 1 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
INFO (IPM004): The name "property:20" is assigned to assertion "o_syndrome = 0 and w_error_counter = 2 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
WARNING (WCD001): The command "set_proof_time_limit" has been deprecated. Use "set_prove_time_limit" instead.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 4:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
4: Using multistage preprocessing
4: Starting reduce
4: Finished reduce in 0.004s
4.0.PRE: Performing Proof Simplification...
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proof Simplification Iteration 1	[0.00 s]
4.0.N: Proof Simplification Iteration 2	[0.00 s]
4.0.N: Proof Simplification Iteration 3	[0.00 s]
4.0.N: Proof Simplification Iteration 4	[0.01 s]
4.0.N: Proof Simplification Iteration 5	[0.01 s]
4.0.N: Proof Simplification Iteration 6	[0.02 s]
4.0.N: Proof Simplification Iteration 7	[0.03 s]
4.0.N: Proof Simplification Iteration 8	[0.03 s]
4.0.N: Proof Simplification Iteration 9	[0.03 s]
4.0.N: Proof Simplification Iteration 10	[0.04 s]
4.0.N: Proof Simplification Iteration 11	[0.05 s]
4.0.N: Proof Simplification Iteration 12	[0.06 s]
4.0.N: Proof Simplification Iteration 13	[0.07 s]
4.0.PRE: Proof Simplification completed in 0,03 s
4: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
4: =============================== ProofGrid start ===============================
4: ProofGrid usable level: 1
4: ProofGrid is starting event handling
4.0.N: Proofgrid shell started at 16127@optmaS1(local) jg_23313_optmaS1_35
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Last scan. Per property time limit: 0s
4.0.N: Starting proof for property "formal_req_2"	[0,00 s].
4.0.N: Trace Attempt  1	[0,01 s]
4.0.N: Trace Attempt  2	[0,02 s]
4.0.N: Trace Attempt  3	[0,02 s]
4.0.N: Trace Attempt  3	[0,02 s]
4.0.N: Trace Attempt  4	[0,03 s]
4.0.N: Trace Attempt  5	[0,03 s]
4.0.N: Trace Attempt  5	[0,03 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 4: Initiating shutdown of proof [0,06]
4.0.N: Stopped processing property "formal_req_2"	[0,06 s].
4.0.N: Trace Attempt  8	[0,06 s]
4.0.N: Interrupted. [0,04 s]
4.0.AM: Proofgrid shell started at 16128@optmaS1(local) jg_23313_optmaS1_35
4.0.AM: Requesting engine job to terminate
4.0.N: Exited with Success (@ 0,19 s)
4.0.AM: Interrupted. [0,00 s]
4.0.AM: Exited with Success (@ 0,19 s)
4: ProofGrid usable level: 0
4: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.06        0.00       54.92 %
     AM        0.23        0.00        0.00        0.00 %
    all        0.14        0.03        0.00       17.96 %

    Data read    : 1.18 kiB
    Data written : 681.00 B

4: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 5:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
5: Using multistage preprocessing
5: Starting reduce
5: Finished reduce in 0.004s
5.0.PRE: Performing Proof Simplification...
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Proof Simplification Iteration 1	[0.00 s]
5.0.N: Proof Simplification Iteration 2	[0.00 s]
5.0.N: Proof Simplification Iteration 3	[0.00 s]
5.0.N: Proof Simplification Iteration 4	[0.01 s]
5.0.N: Proof Simplification Iteration 5	[0.01 s]
5.0.N: Proof Simplification Iteration 6	[0.01 s]
5.0.N: Proof Simplification Iteration 7	[0.01 s]
5.0.N: Proof Simplification Iteration 8	[0.01 s]
5.0.N: Proof Simplification Iteration 9	[0.02 s]
5.0.N: Proof Simplification Iteration 10	[0.02 s]
5.0.N: Proof Simplification Iteration 11	[0.02 s]
5.0.N: Proof Simplification Iteration 12	[0.02 s]
5.0.N: Proof Simplification Iteration 13	[0.02 s]
5.0.PRE: Proof Simplification completed in 0,03 s
5: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
5: =============================== ProofGrid start ===============================
5: ProofGrid usable level: 1
5: ProofGrid is starting event handling
5.0.N: Proofgrid shell started at 16156@optmaS1(local) jg_23313_optmaS1_36
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.AM: Proofgrid shell started at 16157@optmaS1(local) jg_23313_optmaS1_36
5.0.N: Last scan. Per property time limit: 0s
5.0.N: Starting proof for property "formal_req_3"	[0,00 s].
5.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.AM: Last scan. Per property time limit: 0s
5.0.AM: Starting proof for property "formal_req_3"	[0,00 s].
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.N: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  2	[0,00 s]
5.0.N: Trace Attempt  2	[0,01 s]
5.0.AM: Trace Attempt  1	[0,01 s]
5.0.AM: Trace Attempt  2	[0,01 s]
5.0.AM: Trace Attempt  3	[0,01 s]
5.0.AM: Trace Attempt  4	[0,01 s]
5.0.N: Trace Attempt  2	[0,02 s]
5.0.AM: Trace Attempt  5	[0,02 s]
5.0.N: Trace Attempt  3	[0,02 s]
5.0.N: Trace Attempt  4	[0,02 s]
5.0.AM: Trace Attempt  1	[0,03 s]
5.0.AM: Trace Attempt  2	[0,03 s]
5.0.AM: Trace Attempt  3	[0,04 s]
5.0.N: Trace Attempt  4	[0,05 s]
5.0.N: Trace Attempt  5	[0,06 s]
5.0.AM: Trace Attempt  1	[0,24 s]
5.0.AM: Trace Attempt  2	[0,24 s]
INFO (IIM002): *** Stopping all proof jobs ***
5.0.AM: Trace Attempt  3	[0,26 s]
INFO (IPF144): 5: Initiating shutdown of proof [0,26]
5.0.N: Stopped processing property "formal_req_3"	[0,26 s].
5.0.AM: Stopped processing property "formal_req_3"	[0,26 s].
5.0.N: Trace Attempt 15	[0,21 s]
5.0.N: Interrupted. [0,09 s]
5.0.N: Exited with Success (@ 0,27 s)
5.0.AM: Interrupted. [0,13 s]
5.0.AM: Exited with Success (@ 0,29 s)
5: ProofGrid usable level: 0
5: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        0.26        0.00       80.01 %
     AM        0.07        0.27        0.00       80.27 %
    all        0.07        0.26        0.00       80.14 %

    Data read    : 2.91 kiB
    Data written : 1.43 kiB

5: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 6:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
6: Using multistage preprocessing
6: Starting reduce
6: Finished reduce in 0.004s
6.0.PRE: Performing Proof Simplification...
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Proof Simplification Iteration 1	[0.00 s]
6.0.N: Proof Simplification Iteration 2	[0.00 s]
6.0.N: Proof Simplification Iteration 3	[0.01 s]
6.0.N: Proof Simplification Iteration 4	[0.01 s]
6.0.N: Proof Simplification Iteration 5	[0.01 s]
6.0.N: Proof Simplification Iteration 6	[0.01 s]
6.0.N: Proof Simplification Iteration 7	[0.02 s]
6.0.N: Proof Simplification Iteration 8	[0.02 s]
6.0.N: Proof Simplification Iteration 9	[0.02 s]
6.0.N: Proof Simplification Iteration 10	[0.02 s]
6.0.N: Proof Simplification Iteration 11	[0.03 s]
6.0.N: Proof Simplification Iteration 12	[0.03 s]
6.0.N: Proof Simplification Iteration 13	[0.03 s]
6.0.PRE: Proof Simplification completed in 0,03 s
6: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
6: =============================== ProofGrid start ===============================
6: ProofGrid usable level: 1
6: ProofGrid is starting event handling
INFO (IIM002): *** Stopping all proof jobs ***
6.0.N: Proofgrid shell started at 16187@optmaS1(local) jg_23313_optmaS1_37
INFO (IPF144): 6: Initiating shutdown of proof [0,00]
6.0.N: Interrupted. [0,00 s]
6.0.AM: Proofgrid shell started at 16188@optmaS1(local) jg_23313_optmaS1_37
6.0.AM: Requesting engine job to terminate
6.0.N: Exited with Success (@ 0,02 s)
6.0.AM: Interrupted. [0,00 s]
6.0.AM: Exited with Success (@ 0,05 s)
6: ProofGrid usable level: 0
6: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.00        0.00        1.65 %
     AM        0.18        0.00        0.00        0.00 %
    all        0.18        0.00        0.00        0.81 %

    Data read    : 217.00 B
    Data written : 676.00 B

6: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 7:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
7: Using multistage preprocessing
7: Starting reduce
7: Finished reduce in 0.006s
7.0.PRE: Performing Proof Simplification...
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Proof Simplification Iteration 1	[0.00 s]
7.0.N: Proof Simplification Iteration 2	[0.00 s]
7.0.N: Proof Simplification Iteration 3	[0.01 s]
7.0.N: Proof Simplification Iteration 4	[0.01 s]
7.0.N: Proof Simplification Iteration 5	[0.01 s]
7.0.N: Proof Simplification Iteration 6	[0.02 s]
7.0.N: Proof Simplification Iteration 7	[0.02 s]
7.0.N: Proof Simplification Iteration 8	[0.02 s]
7.0.N: Proof Simplification Iteration 9	[0.03 s]
7.0.N: Proof Simplification Iteration 10	[0.03 s]
7.0.N: Proof Simplification Iteration 11	[0.03 s]
7.0.N: Proof Simplification Iteration 12	[0.03 s]
7.0.N: Proof Simplification Iteration 13	[0.04 s]
7.0.PRE: Proof Simplification completed in 0,03 s
7: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
7: =============================== ProofGrid start ===============================
7: ProofGrid usable level: 1
7: ProofGrid is starting event handling
INFO (IIM002): *** Stopping all proof jobs ***
7.0.AM: Proofgrid shell started at 16232@optmaS1(local) jg_23313_optmaS1_38
INFO (IPF144): 7: Initiating shutdown of proof [0,00]
7.0.AM: Interrupted. [0,00 s]
7.0.N: Proofgrid shell started at 16231@optmaS1(local) jg_23313_optmaS1_38
7.0.N: Requesting engine job to terminate
7.0.AM: Exited with Success (@ 0,03 s)
7.0.N: Interrupted. [0,00 s]
7.0.N: Exited with Success (@ 0,04 s)
7: ProofGrid usable level: 0
7: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        0.00        0.00        0.00 %
     AM        0.11        0.00        0.00        1.51 %
    all        0.12        0.00        0.00        0.66 %

    Data read    : 216.00 B
    Data written : 670.00 B

7: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
WARNING (WPM001): No proof is running. Ignoring current command.
Evaluating 'get_property_list -include {status {cex unreachable}} -task formal'. expected: ''
0,0 seconds
[formal] % assert { w_consume_error |-> w_erroneous_symbol = o_symbol}
INFO (IPM004): The name "property:21" is assigned to assertion " w_consume_error |-> w_erroneous_symbol = o_symbol".
property:21
[formal] % prove -bg -property {formal::property:21}
background 8
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 8:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
8: Using multistage preprocessing
8: Starting reduce
8: Finished reduce in 0.004s
8.0.PRE: Performing Proof Simplification...
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Proof Simplification Iteration 1	[0.00 s]
8.0.N: Proof Simplification Iteration 2	[0.00 s]
8.0.N: Proof Simplification Iteration 3	[0.00 s]
8.0.N: Proof Simplification Iteration 4	[0.01 s]
8.0.N: Proof Simplification Iteration 5	[0.01 s]
8.0.N: Proof Simplification Iteration 6	[0.01 s]
8.0.PRE: Proof Simplification completed in 0,01 s
8: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
8: =============================== ProofGrid start ===============================
8: ProofGrid usable level: 1
8: ProofGrid is starting event handling
8.0.N: Proofgrid shell started at 17971@optmaS1(local) jg_23313_optmaS1_39
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Last scan. Per property time limit: 0s
8.0.N: Starting proof for property "property:21"	[0,00 s].
8.0.N: Trace Attempt  1	[0,03 s]
8.0.N: Trace Attempt  2	[0,03 s]
8.0.N: Trace Attempt  3	[0,03 s]
8.0.N: Trace Attempt  3	[0,04 s]
8.0.N: Trace Attempt  4	[0,04 s]
8.0.N: Trace Attempt  5	[0,04 s]
8.0.N: Trace Attempt  5	[0,05 s]
8.0.AM: Proofgrid shell started at 17972@optmaS1(local) jg_23313_optmaS1_39
8.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.AM: Last scan. Per property time limit: 0s
8.0.AM: Starting proof for property "property:21"	[0,00 s].
8.0.AM: Trace Attempt  1	[0,00 s]
8.0.AM: Trace Attempt  1	[0,00 s]
8.0.AM: Trace Attempt  2	[0,00 s]
8.0.AM: Trace Attempt  3	[0,01 s]
8.0.AM: Trace Attempt  1	[0,01 s]
8.0.AM: Trace Attempt  2	[0,01 s]
8.0.AM: Trace Attempt  3	[0,01 s]
8.0.AM: Trace Attempt  4	[0,02 s]
8.0.AM: Trace Attempt  5	[0,02 s]
8.0.AM: Trace Attempt  1	[0,03 s]
8.0.AM: Trace Attempt  2	[0,03 s]
8.0.AM: Trace Attempt  3	[0,03 s]
8.0.AM: Trace Attempt  1	[0,08 s]
8.0.AM: Trace Attempt  2	[0,09 s]
8.0.AM: Trace Attempt  3	[0,09 s]
8.0.N: Requesting engine job to stop
8.0.AM: Requesting engine job to stop
INFO (IPF144): 8: Initiating shutdown of proof [0,42]
8.0.N: Trace Attempt 23	[0,32 s]
8.0.N: A trace with 23 cycles was found. [0,41 s]
INFO (IPF055): 8.0.N: A counterexample (cex) with 23 cycles was found for the property "property:21" in 0.42 s.
8.0.N: Stopped processing property "property:21"	[0,42 s].
8.0.N: All properties determined. [0,19 s]
8.0.N: Exited with Success (@ 0,50 s)
8: ProofGrid usable level: 0
8.0.AM: Stopped processing property "property:21"	[0,39 s].
8.0.AM: Trace Attempt 23	[0,17 s]
8.0.AM: All properties determined. [0,28 s]
8.0.AM: Exited with Success (@ 0,52 s)
8: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.42        0.00       73.63 %
     AM        0.24        0.31        0.00       56.40 %
    all        0.20        0.37        0.00       65.15 %

    Data read    : 13.24 kiB
    Data written : 1.42 kiB

8: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 8
[formal] % visualize -violation -property formal::property:21 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:21".
cex
[formal] % assert { w_consume_error and w_error_counter = 2 |-> w_erroneous_symbol = o_symbol}
INFO (IPM004): The name "property:22" is assigned to assertion " w_consume_error and w_error_counter = 2 |-> w_erroneous_symbol = o_symbol".
property:22
[formal] % prove -bg -property {formal::property:22}
background 9
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 9:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
9: Using multistage preprocessing
9: Starting reduce
9: Finished reduce in 0.01s
9.0.PRE: Performing Proof Simplification...
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Proof Simplification Iteration 1	[0.00 s]
9.0.N: Proof Simplification Iteration 2	[0.00 s]
9.0.N: Proof Simplification Iteration 3	[0.00 s]
9.0.N: Proof Simplification Iteration 4	[0.00 s]
9.0.N: Proof Simplification Iteration 5	[0.01 s]
9.0.N: Proof Simplification Iteration 6	[0.01 s]
9.0.PRE: Proof Simplification completed in 0,01 s
9: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
9: =============================== ProofGrid start ===============================
9: ProofGrid usable level: 1
9: ProofGrid is starting event handling
9.0.N: Proofgrid shell started at 23173@optmaS1(local) jg_23313_optmaS1_40
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Last scan. Per property time limit: 0s
9.0.N: Starting proof for property "property:22"	[0,00 s].
9.0.N: Trace Attempt  1	[0,01 s]
9.0.N: Trace Attempt  2	[0,01 s]
9.0.N: Trace Attempt  3	[0,01 s]
9.0.N: Trace Attempt  3	[0,01 s]
9.0.N: Trace Attempt  4	[0,02 s]
9.0.N: Trace Attempt  5	[0,02 s]
9.0.N: Trace Attempt  5	[0,03 s]
9.0.AM: Proofgrid shell started at 23174@optmaS1(local) jg_23313_optmaS1_40
9.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.AM: Last scan. Per property time limit: 0s
9.0.AM: Starting proof for property "property:22"	[0,00 s].
9.0.AM: Trace Attempt  1	[0,00 s]
9.0.AM: Trace Attempt  1	[0,01 s]
9.0.AM: Trace Attempt  2	[0,01 s]
9.0.AM: Trace Attempt  3	[0,01 s]
9.0.AM: Trace Attempt  1	[0,02 s]
9.0.AM: Trace Attempt  2	[0,02 s]
9.0.AM: Trace Attempt  3	[0,02 s]
9.0.AM: Trace Attempt  4	[0,03 s]
9.0.AM: Trace Attempt  5	[0,04 s]
9.0.AM: Trace Attempt  1	[0,05 s]
9.0.AM: Trace Attempt  2	[0,05 s]
9.0.AM: Trace Attempt  3	[0,06 s]
9.0.AM: Trace Attempt  1	[0,12 s]
9.0.AM: Trace Attempt  2	[0,12 s]
9.0.AM: Trace Attempt  3	[0,13 s]
9.0.AM: Trace Attempt  1	[0,28 s]
9.0.AM: Trace Attempt  2	[0,28 s]
9.0.AM: Trace Attempt  3	[0,28 s]
9.0.AM: Trace Attempt  4	[0,29 s]
9.0.N: Requesting engine job to stop
9.0.AM: Requesting engine job to stop
INFO (IPF144): 9: Initiating shutdown of proof [0,59]
9.0.N: Trace Attempt 25	[0,52 s]
9.0.N: A trace with 25 cycles was found. [0,58 s]
INFO (IPF055): 9.0.N: A counterexample (cex) with 25 cycles was found for the property "property:22" in 0.59 s.
9.0.N: Stopped processing property "property:22"	[0,59 s].
9.0.N: All properties determined. [0,34 s]
9.0.N: Exited with Success (@ 0,63 s)
9: ProofGrid usable level: 0
9.0.AM: Stopped processing property "property:22"	[0,59 s].
9.0.AM: Trace Attempt 22	[0,46 s]
9.0.AM: All properties determined. [0,39 s]
9.0.AM: Exited with Success (@ 0,66 s)
9: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.59        0.00       77.36 %
     AM        0.20        0.55        0.00       73.48 %
    all        0.18        0.57        0.00       75.44 %

    Data read    : 15.07 kiB
    Data written : 1.49 kiB

9: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 9
[formal] % assert { w_consume_error and w_error_counter = 1 |-> w_erroneous_symbol = o_symbol}
INFO (IPM004): The name "property:23" is assigned to assertion " w_consume_error and w_error_counter = 1 |-> w_erroneous_symbol = o_symbol".
property:23
[formal] % prove -bg -property {formal::property:23}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 10
INFO (IPF031): Settings used for proof thread 10:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
10: Using multistage preprocessing
10: Starting reduce
10: Finished reduce in 0.002s
10.0.PRE: Performing Proof Simplification...
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Proof Simplification Iteration 1	[0.00 s]
10.0.N: Proof Simplification Iteration 2	[0.00 s]
10.0.N: Proof Simplification Iteration 3	[0.00 s]
10.0.N: Proof Simplification Iteration 4	[0.00 s]
10.0.N: Proof Simplification Iteration 5	[0.01 s]
10.0.N: Proof Simplification Iteration 6	[0.01 s]
10.0.PRE: Proof Simplification completed in 0,01 s
10: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
10: =============================== ProofGrid start ===============================
10: ProofGrid usable level: 1
10: ProofGrid is starting event handling
10.0.AM: Proofgrid shell started at 23545@optmaS1(local) jg_23313_optmaS1_41
10.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AM: Last scan. Per property time limit: 0s
10.0.AM: Starting proof for property "property:23"	[0,00 s].
10.0.AM: Trace Attempt  1	[0,01 s]
10.0.AM: Trace Attempt  1	[0,01 s]
10.0.AM: Trace Attempt  2	[0,01 s]
10.0.AM: Trace Attempt  1	[0,02 s]
10.0.AM: Trace Attempt  2	[0,02 s]
10.0.AM: Trace Attempt  3	[0,03 s]
10.0.AM: Trace Attempt  4	[0,03 s]
10.0.AM: Trace Attempt  5	[0,04 s]
10.0.N: Proofgrid shell started at 23544@optmaS1(local) jg_23313_optmaS1_41
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Last scan. Per property time limit: 0s
10.0.N: Starting proof for property "property:23"	[0,00 s].
10.0.N: Trace Attempt  1	[0,01 s]
10.0.N: Trace Attempt  2	[0,01 s]
10.0.N: Trace Attempt  2	[0,01 s]
10.0.N: Trace Attempt  3	[0,01 s]
10.0.AM: Trace Attempt  1	[0,08 s]
10.0.N: Trace Attempt  3	[0,03 s]
10.0.AM: Trace Attempt  2	[0,09 s]
10.0.AM: Trace Attempt  3	[0,12 s]
10.0.N: Trace Attempt  4	[0,06 s]
10.0.N: Trace Attempt  5	[0,06 s]
10.0.N: Trace Attempt  5	[0,09 s]
10.0.AM: Trace Attempt  1	[0,34 s]
10.0.AM: Trace Attempt  2	[0,34 s]
10.0.AM: Trace Attempt  3	[0,35 s]
10.0.AM: Trace Attempt  4	[0,38 s]
10.0.N: Requesting engine job to stop
10.0.AM: Requesting engine job to stop
INFO (IPF144): 10: Initiating shutdown of proof [0,47]
10.0.N: Trace Attempt 24	[0,36 s]
10.0.N: A trace with 24 cycles was found. [0,41 s]
INFO (IPF055): 10.0.N: A counterexample (cex) with 24 cycles was found for the property "property:23" in 0.41 s.
10.0.N: Stopped processing property "property:23"	[0,41 s].
10.0.N: All properties determined. [0,23 s]
10.0.N: Exited with Success (@ 0,51 s)
10: ProofGrid usable level: 0
10.0.AM: Stopped processing property "property:23"	[0,51 s].
10.0.AM: Trace Attempt 13	[0,45 s]
10.0.AM: All properties determined. [0,17 s]
10.0.AM: Exited with Success (@ 0,54 s)
10: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.33        0.42        0.00       55.48 %
     AM        0.27        0.47        0.00       63.47 %
    all        0.30        0.44        0.00       59.45 %

    Data read    : 13.62 kiB
    Data written : 1.50 kiB

10: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 10
[formal] % visualize -violation -property formal::property:23 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:23".
cex
[formal] % include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPM004): The name "property:0" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
INFO (IPM004): The name "property:1" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:1" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
INFO (IPM004): The name "property:2" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:2" is assigned to cover "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
INFO (IPF036): Starting proof on task: "consume", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 174 of 390 design flops, 0 of 0 design latches, 15 of 51 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 4933@optmaS1(local) jg_23313_optmaS1_42
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Proofgrid shell started at 4934@optmaS1(local) jg_23313_optmaS1_42
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "cover:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.Hts: Trace Attempt 24	[0,13 s]
0.0.Hts: A trace with 24 cycles was found. [0,21 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:1" was covered in 24 cycles in 0.38 s.
0.0.Hts: Stopped processing property "cover:1"	[0,38 s].
0.0.Hts: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Stopped processing property "cover:1"	[0,39 s].
0.0.N: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,04 s]
0.0.Hts: Trace Attempt  2	[0,04 s]
0.0.Hts: Trace Attempt  3	[0,04 s]
0.0.Hts: Trace Attempt  4	[0,04 s]
0.0.Hts: Trace Attempt  5	[0,04 s]
0.0.Hts: Trace Attempt 24	[0,09 s]
0.0.Hts: A trace with 24 cycles was found. [0,10 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:2" was covered in 24 cycles in 0.00 s.
0.0.Hts: Stopped processing property "cover:2"	[0,00 s].
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.N: Stopped processing property "cover:2"	[0,00 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,05 s]
0.0.Hts: Stopped processing property "property:0"	[0,00 s].
0.0.Hts: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Stopped processing property "property:0"	[0,00 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 24	[0,12 s]
0.0.Hts: A trace with 24 cycles was found. [0,16 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:0" was covered in 24 cycles in 0.15 s.
0.0.Hts: Stopped processing property "cover:0"	[0,15 s].
0.0.Hts: Starting proof for property "property:1"	[0,00 s].
0.0.N: Stopped processing property "cover:0"	[0,15 s].
0.0.N: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,06 s]
0.0.Hts: Stopped processing property "property:1"	[0,06 s].
0.0.Hts: Last scan. Per property time limit: 0s
0.0.Hts: Starting proof for property "property:2"	[0,00 s].
0.0.N: Stopped processing property "property:1"	[0,06 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0: ProofGrid usable level: 1
0.0.Hts: Trace Attempt 30	[0,99 s]
0.0.Hts: Stopped processing property "property:2"	[1,38 s].
0.0.N: Requesting engine job to stop
0.0.Hts: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [1,99]
0.0.Hts: Interrupted. [0,98 s]
0.0.Hts: Exited with Success (@ 2,04 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "property:2"	[1,43 s].
0.0.N: Trace Attempt 24	[0,79 s]
0.0.N: Interrupted. [1,18 s]
0.0.N: Exited with Success (@ 2,05 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.32        1.99        0.00       86.13 %
    Hts        0.33        1.97        0.00       85.72 %
    all        0.32        1.98        0.00       85.93 %

    Data read    : 31.31 kiB
    Data written : 2.72 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "consume" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 3 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task consume'. expected: ''
0,0 seconds
INFO (IPM033): The name "cover:3" is assigned to cover "not DUT.i_valid and  (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)".
INFO (IPM004): The name "property:3" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)  |=> $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter)".
INFO (IPM004): The name "property:4" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:5" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:6" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:7" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPF036): Starting proof on task: "stall", 6 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.001s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.N: Proof Simplification Iteration 4	[0.00 s]
1.0.N: Proof Simplification Iteration 5	[0.00 s]
1.0.N: Proof Simplification Iteration 6	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,01 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.Tri: Proofgrid shell started at 5042@optmaS1(local) jg_23313_optmaS1_43
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Tri: Starting proof for property "property:5"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Proofgrid shell started at 5041@optmaS1(local) jg_23313_optmaS1_43
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "property:5"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:5" was proven in 0.02 s.
1.0.N: Stopped processing property "property:5"	[0,02 s].
1.0.N: Starting proof for property "property:7"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:7" was proven in 0.02 s.
1.0.N: Stopped processing property "property:7"	[0,02 s].
1.0.N: Starting proof for property "cover:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "cover:3" was covered in 2 cycles in 0.00 s.
1.0.N: Stopped processing property "cover:3"	[0,00 s].
1.0.N: Starting proof for property "property:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:3" was proven in 0.01 s.
1.0.N: Stopped processing property "property:3"	[0,01 s].
1.0.N: Starting proof for property "property:4"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:4" was proven in 0.02 s.
1.0.N: Stopped processing property "property:4"	[0,02 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "property:6"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,16]
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:6" was proven in 0.01 s.
1.0.N: Stopped processing property "property:6"	[0,01 s].
1.0.N: All properties determined. [0,04 s]
1.0.Tri:    0.00" ---- Launching main thread ----
1.0.N: Exited with Success (@ 0,17 s)
1: ProofGrid usable level: 0
1.0.Tri: Stopped processing property "property:5"	[0,14 s].
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,18 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        0.09        0.00       39.45 %
    Tri        0.07        0.16        0.00       69.70 %
    all        0.11        0.13        0.00       54.32 %

    Data read    : 6.52 kiB
    Data written : 1.89 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task stall'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:8" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:9" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:10" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:11" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:12" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:13" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:14" is assigned to assertion "DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = END_BM ##1 (DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = START_BM or DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = WAIT_FOR_SYNDROME) |-> DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome = $past(DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.i_syndrome) and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_first_syndrome = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome_shifter = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_2l = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_discrepancy = 1 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_connection_shifter(1) = 1  and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_location_poly = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_value_poly = 0".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:15" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.i_terms".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:16" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.i_terms".
INFO (IPF036): Starting proof on task: "reset", 9 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.001s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.N: Proof Simplification Iteration 4	[0.00 s]
2.0.N: Proof Simplification Iteration 5	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 9
2: ProofGrid is starting event handling
2.0.Tri: Proofgrid shell started at 5089@optmaS1(local) jg_23313_optmaS1_44
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Tri: Starting proof for property "property:11"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,01 s]
2.0.N: Proofgrid shell started at 5088@optmaS1(local) jg_23313_optmaS1_44
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "property:11"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:11" was proven in 0.03 s.
2.0.N: Stopped processing property "property:11"	[0,03 s].
2.0.N: Starting proof for property "property:13"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:13" was proven in 0.01 s.
2.0.N: Stopped processing property "property:13"	[0,01 s].
2.0.N: Starting proof for property "property:8"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.Tri:    0.00" ---- Launching main thread ----
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.Tri: Stopped processing property "property:11"	[0,09 s].
2.0.Tri: Starting proof for property "property:8"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:8" was proven in 0.01 s.
2.0.N: Stopped processing property "property:8"	[0,01 s].
2.0.N: Starting proof for property "property:9"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:9" was proven in 0.01 s.
2.0.N: Stopped processing property "property:9"	[0,01 s].
2.0.N: Starting proof for property "property:10"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:10" was proven in 0.01 s.
2.0.N: Stopped processing property "property:10"	[0,01 s].
2.0.N: Starting proof for property "property:12"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Trace Attempt  7	[0,01 s]
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:12" was proven in 0.01 s.
2.0.N: Stopped processing property "property:12"	[0,01 s].
2.0.N: Starting proof for property "property:14"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.Tri: Stopped processing property "property:8"	[0,20 s].
2.0.Tri: Starting proof for property "property:14"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.22" ---- Launching abstraction thread ----
2.0.Tri:    0.25" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.28" ---- Launching main thread ----
2.0.N: Trace Attempt  1	[0,32 s]
2.0.N: Trace Attempt  2	[0,32 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,33 s]
INFO (IPF057): 2.0.N: The property "property:14" was proven in 0.33 s.
2.0.N: Stopped processing property "property:14"	[0,34 s].
2.0.N: Starting proof for property "property:15"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:15" was proven in 0.01 s.
2.0.N: Stopped processing property "property:15"	[0,01 s].
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:16"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,50]
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:16" was proven in 0.01 s.
2.0.N: Stopped processing property "property:16"	[0,01 s].
2.0.N: All properties determined. [0,29 s]
2.0.Tri:    0.43" ---- Launching abstraction thread ----
2.0.N: Exited with Success (@ 0,53 s)
2: ProofGrid usable level: 0
2.0.Tri: Stopped processing property "property:14"	[0,23 s].
2.0.Tri: All properties determined. [0,00 s]
2.0.Tri: Exited with Success (@ 0,56 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.44        0.00       74.98 %
    Tri        0.08        0.50        0.00       85.43 %
    all        0.12        0.47        0.00       80.17 %

    Data read    : 9.44 kiB
    Data written : 2.37 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 9
                  - proven                    : 9 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task reset'. expected: ''
0,0 seconds
INFO (IPM005): The name "formal::assume:0" is assigned to assumption "i_consume".
INFO (IPM005): The name "formal::assume:1" is assigned to assumption "i_start_codeword".
INFO (IPM005): The name "formal::assume:2" is assigned to assumption "i_start_codeword |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:3" is assigned to assumption "not (i_start_codeword) |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:4" is assigned to assumption "i_start_codeword |-> not i_end_codeword [*6] ##1 i_end_codeword".
INFO (IPM005): The name "formal::assume:5" is assigned to assumption "i_start_codeword |-> i_valid [*7]".
INFO (IPM005): The name "formal::assume:6" is assigned to assumption "i_end_codeword |=> not (i_valid)".
INFO (IPM005): The name "formal::assume:7" is assigned to assumption "not (i_valid) |=> not (i_valid)".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.003s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.00 s]
3.0.N: Proof Simplification Iteration 4	[0.01 s]
3.0.N: Proof Simplification Iteration 5	[0.01 s]
3.0.N: Proof Simplification Iteration 6	[0.01 s]
3.0.N: Proof Simplification Iteration 7	[0.01 s]
3.0.N: Proof Simplification Iteration 8	[0.01 s]
3.0.N: Proof Simplification Iteration 9	[0.01 s]
3.0.N: Proof Simplification Iteration 10	[0.01 s]
3.0.N: Proof Simplification Iteration 11	[0.02 s]
3.0.N: Proof Simplification Iteration 12	[0.02 s]
3.0.N: Proof Simplification Iteration 13	[0.02 s]
3.0.PRE: Proof Simplification completed in 0,03 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: ProofGrid is starting event handling
3.0.N: Proofgrid shell started at 5207@optmaS1(local) jg_23313_optmaS1_45
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.N: Trace Attempt  1	[0,00 s]
3.0.N: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.N: Trace Attempt  3	[0,01 s]
3.0.N: Trace Attempt  4	[0,02 s]
3.0.N: Trace Attempt  5	[0,02 s]
3.0.N: Trace Attempt  5	[0,04 s]
3.0.B: Proofgrid shell started at 5208@optmaS1(local) jg_23313_optmaS1_45
3.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Last scan. Per property time limit: 0s
3.0.B: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.B: Trace Attempt  1	[0,00 s]
3.0.B: Trace Attempt  2	[0,01 s]
3.0.B: Trace Attempt  3	[0,01 s]
3.0.B: Trace Attempt  4	[0,01 s]
3.0.B: Trace Attempt  5	[0,02 s]
3.0.N: Requesting engine job to stop
3.0.B: Requesting engine job to stop
INFO (IPF144): 3: Initiating shutdown of proof [0,27]
3.0.B: Trace Attempt 23	[0,14 s]
3.0.B: A trace with 23 cycles was found. [0,15 s]
INFO (IPF047): 3.0.B: The cover property "formal_req_cov_0" was covered in 23 cycles in 0.16 s.
3.0.B: Stopped processing property "formal_req_cov_0"	[0,16 s].
3.0.B: All properties determined. [0,10 s]
3.0.B: Exited with Success (@ 0,29 s)
3: ProofGrid usable level: 0
3.0.N: Stopped processing property "formal_req_cov_0"	[0,30 s].
3.0.N: Trace Attempt 16	[0,29 s]
3.0.N: All properties determined. [0,11 s]
3.0.N: Exited with Success (@ 0,32 s)
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        0.27        0.00       76.55 %
      B        0.19        0.15        0.00       44.31 %
    all        0.14        0.21        0.00       60.58 %

    Data read    : 15.11 kiB
    Data written : 1.43 kiB

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 3

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
ERROR at line 33 in file run_formal_functional_reqs.tcl, more info in Tcl-variable errorInfo
ERROR (ENL002): Unable to find signal "w_empty_erroneous_symbol".


[formal] % include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPM004): The name "property:0" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
INFO (IPM004): The name "property:1" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:1" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
INFO (IPM004): The name "property:2" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:2" is assigned to cover "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
INFO (IPF036): Starting proof on task: "consume", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 174 of 390 design flops, 0 of 0 design latches, 15 of 51 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.014s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.04 s]
0.0.N: Proof Simplification Iteration 3	[0.04 s]
0.0.N: Proof Simplification Iteration 4	[0.04 s]
0.0.N: Proof Simplification Iteration 5	[0.04 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.Hts: Proofgrid shell started at 7226@optmaS1(local) jg_23313_optmaS1_46
0.0.N: Proofgrid shell started at 7225@optmaS1(local) jg_23313_optmaS1_46
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,02 s]
0.0.N: Trace Attempt  2	[0,03 s]
0.0.N: Trace Attempt  3	[0,03 s]
0.0.N: Trace Attempt  3	[0,03 s]
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  4	[0,03 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,05 s]
0.0.Hts: Trace Attempt 24	[0,11 s]
0.0.Hts: A trace with 24 cycles was found. [0,16 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:1" was covered in 24 cycles in 0.28 s.
0.0.Hts: Stopped processing property "cover:1"	[0,28 s].
0.0.Hts: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Stopped processing property "cover:1"	[0,31 s].
0.0.N: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,02 s]
0.0.Hts: Trace Attempt  3	[0,02 s]
0.0.Hts: Trace Attempt  4	[0,02 s]
0.0.Hts: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 24	[0,10 s]
0.0.Hts: A trace with 24 cycles was found. [0,16 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:2" was covered in 24 cycles in 0.05 s.
0.0.Hts: Stopped processing property "cover:2"	[0,05 s].
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Stopped processing property "cover:2"	[0,06 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,07 s]
0.0.Hts: Stopped processing property "property:0"	[0,09 s].
0.0.Hts: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Stopped processing property "property:0"	[0,09 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 24	[0,08 s]
0.0.Hts: A trace with 24 cycles was found. [0,11 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:0" was covered in 24 cycles in 0.11 s.
0.0.Hts: Stopped processing property "cover:0"	[0,11 s].
0.0.Hts: Starting proof for property "property:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Stopped processing property "cover:0"	[0,11 s].
0.0.N: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,10 s]
0.0.Hts: Stopped processing property "property:1"	[0,10 s].
0.0.Hts: Last scan. Per property time limit: 0s
0.0.Hts: Starting proof for property "property:2"	[0,00 s].
0.0.N: Stopped processing property "property:1"	[0,09 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,02 s]
0: ProofGrid usable level: 1
0.0.Hts: Trace Attempt 30	[0,80 s]
0.0.Hts: Stopped processing property "property:2"	[1,24 s].
0.0.N: Requesting engine job to stop
0.0.Hts: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [1,92]
0.0.Hts: Interrupted. [0,96 s]
0.0.Hts: Exited with Success (@ 1,93 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "property:2"	[1,27 s].
0.0.N: Trace Attempt 25	[1,27 s]
0.0.N: Interrupted. [1,11 s]
0.0.N: Exited with Success (@ 2,00 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.90        0.00       91.72 %
    Hts        0.15        1.92        0.00       92.75 %
    all        0.16        1.91        0.00       92.23 %

    Data read    : 30.89 kiB
    Data written : 2.71 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "consume" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 3 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task consume'. expected: ''
0,0 seconds
INFO (IPM033): The name "cover:3" is assigned to cover "not DUT.i_valid and  (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)".
INFO (IPM004): The name "property:3" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)  |=> $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter)".
INFO (IPM004): The name "property:4" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:5" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:6" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:7" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPF036): Starting proof on task: "stall", 6 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.001s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.N: Proof Simplification Iteration 4	[0.00 s]
1.0.N: Proof Simplification Iteration 5	[0.00 s]
1.0.N: Proof Simplification Iteration 6	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,01 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 7290@optmaS1(local) jg_23313_optmaS1_47
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "property:5"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Trace Attempt  5	[0,03 s]
1.0.N: Trace Attempt  1	[0,04 s]
1.0.N: Trace Attempt  2	[0,04 s]
1.0.N: Trace Attempt  3	[0,04 s]
1.0.N: Trace Attempt  4	[0,05 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,05 s]
INFO (IPF057): 1.0.N: The property "property:5" was proven in 0.05 s.
1.0.N: Stopped processing property "property:5"	[0,05 s].
1.0.N: Starting proof for property "property:7"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:7" was proven in 0.02 s.
1.0.N: Stopped processing property "property:7"	[0,02 s].
1.0.N: Starting proof for property "cover:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "cover:3" was covered in 2 cycles in 0.00 s.
1.0.N: Stopped processing property "cover:3"	[0,01 s].
1.0.N: Starting proof for property "property:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "property:3" was proven in 0.01 s.
1.0.N: Stopped processing property "property:3"	[0,01 s].
1.0.N: Starting proof for property "property:4"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.Tri: Proofgrid shell started at 7291@optmaS1(local) jg_23313_optmaS1_47
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:4" was proven in 0.02 s.
1.0.N: Stopped processing property "property:4"	[0,02 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "property:6"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,14]
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:6" was proven in 0.02 s.
1.0.N: Stopped processing property "property:6"	[0,02 s].
1.0.N: All properties determined. [0,05 s]
1.0.Tri: All properties determined. [0,00 s]
1.0.N: Exited with Success (@ 0,14 s)
1: ProofGrid usable level: 0
1.0.Tri: Exited with Success (@ 0,14 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        0.13        0.00       40.59 %
    Tri        0.30        0.02        0.00        7.15 %
    all        0.25        0.08        0.00       24.09 %

    Data read    : 6.45 kiB
    Data written : 1.55 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task stall'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:8" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:9" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:10" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:11" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:12" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:13" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:14" is assigned to assertion "DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = END_BM ##1 (DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = START_BM or DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = WAIT_FOR_SYNDROME) |-> DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome = $past(DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.i_syndrome) and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_first_syndrome = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome_shifter = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_2l = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_discrepancy = 1 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_connection_shifter(1) = 1  and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_location_poly = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_value_poly = 0".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:15" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.i_terms".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:16" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.i_terms".
INFO (IPF036): Starting proof on task: "reset", 9 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.001s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.01 s]
2.0.N: Proof Simplification Iteration 3	[0.01 s]
2.0.N: Proof Simplification Iteration 4	[0.03 s]
2.0.N: Proof Simplification Iteration 5	[0.03 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 9
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 7333@optmaS1(local) jg_23313_optmaS1_48
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Tri: Proofgrid shell started at 7334@optmaS1(local) jg_23313_optmaS1_48
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "property:11"	[0,00 s].
2.0.N: Trace Attempt  1	[0,01 s]
2.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Tri: Starting proof for property "property:11"	[0,00 s].
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Trace Attempt  2	[0,04 s]
2.0.N: Trace Attempt  3	[0,04 s]
2.0.N: Trace Attempt  4	[0,05 s]
2.0.N: Trace Attempt  5	[0,05 s]
2.0.Tri: Trace Attempt  1	[0,05 s]
2.0.N: Trace Attempt  1	[0,09 s]
2.0.N: Trace Attempt  2	[0,09 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,10 s]
INFO (IPF057): 2.0.N: The property "property:11" was proven in 0.10 s.
2.0.N: Stopped processing property "property:11"	[0,10 s].
2.0.N: Starting proof for property "property:13"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,04 s]
INFO (IPF057): 2.0.N: The property "property:13" was proven in 0.04 s.
2.0.N: Stopped processing property "property:13"	[0,04 s].
2.0.N: Starting proof for property "property:8"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:8" was proven in 0.03 s.
2.0.N: Stopped processing property "property:8"	[0,03 s].
2.0.N: Starting proof for property "property:9"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:9" was proven in 0.03 s.
2.0.N: Stopped processing property "property:9"	[0,03 s].
2.0.N: Starting proof for property "property:10"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:10" was proven in 0.03 s.
2.0.N: Stopped processing property "property:10"	[0,03 s].
2.0.N: Starting proof for property "property:12"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.Tri:    0.00" ---- Launching main thread ----
2.0.Tri: Stopped processing property "property:11"	[0,22 s].
2.0.Tri: Starting proof for property "property:12"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Trace Attempt  3	[0,04 s]
2.0.N: Trace Attempt  5	[0,04 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Trace Attempt  7	[0,04 s]
2.0.N: A proof was found: No trace exists. [0,04 s]
INFO (IPF057): 2.0.N: The property "property:12" was proven in 0.05 s.
2.0.N: Stopped processing property "property:12"	[0,05 s].
2.0.N: Starting proof for property "property:14"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.Tri:    0.15" ---- Launching abstraction thread ----
2.0.Tri: Stopped processing property "property:12"	[0,15 s].
2.0.Tri: Starting proof for property "property:14"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.19" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.20" ---- Launching main thread ----
2.0.Tri:    0.40" ---- Launching abstraction thread ----
2.0.Tri:    0.42" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.45" ---- Launching main thread ----
2.0.N: Trace Attempt  1	[0,55 s]
2.0.N: Trace Attempt  2	[0,56 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,56 s]
INFO (IPF057): 2.0.N: The property "property:14" was proven in 0.56 s.
2.0.N: Stopped processing property "property:14"	[0,56 s].
2.0.N: Starting proof for property "property:15"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2: ProofGrid usable level: 2
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:15" was proven in 0.01 s.
2.0.N: Stopped processing property "property:15"	[0,01 s].
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:16"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,86]
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:16" was proven in 0.01 s.
2.0.N: Stopped processing property "property:16"	[0,01 s].
2.0.N: All properties determined. [0,31 s]
2.0.Tri:    0.62" ---- Launching abstraction thread ----
2.0.N: Exited with Success (@ 0,87 s)
2: ProofGrid usable level: 0
2.0.Tri: Stopped processing property "property:14"	[0,47 s].
2.0.Tri: All properties determined. [0,00 s]
2.0.Tri: Exited with Success (@ 0,92 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.86        0.00       84.87 %
    Tri        0.15        0.86        0.00       85.22 %
    all        0.15        0.86        0.00       85.04 %

    Data read    : 9.82 kiB
    Data written : 2.37 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 9
                  - proven                    : 9 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task reset'. expected: ''
0,0 seconds
INFO (IPM005): The name "formal::assume:0" is assigned to assumption "i_consume".
INFO (IPM005): The name "formal::assume:1" is assigned to assumption "i_start_codeword".
INFO (IPM005): The name "formal::assume:2" is assigned to assumption "i_start_codeword |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:3" is assigned to assumption "not (i_start_codeword) |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:4" is assigned to assumption "i_start_codeword |-> not i_end_codeword [*6] ##1 i_end_codeword".
INFO (IPM005): The name "formal::assume:5" is assigned to assumption "i_start_codeword |-> i_valid [*7]".
INFO (IPM005): The name "formal::assume:6" is assigned to assumption "i_end_codeword |=> not (i_valid)".
INFO (IPM005): The name "formal::assume:7" is assigned to assumption "not (i_valid) |=> not (i_valid)".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.004s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.00 s]
3.0.N: Proof Simplification Iteration 4	[0.01 s]
3.0.N: Proof Simplification Iteration 5	[0.01 s]
3.0.N: Proof Simplification Iteration 6	[0.01 s]
3.0.N: Proof Simplification Iteration 7	[0.01 s]
3.0.N: Proof Simplification Iteration 8	[0.02 s]
3.0.N: Proof Simplification Iteration 9	[0.02 s]
3.0.N: Proof Simplification Iteration 10	[0.03 s]
3.0.N: Proof Simplification Iteration 11	[0.04 s]
3.0.N: Proof Simplification Iteration 12	[0.05 s]
3.0.N: Proof Simplification Iteration 13	[0.06 s]
3.0.PRE: Proof Simplification completed in 0,05 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: ProofGrid is starting event handling
3.0.N: Proofgrid shell started at 7449@optmaS1(local) jg_23313_optmaS1_49
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Proofgrid shell started at 7450@optmaS1(local) jg_23313_optmaS1_49
3.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Last scan. Per property time limit: 0s
3.0.B: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.B: Trace Attempt  1	[0,00 s]
3.0.B: Trace Attempt  2	[0,01 s]
3.0.B: Trace Attempt  3	[0,02 s]
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.B: Trace Attempt  4	[0,02 s]
3.0.N: Trace Attempt  1	[0,01 s]
3.0.N: Trace Attempt  2	[0,01 s]
3.0.N: Trace Attempt  3	[0,01 s]
3.0.B: Trace Attempt  5	[0,03 s]
3.0.N: Trace Attempt  3	[0,03 s]
3.0.N: Trace Attempt  4	[0,04 s]
3.0.N: Trace Attempt  5	[0,04 s]
3.0.N: Trace Attempt  5	[0,07 s]
3.0.N: Requesting engine job to stop
3.0.B: Requesting engine job to stop
INFO (IPF144): 3: Initiating shutdown of proof [0,15]
3.0.B: Trace Attempt 23	[0,13 s]
3.0.B: A trace with 23 cycles was found. [0,14 s]
INFO (IPF047): 3.0.B: The cover property "formal_req_cov_0" was covered in 23 cycles in 0.15 s.
3.0.N: Stopped processing property "formal_req_cov_0"	[0,13 s].
3.0.N: Trace Attempt 11	[0,12 s]
3.0.N: All properties determined. [0,05 s]
3.0.N: Exited with Success (@ 0,16 s)
3: ProofGrid usable level: 0
3.0.B: Stopped processing property "formal_req_cov_0"	[0,16 s].
3.0.B: All properties determined. [0,10 s]
3.0.B: Exited with Success (@ 0,19 s)
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.15        0.00       48.08 %
      B        0.13        0.15        0.00       52.51 %
    all        0.15        0.15        0.00       50.18 %

    Data read    : 14.72 kiB
    Data written : 1.45 kiB

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 3

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPM004): The name "property:17" is assigned to assertion " w_consume_error and w_error_counter = 0 |-> w_empty_erroneous_symbol".
INFO (IPM004): The name "property:18" is assigned to assertion " w_consume_error and w_error_counter = 1 |-> w_erroneous_symbol = o_symbol".
INFO (IPM004): The name "property:19" is assigned to assertion " w_consume_error and w_error_counter = 2 |-> w_erroneous_symbol = o_symbol".
INFO (IPM004): The name "property:20" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:21" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:22" is assigned to assertion "o_syndrome = 0 and w_error_counter = 1 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
INFO (IPM004): The name "property:23" is assigned to assertion "o_syndrome = 0 and w_error_counter = 2 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
WARNING (WCD001): The command "set_proof_time_limit" has been deprecated. Use "set_prove_time_limit" instead.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 4:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
4: Using multistage preprocessing
4: Starting reduce
4: Finished reduce in 0.003s
4.0.PRE: Performing Proof Simplification...
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proof Simplification Iteration 1	[0.00 s]
4.0.N: Proof Simplification Iteration 2	[0.00 s]
4.0.N: Proof Simplification Iteration 3	[0.01 s]
4.0.N: Proof Simplification Iteration 4	[0.01 s]
4.0.N: Proof Simplification Iteration 5	[0.01 s]
4.0.N: Proof Simplification Iteration 6	[0.01 s]
4.0.N: Proof Simplification Iteration 7	[0.02 s]
4.0.N: Proof Simplification Iteration 8	[0.02 s]
4.0.N: Proof Simplification Iteration 9	[0.02 s]
4.0.N: Proof Simplification Iteration 10	[0.02 s]
4.0.N: Proof Simplification Iteration 11	[0.03 s]
4.0.N: Proof Simplification Iteration 12	[0.03 s]
4.0.N: Proof Simplification Iteration 13	[0.03 s]
4.0.PRE: Proof Simplification completed in 0,03 s
4: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
4: =============================== ProofGrid start ===============================
4: ProofGrid usable level: 1
4: ProofGrid is starting event handling
4.0.AM: Proofgrid shell started at 7479@optmaS1(local) jg_23313_optmaS1_50
4.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.AM: Last scan. Per property time limit: 0s
4.0.AM: Starting proof for property "formal_req_2"	[0,00 s].
4.0.AM: Trace Attempt  1	[0,00 s]
4.0.AM: Trace Attempt  1	[0,01 s]
4.0.AM: Trace Attempt  2	[0,01 s]
4.0.AM: Trace Attempt  3	[0,02 s]
4.0.AM: Trace Attempt  1	[0,02 s]
4.0.AM: Trace Attempt  2	[0,02 s]
4.0.AM: Trace Attempt  3	[0,02 s]
4.0.AM: Trace Attempt  4	[0,03 s]
4.0.AM: Trace Attempt  5	[0,04 s]
4.0.N: Proofgrid shell started at 7478@optmaS1(local) jg_23313_optmaS1_50
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Last scan. Per property time limit: 0s
4.0.N: Starting proof for property "formal_req_2"	[0,00 s].
4.0.N: Trace Attempt  1	[0,00 s]
4.0.N: Trace Attempt  2	[0,00 s]
4.0.AM: Trace Attempt  1	[0,05 s]
4.0.N: Trace Attempt  3	[0,01 s]
4.0.AM: Trace Attempt  2	[0,05 s]
4.0.N: Trace Attempt  3	[0,01 s]
4.0.AM: Trace Attempt  3	[0,06 s]
4.0.N: Trace Attempt  4	[0,01 s]
4.0.N: Trace Attempt  5	[0,01 s]
4.0.N: Trace Attempt  5	[0,04 s]
4.0.AM: Trace Attempt  1	[0,34 s]
4.0.AM: Trace Attempt  2	[0,34 s]
4.0.AM: Trace Attempt  3	[0,35 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 4: Initiating shutdown of proof [9,80]
4.0.N: Stopped processing property "formal_req_2"	[9,77 s].
4.0.N: Trace Attempt 23	[0,29 s]
4.0.N: Interrupted. [6,08 s]
4.0.N: Exited with Success (@ 9,86 s)
4.0.AM: Stopped processing property "formal_req_2"	[9,85 s].
4.0.AM: Trace Attempt 23	[0,79 s]
4.0.AM: Interrupted. [4,90 s]
4.0.AM: Exited with Success (@ 9,88 s)
4: ProofGrid usable level: 0
4: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        9.77        0.00       98.75 %
     AM        0.07        9.86        0.00       99.25 %
    all        0.10        9.81        0.00       99.00 %

    Data read    : 4.47 kiB
    Data written : 1.47 kiB

4: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 5:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
5: Using multistage preprocessing
5: Starting reduce
5: Finished reduce in 0.004s
5.0.PRE: Performing Proof Simplification...
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Proof Simplification Iteration 1	[0.00 s]
5.0.N: Proof Simplification Iteration 2	[0.00 s]
5.0.N: Proof Simplification Iteration 3	[0.00 s]
5.0.N: Proof Simplification Iteration 4	[0.01 s]
5.0.N: Proof Simplification Iteration 5	[0.01 s]
5.0.N: Proof Simplification Iteration 6	[0.01 s]
5.0.N: Proof Simplification Iteration 7	[0.01 s]
5.0.N: Proof Simplification Iteration 8	[0.02 s]
5.0.N: Proof Simplification Iteration 9	[0.02 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 6:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
6: Using multistage preprocessing
6: Starting reduce
6: Finished reduce in 0.004s
6.0.PRE: Performing Proof Simplification...
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Proof Simplification Iteration 1	[0.00 s]
6.0.N: Proof Simplification Iteration 2	[0.00 s]
6.0.N: Proof Simplification Iteration 3	[0.00 s]
6.0.N: Proof Simplification Iteration 4	[0.01 s]
6.0.N: Proof Simplification Iteration 5	[0.01 s]
6.0.N: Proof Simplification Iteration 6	[0.01 s]
6.0.N: Proof Simplification Iteration 7	[0.01 s]
6.0.N: Proof Simplification Iteration 8	[0.01 s]
6.0.N: Proof Simplification Iteration 9	[0.01 s]
6.0.N: Proof Simplification Iteration 10	[0.02 s]
6.0.N: Proof Simplification Iteration 11	[0.02 s]
6.0.N: Proof Simplification Iteration 12	[0.02 s]
6.0.N: Proof Simplification Iteration 13	[0.02 s]
6.0.PRE: Proof Simplification completed in 0,03 s
6: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
6: =============================== ProofGrid start ===============================
6: ProofGrid usable level: 1
6: ProofGrid is starting event handling
6.0.AM: Proofgrid shell started at 7799@optmaS1(local) jg_23313_optmaS1_52
6.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.AM: Last scan. Per property time limit: 0s
6.0.AM: Starting proof for property "formal_req_4"	[0,00 s].
6.0.AM: Trace Attempt  1	[0,00 s]
6.0.AM: Trace Attempt  1	[0,00 s]
6.0.AM: Trace Attempt  2	[0,00 s]
6.0.AM: Trace Attempt  3	[0,01 s]
6.0.AM: Trace Attempt  1	[0,01 s]
6.0.AM: Trace Attempt  2	[0,01 s]
6.0.AM: Trace Attempt  3	[0,01 s]
6.0.AM: Trace Attempt  4	[0,02 s]
6.0.AM: Trace Attempt  5	[0,03 s]
6.0.AM: Trace Attempt  1	[0,04 s]
6.0.AM: Trace Attempt  2	[0,04 s]
6.0.AM: Trace Attempt  3	[0,04 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 6: Initiating shutdown of proof [0,11]
6.0.AM: Stopped processing property "formal_req_4"	[0,12 s].
6.0.AM: Trace Attempt 11	[0,11 s]
6.0.AM: Interrupted. [0,08 s]
6.0.N: Proofgrid shell started at 7798@optmaS1(local) jg_23313_optmaS1_52
6.0.N: Requesting engine job to terminate
6.0.AM: Exited with Success (@ 0,13 s)
6.0.N: Interrupted. [0,00 s]
6.0.N: Exited with Success (@ 0,16 s)
6: ProofGrid usable level: 0
6: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.00        0.00        0.00 %
     AM        0.05        0.12        0.00       69.47 %
    all        0.12        0.06        0.00       33.41 %

    Data read    : 1.25 kiB
    Data written : 675.00 B

6: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 7:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
7: Using multistage preprocessing
7: Starting reduce
INFO (IIM002): *** Stopping all proof jobs ***
7: Finished reduce in 0.007s
INFO (IPM007): "prove" command stopped.
WARNING (WPM001): No proof is running. Ignoring current command.
Evaluating 'get_property_list -include {status {cex unreachable}} -task formal'. expected: ''
0,0 seconds
[formal] % prove -bg -property {formal::property:17}
background 8
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 8:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
8: Using multistage preprocessing
8: Starting reduce
8: Finished reduce in 0.001s
8.0.PRE: Performing Proof Simplification...
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Proof Simplification Iteration 1	[0.00 s]
8.0.N: Proof Simplification Iteration 2	[0.00 s]
8.0.N: Proof Simplification Iteration 3	[0.00 s]
8.0.N: Proof Simplification Iteration 4	[0.01 s]
8.0.N: Proof Simplification Iteration 5	[0.01 s]
8.0.PRE: Proof Simplification completed in 0,00 s
8: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
8: =============================== ProofGrid start ===============================
8: ProofGrid usable level: 1
8: ProofGrid is starting event handling
8.0.AM: Proofgrid shell started at 8238@optmaS1(local) jg_23313_optmaS1_54
8.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.AM: Last scan. Per property time limit: 0s
8.0.AM: Starting proof for property "property:17"	[0,00 s].
8.0.AM: Trace Attempt  1	[0,03 s]
8.0.AM: Trace Attempt  1	[0,04 s]
8.0.AM: Trace Attempt  2	[0,04 s]
8.0.AM: Trace Attempt  3	[0,04 s]
8.0.N: Proofgrid shell started at 8237@optmaS1(local) jg_23313_optmaS1_54
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Last scan. Per property time limit: 0s
8.0.N: Starting proof for property "property:17"	[0,00 s].
8.0.AM: Trace Attempt  1	[0,05 s]
8.0.AM: Trace Attempt  2	[0,05 s]
8.0.AM: Trace Attempt  3	[0,05 s]
8.0.N: Trace Attempt  1	[0,00 s]
8.0.N: Trace Attempt  2	[0,00 s]
8.0.AM: Trace Attempt  4	[0,05 s]
8.0.N: Trace Attempt  2	[0,00 s]
8.0.N: Trace Attempt  3	[0,01 s]
8.0.AM: Trace Attempt  5	[0,05 s]
8.0.AM: Trace Attempt  1	[0,06 s]
8.0.AM: Trace Attempt  2	[0,06 s]
8.0.N: Trace Attempt  3	[0,02 s]
8.0.AM: Trace Attempt  3	[0,06 s]
8.0.N: Trace Attempt  4	[0,02 s]
8.0.N: Trace Attempt  4	[0,02 s]
8.0.N: Trace Attempt  5	[0,02 s]
8.0.AM: Trace Attempt  1	[0,11 s]
8.0.AM: Trace Attempt  2	[0,11 s]
8.0.AM: Trace Attempt  3	[0,12 s]
8.0.AM: Trace Attempt  4	[0,12 s]
8.0.AM: Trace Attempt  5	[0,13 s]
8.0.N: Trace Attempt  1	[0,11 s]
8.0.N: Trace Attempt  2	[0,11 s]
8.0.N: Trace Attempt  3	[0,11 s]
8.0.N: Trace Attempt  4	[0,12 s]
8.0.AM: Stopped processing property "property:17"	[0,18 s].
8.0.N: Requesting engine job to stop
8.0.AM: Requesting engine job to stop
INFO (IPF144): 8: Initiating shutdown of proof [0,18]
8.0.AM: Interrupted. [0,06 s]
8.0.N: Stopped processing property "property:17"	[0,14 s].
8.0.N: Interrupted. [0,11 s]
8.0.N: Exited with Success (@ 0,20 s)
8: ProofGrid usable level: 0
8.0.AM: Exited with Success (@ 0,22 s)
8: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.13        0.00       43.73 %
     AM        0.12        0.18        0.00       59.36 %
    all        0.15        0.16        0.00       51.54 %

    Data read    : 4.01 kiB
    Data written : 1.54 kiB

8: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 8
[formal] % prove -bg -property {formal::property:18}
background 9
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 9:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
9: Using multistage preprocessing
9: Starting reduce
9: Finished reduce in 0.003s
9.0.PRE: Performing Proof Simplification...
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Proof Simplification Iteration 1	[0.00 s]
9.0.N: Proof Simplification Iteration 2	[0.00 s]
9.0.N: Proof Simplification Iteration 3	[0.01 s]
9.0.N: Proof Simplification Iteration 4	[0.02 s]
9.0.N: Proof Simplification Iteration 5	[0.03 s]
9.0.N: Proof Simplification Iteration 6	[0.03 s]
9.0.N: Proof Simplification Iteration 7	[0.04 s]
9.0.PRE: Proof Simplification completed in 0,02 s
9: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
9: =============================== ProofGrid start ===============================
9: ProofGrid usable level: 1
9: ProofGrid is starting event handling
9.0.AM: Proofgrid shell started at 8335@optmaS1(local) jg_23313_optmaS1_55
9.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.AM: Last scan. Per property time limit: 0s
9.0.AM: Starting proof for property "property:18"	[0,00 s].
9.0.AM: Trace Attempt  1	[0,03 s]
9.0.AM: Trace Attempt  1	[0,03 s]
9.0.AM: Trace Attempt  2	[0,03 s]
9.0.AM: Trace Attempt  1	[0,03 s]
9.0.AM: Trace Attempt  2	[0,04 s]
9.0.AM: Trace Attempt  3	[0,04 s]
9.0.N: Proofgrid shell started at 8334@optmaS1(local) jg_23313_optmaS1_55
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Last scan. Per property time limit: 0s
9.0.N: Starting proof for property "property:18"	[0,00 s].
9.0.N: Trace Attempt  1	[0,00 s]
9.0.N: Trace Attempt  2	[0,00 s]
9.0.AM: Trace Attempt  4	[0,05 s]
9.0.N: Trace Attempt  2	[0,01 s]
9.0.N: Trace Attempt  3	[0,01 s]
9.0.N: Trace Attempt  4	[0,01 s]
9.0.AM: Trace Attempt  5	[0,06 s]
9.0.N: Trace Attempt  4	[0,02 s]
9.0.N: Trace Attempt  5	[0,02 s]
9.0.AM: Trace Attempt  1	[0,07 s]
9.0.AM: Trace Attempt  2	[0,07 s]
9.0.AM: Trace Attempt  3	[0,08 s]
9.0.AM: Trace Attempt  1	[0,14 s]
9.0.AM: Trace Attempt  2	[0,15 s]
9.0.AM: Trace Attempt  3	[0,15 s]
9.0.AM: Trace Attempt  1	[0,32 s]
9.0.AM: Trace Attempt  2	[0,32 s]
9.0.AM: Trace Attempt  3	[0,32 s]
9.0.N: Requesting engine job to stop
9.0.AM: Requesting engine job to stop
INFO (IPF144): 9: Initiating shutdown of proof [0,38]
9.0.N: Trace Attempt 23	[0,28 s]
9.0.N: A trace with 23 cycles was found. [0,33 s]
INFO (IPF055): 9.0.N: A counterexample (cex) with 23 cycles was found for the property "property:18" in 0.33 s.
9.0.N: Stopped processing property "property:18"	[0,33 s].
9.0.N: All properties determined. [0,20 s]
9.0.N: Exited with Success (@ 0,40 s)
9: ProofGrid usable level: 0
9.0.AM: Stopped processing property "property:18"	[0,40 s].
9.0.AM: Trace Attempt 20	[0,37 s]
9.0.AM: All properties determined. [0,26 s]
9.0.AM: Exited with Success (@ 0,42 s)
9: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.33        0.00       63.99 %
     AM        0.11        0.38        0.00       76.81 %
    all        0.15        0.36        0.00       70.24 %

    Data read    : 13.96 kiB
    Data written : 1.49 kiB

9: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 9
[formal] % prove -bg -property {formal::property:19}
background 10
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 10:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
10: Using multistage preprocessing
10: Starting reduce
10: Finished reduce in 0.003s
10.0.PRE: Performing Proof Simplification...
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Proof Simplification Iteration 1	[0.00 s]
10.0.N: Proof Simplification Iteration 2	[0.00 s]
10.0.N: Proof Simplification Iteration 3	[0.00 s]
10.0.N: Proof Simplification Iteration 4	[0.01 s]
10.0.N: Proof Simplification Iteration 5	[0.01 s]
10.0.N: Proof Simplification Iteration 6	[0.01 s]
10.0.N: Proof Simplification Iteration 7	[0.01 s]
10.0.PRE: Proof Simplification completed in 0,01 s
10: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
10: =============================== ProofGrid start ===============================
10: ProofGrid usable level: 1
10: ProofGrid is starting event handling
10.0.AM: Proofgrid shell started at 8464@optmaS1(local) jg_23313_optmaS1_56
10.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AM: Last scan. Per property time limit: 0s
10.0.AM: Starting proof for property "property:19"	[0,00 s].
10.0.AM: Trace Attempt  1	[0,01 s]
10.0.AM: Trace Attempt  1	[0,02 s]
10.0.AM: Trace Attempt  2	[0,02 s]
10.0.N: Proofgrid shell started at 8463@optmaS1(local) jg_23313_optmaS1_56
10.0.AM: Trace Attempt  3	[0,03 s]
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Last scan. Per property time limit: 0s
10.0.N: Starting proof for property "property:19"	[0,00 s].
10.0.N: Trace Attempt  1	[0,00 s]
10.0.N: Trace Attempt  2	[0,00 s]
10.0.N: Trace Attempt  3	[0,00 s]
10.0.AM: Trace Attempt  1	[0,03 s]
10.0.AM: Trace Attempt  2	[0,03 s]
10.0.AM: Trace Attempt  3	[0,04 s]
10.0.AM: Trace Attempt  4	[0,04 s]
10.0.AM: Trace Attempt  5	[0,04 s]
10.0.N: Trace Attempt  3	[0,02 s]
10.0.N: Trace Attempt  4	[0,03 s]
10.0.N: Trace Attempt  5	[0,03 s]
10.0.N: Trace Attempt  5	[0,04 s]
10.0.AM: Trace Attempt  1	[0,09 s]
10.0.AM: Trace Attempt  2	[0,09 s]
10.0.AM: Trace Attempt  3	[0,10 s]
10.0.AM: Trace Attempt  4	[0,11 s]
10.0.N: Requesting engine job to stop
10.0.AM: Requesting engine job to stop
INFO (IPF144): 10: Initiating shutdown of proof [0,49]
10.0.N: Trace Attempt 23	[0,42 s]
10.0.N: A trace with 23 cycles was found. [0,45 s]
INFO (IPF055): 10.0.N: A counterexample (cex) with 23 cycles was found for the property "property:19" in 0.45 s.
10.0.AM: Stopped processing property "property:19"	[0,49 s].
10.0.AM: Trace Attempt 10	[0,39 s]
10.0.AM: All properties determined. [0,18 s]
10.0.N: Stopped processing property "property:19"	[0,46 s].
10.0.N: All properties determined. [0,20 s]
10.0.N: Exited with Success (@ 0,49 s)
10: ProofGrid usable level: 0
10.0.AM: Exited with Success (@ 0,49 s)
10: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.45        0.00       74.21 %
     AM        0.12        0.49        0.00       79.82 %
    all        0.14        0.47        0.00       77.01 %

    Data read    : 12.62 kiB
    Data written : 1.50 kiB

10: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 10
[formal] % visualize -violation -property formal::property:18 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:18".
cex
[formal] % include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPM004): The name "property:0" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
INFO (IPM004): The name "property:1" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:1" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
INFO (IPM004): The name "property:2" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:2" is assigned to cover "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
INFO (IPF036): Starting proof on task: "consume", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 174 of 390 design flops, 0 of 0 design latches, 15 of 51 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 12480@optmaS1(local) jg_23313_optmaS1_57
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Proofgrid shell started at 12481@optmaS1(local) jg_23313_optmaS1_57
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 24	[0,05 s]
0.0.Hts: A trace with 24 cycles was found. [0,07 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:1" was covered in 24 cycles in 0.18 s.
0.0.Hts: Stopped processing property "cover:1"	[0,18 s].
0.0.Hts: Starting proof for property "cover:2"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.Hts: Trace Attempt 24	[0,03 s]
0.0.Hts: A trace with 24 cycles was found. [0,05 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:2" was covered in 24 cycles in 0.00 s.
0.0.Hts: Stopped processing property "cover:2"	[0,00 s].
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Stopped processing property "cover:1"	[0,19 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  3	[0,02 s]
0.0.N: Trace Attempt  4	[0,02 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.Hts: Trace Attempt 30	[0,05 s]
0.0.Hts: Stopped processing property "property:0"	[0,00 s].
0.0.Hts: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Stopped processing property "property:0"	[0,00 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,02 s]
0.0.Hts: Trace Attempt  2	[0,02 s]
0.0.Hts: Trace Attempt  3	[0,02 s]
0.0.Hts: Trace Attempt  4	[0,02 s]
0.0.N: Trace Attempt  4	[0,02 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt  5	[0,02 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.Hts: Trace Attempt 24	[0,10 s]
0.0.Hts: A trace with 24 cycles was found. [0,11 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:0" was covered in 24 cycles in 0.10 s.
0.0.Hts: Stopped processing property "cover:0"	[0,10 s].
0.0.Hts: Starting proof for property "property:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Stopped processing property "cover:0"	[0,13 s].
0.0.N: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  4	[0,00 s]
0.0.N: Trace Attempt  5	[0,00 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 30	[0,09 s]
0.0.Hts: Stopped processing property "property:1"	[0,09 s].
0.0.N: Stopped processing property "property:1"	[0,07 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Last scan. Per property time limit: 0s
0.0.Hts: Starting proof for property "property:2"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  4	[0,03 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.N: Trace Attempt  5	[0,03 s]
0: ProofGrid usable level: 1
0.0.Hts: Trace Attempt 30	[0,91 s]
0.0.Hts: Stopped processing property "property:2"	[1,35 s].
0.0.N: Requesting engine job to stop
0.0.Hts: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [1,74]
0.0.Hts: Interrupted. [0,98 s]
0.0.Hts: Exited with Success (@ 1,75 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "property:2"	[1,36 s].
0.0.N: Trace Attempt 25	[1,27 s]
0.0.N: Interrupted. [1,05 s]
0.0.N: Exited with Success (@ 1,77 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        1.74        0.00       94.48 %
    Hts        0.11        1.73        0.00       94.02 %
    all        0.11        1.74        0.00       94.25 %

    Data read    : 28.18 kiB
    Data written : 2.63 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "consume" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 3 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task consume'. expected: ''
0,0 seconds
INFO (IPM033): The name "cover:3" is assigned to cover "not DUT.i_valid and  (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)".
INFO (IPM004): The name "property:3" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)  |=> $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter)".
INFO (IPM004): The name "property:4" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:5" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:6" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:7" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPF036): Starting proof on task: "stall", 6 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.004s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.01 s]
1.0.N: Proof Simplification Iteration 4	[0.01 s]
1.0.N: Proof Simplification Iteration 5	[0.02 s]
1.0.N: Proof Simplification Iteration 6	[0.03 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,01 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.Tri: Proofgrid shell started at 12537@optmaS1(local) jg_23313_optmaS1_58
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Tri: Starting proof for property "property:5"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Proofgrid shell started at 12536@optmaS1(local) jg_23313_optmaS1_58
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "property:5"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:5" was proven in 0.02 s.
1.0.N: Stopped processing property "property:5"	[0,02 s].
1.0.N: Starting proof for property "property:7"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:7" was proven in 0.02 s.
1.0.N: Stopped processing property "property:7"	[0,02 s].
1.0.N: Starting proof for property "cover:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "cover:3" was covered in 2 cycles in 0.00 s.
1.0.N: Stopped processing property "cover:3"	[0,00 s].
1.0.N: Starting proof for property "property:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:3" was proven in 0.02 s.
1.0.N: Stopped processing property "property:3"	[0,02 s].
1.0.N: Starting proof for property "property:4"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,03 s]
1.0.Tri:    0.01" ---- Launching main thread ----
1.0.Tri: Stopped processing property "property:5"	[0,13 s].
1.0.Tri: Starting proof for property "property:4"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Trace Attempt  3	[0,04 s]
1.0.N: Trace Attempt  4	[0,04 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,04 s]
INFO (IPF057): 1.0.N: The property "property:4" was proven in 0.04 s.
1.0.N: Stopped processing property "property:4"	[0,04 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "property:6"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,18]
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "property:6" was proven in 0.02 s.
1.0.N: Stopped processing property "property:6"	[0,02 s].
1.0.N: All properties determined. [0,05 s]
1.0.Tri:    0.10" ---- Launching abstraction thread ----
1.0.N: Exited with Success (@ 0,26 s)
1: ProofGrid usable level: 0
1.0.Tri: Stopped processing property "property:4"	[0,10 s].
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,28 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        0.13        0.00       39.02 %
    Tri        0.14        0.17        0.00       54.79 %
    all        0.17        0.15        0.00       46.72 %

    Data read    : 6.62 kiB
    Data written : 1.91 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task stall'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:8" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:9" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:10" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:11" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:12" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:13" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:14" is assigned to assertion "DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = END_BM ##1 (DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = START_BM or DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = WAIT_FOR_SYNDROME) |-> DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome = $past(DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.i_syndrome) and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_first_syndrome = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome_shifter = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_2l = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_discrepancy = 1 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_connection_shifter(1) = 1  and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_location_poly = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_value_poly = 0".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:15" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.i_terms".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:16" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.i_terms".
INFO (IPF036): Starting proof on task: "reset", 9 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.001s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.N: Proof Simplification Iteration 4	[0.00 s]
2.0.N: Proof Simplification Iteration 5	[0.01 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 9
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 12602@optmaS1(local) jg_23313_optmaS1_59
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "property:11"	[0,00 s].
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Trace Attempt  3	[0,02 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:11" was proven in 0.03 s.
2.0.N: Stopped processing property "property:11"	[0,03 s].
2.0.N: Starting proof for property "property:13"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:13" was proven in 0.01 s.
2.0.N: Stopped processing property "property:13"	[0,01 s].
2.0.N: Starting proof for property "property:8"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:8" was proven in 0.01 s.
2.0.N: Stopped processing property "property:8"	[0,02 s].
2.0.N: Starting proof for property "property:9"	[0,00 s].
2.0.Tri: Proofgrid shell started at 12607@optmaS1(local) jg_23313_optmaS1_59
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Tri: Starting proof for property "property:9"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 2.0.N: The property "property:9" was proven in 0.02 s.
2.0.N: Stopped processing property "property:9"	[0,02 s].
2.0.N: Starting proof for property "property:10"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 2.0.N: The property "property:10" was proven in 0.02 s.
2.0.N: Stopped processing property "property:10"	[0,02 s].
2.0.N: Starting proof for property "property:12"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  3	[0,02 s]
2.0.N: Trace Attempt  4	[0,03 s]
2.0.N: Trace Attempt  5	[0,03 s]
2.0.Tri:    0.00" ---- Launching main thread ----
2.0.Tri: Stopped processing property "property:9"	[0,07 s].
2.0.Tri: Starting proof for property "property:12"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  1	[0,04 s]
2.0.N: Trace Attempt  2	[0,04 s]
2.0.N: Trace Attempt  3	[0,05 s]
2.0.N: Trace Attempt  5	[0,05 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Trace Attempt  7	[0,05 s]
2.0.N: A proof was found: No trace exists. [0,05 s]
INFO (IPF057): 2.0.N: The property "property:12" was proven in 0.05 s.
2.0.N: Stopped processing property "property:12"	[0,05 s].
2.0.N: Starting proof for property "property:14"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.Tri:    0.17" ---- Launching abstraction thread ----
2.0.Tri: Stopped processing property "property:12"	[0,17 s].
2.0.Tri: Starting proof for property "property:14"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.20" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.22" ---- Launching main thread ----
2.0.Tri:    0.40" ---- Launching abstraction thread ----
2.0.Tri:    0.42" ---- Launching multi-phase simplification thread ----
2.0.N: Trace Attempt  1	[0,42 s]
2.0.N: Trace Attempt  2	[0,43 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,45 s]
INFO (IPF057): 2.0.N: The property "property:14" was proven in 0.45 s.
2.0.Tri:    0.47" ---- Launching main thread ----
2.0.N: Stopped processing property "property:14"	[0,45 s].
2.0.N: Starting proof for property "property:15"	[0,00 s].
2.0.Tri: Stopped processing property "property:14"	[0,30 s].
2.0.Tri: Starting proof for property "property:15"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,03 s]
2.0.N: Trace Attempt  2	[0,03 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 2.0.N: The property "property:15" was proven in 0.03 s.
2.0.N: Stopped processing property "property:15"	[0,03 s].
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:16"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,66]
2.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 2.0.N: The property "property:16" was proven in 0.02 s.
2.0.N: Stopped processing property "property:16"	[0,02 s].
2.0.N: All properties determined. [0,31 s]
2.0.Tri:    0.58" ---- Launching abstraction thread ----
2.0.N: Exited with Success (@ 0,71 s)
2: ProofGrid usable level: 0
2.0.Tri: Stopped processing property "property:15"	[0,11 s].
2.0.Tri: All properties determined. [0,00 s]
2.0.Tri: Exited with Success (@ 0,72 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.21        0.66        0.00       75.93 %
    Tri        0.19        0.60        0.00       75.82 %
    all        0.20        0.63        0.00       75.88 %

    Data read    : 9.95 kiB
    Data written : 2.14 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 9
                  - proven                    : 9 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task reset'. expected: ''
0,0 seconds
INFO (IPM005): The name "formal::assume:0" is assigned to assumption "i_consume".
INFO (IPM005): The name "formal::assume:1" is assigned to assumption "i_start_codeword".
INFO (IPM005): The name "formal::assume:2" is assigned to assumption "i_start_codeword |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:3" is assigned to assumption "not (i_start_codeword) |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:4" is assigned to assumption "i_start_codeword |-> not i_end_codeword [*6] ##1 i_end_codeword".
INFO (IPM005): The name "formal::assume:5" is assigned to assumption "i_start_codeword |-> i_valid [*7]".
INFO (IPM005): The name "formal::assume:6" is assigned to assumption "i_end_codeword |=> not (i_valid)".
INFO (IPM005): The name "formal::assume:7" is assigned to assumption "not (i_valid) |=> not (i_valid)".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.004s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.01 s]
3.0.N: Proof Simplification Iteration 3	[0.01 s]
3.0.N: Proof Simplification Iteration 4	[0.01 s]
3.0.N: Proof Simplification Iteration 5	[0.01 s]
3.0.N: Proof Simplification Iteration 6	[0.02 s]
3.0.N: Proof Simplification Iteration 7	[0.02 s]
3.0.N: Proof Simplification Iteration 8	[0.02 s]
3.0.N: Proof Simplification Iteration 9	[0.03 s]
3.0.N: Proof Simplification Iteration 10	[0.03 s]
3.0.N: Proof Simplification Iteration 11	[0.03 s]
3.0.N: Proof Simplification Iteration 12	[0.04 s]
3.0.N: Proof Simplification Iteration 13	[0.04 s]
3.0.PRE: Proof Simplification completed in 0,03 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: ProofGrid is starting event handling
3.0.N: Proofgrid shell started at 12715@optmaS1(local) jg_23313_optmaS1_60
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.N: Trace Attempt  1	[0,01 s]
3.0.N: Trace Attempt  2	[0,02 s]
3.0.N: Trace Attempt  3	[0,02 s]
3.0.N: Trace Attempt  3	[0,03 s]
3.0.N: Trace Attempt  4	[0,06 s]
3.0.N: Trace Attempt  5	[0,06 s]
3.0.N: Trace Attempt  5	[0,10 s]
3.0.B: Proofgrid shell started at 12716@optmaS1(local) jg_23313_optmaS1_60
3.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Last scan. Per property time limit: 0s
3.0.B: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.B: Trace Attempt  1	[0,01 s]
3.0.B: Trace Attempt  2	[0,01 s]
3.0.B: Trace Attempt  3	[0,01 s]
3.0.B: Trace Attempt  4	[0,02 s]
3.0.B: Trace Attempt  5	[0,02 s]
3.0.N: Requesting engine job to stop
3.0.B: Requesting engine job to stop
INFO (IPF144): 3: Initiating shutdown of proof [0,27]
3.0.B: Trace Attempt 23	[0,11 s]
3.0.B: A trace with 23 cycles was found. [0,12 s]
INFO (IPF047): 3.0.B: The cover property "formal_req_cov_0" was covered in 23 cycles in 0.13 s.
3.0.B: Stopped processing property "formal_req_cov_0"	[0,13 s].
3.0.B: All properties determined. [0,11 s]
3.0.B: Exited with Success (@ 0,30 s)
3: ProofGrid usable level: 0
3.0.N: Stopped processing property "formal_req_cov_0"	[0,30 s].
3.0.N: Trace Attempt 15	[0,22 s]
3.0.N: All properties determined. [0,10 s]
3.0.N: Exited with Success (@ 0,32 s)
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        0.27        0.00       80.43 %
      B        0.21        0.13        0.00       38.09 %
    all        0.14        0.20        0.00       59.43 %

    Data read    : 15.01 kiB
    Data written : 1.44 kiB

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 3

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPM004): The name "property:17" is assigned to assertion " o_syndrome = 0 and w_consume_error and w_error_counter = 0 |-> w_empty_erroneous_symbol".
INFO (IPM004): The name "property:18" is assigned to assertion " o_syndrome = 0 and w_consume_error and w_error_counter = 1 |-> w_erroneous_symbol = o_symbol".
INFO (IPM004): The name "property:19" is assigned to assertion " o_syndrome = 0 and w_consume_error and w_error_counter = 2 |-> w_erroneous_symbol = o_symbol".
INFO (IPM004): The name "property:20" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:21" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:22" is assigned to assertion "o_syndrome = 0 and w_error_counter = 1 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
INFO (IPM004): The name "property:23" is assigned to assertion "o_syndrome = 0 and w_error_counter = 2 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
WARNING (WCD001): The command "set_proof_time_limit" has been deprecated. Use "set_prove_time_limit" instead.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 4:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
4: Using multistage preprocessing
4: Starting reduce
4: Finished reduce in 0.007s
4.0.PRE: Performing Proof Simplification...
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proof Simplification Iteration 1	[0.00 s]
4.0.N: Proof Simplification Iteration 2	[0.01 s]
4.0.N: Proof Simplification Iteration 3	[0.02 s]
4.0.N: Proof Simplification Iteration 4	[0.03 s]
4.0.N: Proof Simplification Iteration 5	[0.03 s]
4.0.N: Proof Simplification Iteration 6	[0.03 s]
4.0.N: Proof Simplification Iteration 7	[0.04 s]
4.0.N: Proof Simplification Iteration 8	[0.04 s]
4.0.N: Proof Simplification Iteration 9	[0.04 s]
4.0.N: Proof Simplification Iteration 10	[0.05 s]
4.0.N: Proof Simplification Iteration 11	[0.05 s]
4.0.N: Proof Simplification Iteration 12	[0.06 s]
4.0.N: Proof Simplification Iteration 13	[0.06 s]
4.0.PRE: Proof Simplification completed in 0,04 s
4: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
4: =============================== ProofGrid start ===============================
4: ProofGrid usable level: 1
4: ProofGrid is starting event handling
4.0.N: Proofgrid shell started at 12755@optmaS1(local) jg_23313_optmaS1_61
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Last scan. Per property time limit: 0s
4.0.N: Starting proof for property "formal_req_2"	[0,00 s].
4.0.N: Trace Attempt  1	[0,00 s]
4.0.N: Trace Attempt  2	[0,00 s]
4.0.N: Trace Attempt  3	[0,00 s]
4.0.N: Trace Attempt  3	[0,01 s]
4.0.N: Trace Attempt  4	[0,02 s]
4.0.N: Trace Attempt  5	[0,02 s]
4.0.N: Trace Attempt  5	[0,03 s]
4.0.AM: Proofgrid shell started at 12756@optmaS1(local) jg_23313_optmaS1_61
4.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.AM: Last scan. Per property time limit: 0s
4.0.AM: Starting proof for property "formal_req_2"	[0,00 s].
4.0.AM: Trace Attempt  1	[0,00 s]
4.0.AM: Trace Attempt  1	[0,01 s]
4.0.AM: Trace Attempt  2	[0,01 s]
4.0.AM: Trace Attempt  3	[0,03 s]
4.0.AM: Trace Attempt  1	[0,04 s]
4.0.AM: Trace Attempt  2	[0,04 s]
4.0.AM: Trace Attempt  3	[0,04 s]
4.0.AM: Trace Attempt  4	[0,06 s]
4.0.AM: Trace Attempt  5	[0,06 s]
4.0.AM: Trace Attempt  1	[0,08 s]
4.0.AM: Trace Attempt  2	[0,08 s]
4.0.AM: Trace Attempt  3	[0,09 s]
4.0.AM: Trace Attempt  1	[0,31 s]
4.0.AM: Trace Attempt  2	[0,31 s]
4.0.AM: Trace Attempt  3	[0,34 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 4: Initiating shutdown of proof [4,44]
4.0.N: Stopped processing property "formal_req_2"	[4,46 s].
4.0.N: Trace Attempt 23	[0,40 s]
4.0.N: Interrupted. [2,23 s]
INFO (IIM002): *** Stopping all proof jobs ***
4.0.N: Exited with Success (@ 4,48 s)
4.0.AM: Stopped processing property "formal_req_2"	[4,38 s].
4.0.AM: Trace Attempt 23	[0,84 s]
4.0.AM: Interrupted. [1,83 s]
4.0.AM: Exited with Success (@ 4,48 s)
4: ProofGrid usable level: 0
4: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        4.46        0.00       97.91 %
     AM        0.18        4.39        0.00       95.97 %
    all        0.14        4.42        0.00       96.94 %

    Data read    : 4.32 kiB
    Data written : 1.46 kiB

4: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 5:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
5: Using multistage preprocessing
5: Starting reduce
5: Finished reduce in 0.006s
5.0.PRE: Performing Proof Simplification...
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Proof Simplification Iteration 1	[0.00 s]
5.0.N: Proof Simplification Iteration 2	[0.00 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 6:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
6: Using multistage preprocessing
6: Starting reduce
6: Finished reduce in 0.004s
6.0.PRE: Performing Proof Simplification...
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Proof Simplification Iteration 1	[0.00 s]
6.0.N: Proof Simplification Iteration 2	[0.00 s]
6.0.N: Proof Simplification Iteration 3	[0.00 s]
6.0.N: Proof Simplification Iteration 4	[0.01 s]
6.0.N: Proof Simplification Iteration 5	[0.01 s]
6.0.N: Proof Simplification Iteration 6	[0.01 s]
6.0.N: Proof Simplification Iteration 7	[0.01 s]
6.0.N: Proof Simplification Iteration 8	[0.02 s]
6.0.N: Proof Simplification Iteration 9	[0.02 s]
6.0.N: Proof Simplification Iteration 10	[0.02 s]
6.0.N: Proof Simplification Iteration 11	[0.03 s]
6.0.N: Proof Simplification Iteration 12	[0.03 s]
6.0.N: Proof Simplification Iteration 13	[0.03 s]
6.0.PRE: Proof Simplification completed in 0,03 s
6: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
6: =============================== ProofGrid start ===============================
6: ProofGrid usable level: 1
6: ProofGrid is starting event handling
6.0.AM: Proofgrid shell started at 12891@optmaS1(local) jg_23313_optmaS1_63
6.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.AM: Last scan. Per property time limit: 0s
6.0.AM: Starting proof for property "formal_req_4"	[0,00 s].
6.0.AM: Trace Attempt  1	[0,02 s]
6.0.N: Proofgrid shell started at 12890@optmaS1(local) jg_23313_optmaS1_63
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.AM: Trace Attempt  1	[0,03 s]
6.0.N: Last scan. Per property time limit: 0s
6.0.N: Starting proof for property "formal_req_4"	[0,00 s].
6.0.AM: Trace Attempt  2	[0,03 s]
6.0.N: Trace Attempt  1	[0,00 s]
6.0.N: Trace Attempt  2	[0,00 s]
6.0.N: Trace Attempt  3	[0,00 s]
6.0.N: Trace Attempt  3	[0,01 s]
6.0.N: Trace Attempt  4	[0,01 s]
6.0.N: Trace Attempt  5	[0,01 s]
6.0.AM: Trace Attempt  3	[0,04 s]
6.0.AM: Trace Attempt  1	[0,05 s]
6.0.AM: Trace Attempt  2	[0,05 s]
6.0.AM: Trace Attempt  3	[0,05 s]
6.0.AM: Trace Attempt  4	[0,06 s]
6.0.AM: Trace Attempt  5	[0,06 s]
6.0.AM: Trace Attempt  1	[0,07 s]
6.0.AM: Trace Attempt  2	[0,07 s]
6.0.N: Trace Attempt  5	[0,04 s]
6.0.AM: Trace Attempt  3	[0,07 s]
6.0.AM: Trace Attempt  1	[0,17 s]
6.0.AM: Trace Attempt  2	[0,17 s]
6.0.AM: Trace Attempt  3	[0,18 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 6: Initiating shutdown of proof [1,49]
6.0.AM: Stopped processing property "formal_req_4"	[1,50 s].
6.0.AM: Trace Attempt 23	[0,48 s]
6.0.AM: Interrupted. [0,70 s]
6.0.AM: Exited with Success (@ 1,52 s)
6.0.N: Stopped processing property "formal_req_4"	[1,48 s].
6.0.N: Trace Attempt 23	[0,39 s]
6.0.N: Interrupted. [0,92 s]
6.0.N: Exited with Success (@ 1,54 s)
6: ProofGrid usable level: 0
6: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        1.49        0.00       85.14 %
     AM        0.21        1.51        0.00       87.77 %
    all        0.24        1.50        0.00       86.44 %

    Data read    : 4.05 kiB
    Data written : 1.49 kiB

6: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 7:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
7: Using multistage preprocessing
7: Starting reduce
7: Finished reduce in 0.006s
7.0.PRE: Performing Proof Simplification...
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Proof Simplification Iteration 1	[0.00 s]
7.0.N: Proof Simplification Iteration 2	[0.01 s]
7.0.N: Proof Simplification Iteration 3	[0.02 s]
7.0.N: Proof Simplification Iteration 4	[0.02 s]
7.0.N: Proof Simplification Iteration 5	[0.02 s]
7.0.N: Proof Simplification Iteration 6	[0.03 s]
7.0.N: Proof Simplification Iteration 7	[0.03 s]
7.0.N: Proof Simplification Iteration 8	[0.03 s]
7.0.N: Proof Simplification Iteration 9	[0.04 s]
7.0.N: Proof Simplification Iteration 10	[0.04 s]
7.0.N: Proof Simplification Iteration 11	[0.04 s]
7.0.N: Proof Simplification Iteration 12	[0.05 s]
7.0.N: Proof Simplification Iteration 13	[0.06 s]
7.0.PRE: Proof Simplification completed in 0,06 s
7: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
7: =============================== ProofGrid start ===============================
7: ProofGrid usable level: 1
7: ProofGrid is starting event handling
7.0.N: Proofgrid shell started at 12956@optmaS1(local) jg_23313_optmaS1_64
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Last scan. Per property time limit: 0s
7.0.N: Starting proof for property "formal_req_1"	[0,00 s].
7.0.N: Trace Attempt  1	[0,03 s]
7.0.N: Trace Attempt  2	[0,03 s]
7.0.N: Trace Attempt  3	[0,03 s]
7.0.N: Trace Attempt  3	[0,04 s]
7.0.N: Trace Attempt  4	[0,05 s]
7.0.N: Trace Attempt  5	[0,05 s]
7.0.N: Trace Attempt  5	[0,06 s]
7.0.AM: Proofgrid shell started at 12957@optmaS1(local) jg_23313_optmaS1_64
7.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.AM: Last scan. Per property time limit: 0s
7.0.AM: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AM: Trace Attempt  1	[0,01 s]
7.0.AM: Trace Attempt  1	[0,03 s]
7.0.AM: Trace Attempt  2	[0,04 s]
7.0.AM: Trace Attempt  3	[0,06 s]
7.0.AM: Trace Attempt  1	[0,07 s]
7.0.AM: Trace Attempt  2	[0,07 s]
7.0.AM: Trace Attempt  3	[0,08 s]
7.0.AM: Trace Attempt  4	[0,09 s]
7.0.AM: Trace Attempt  5	[0,10 s]
7.0.AM: Trace Attempt  1	[0,13 s]
7.0.AM: Trace Attempt  2	[0,14 s]
7.0.AM: Trace Attempt  3	[0,15 s]
7.0.AM: Trace Attempt  1	[0,30 s]
7.0.AM: Trace Attempt  2	[0,31 s]
7.0.AM: Trace Attempt  3	[0,32 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 7: Initiating shutdown of proof [0,45]
7.0.AM: Stopped processing property "formal_req_1"	[0,36 s].
7.0.AM: Trace Attempt 13	[0,36 s]
7.0.AM: Interrupted. [0,17 s]
7.0.AM: Exited with Success (@ 0,48 s)
7.0.N: Stopped processing property "formal_req_1"	[0,48 s].
7.0.N: Trace Attempt 23	[0,34 s]
7.0.N: Interrupted. [0,20 s]
7.0.N: Exited with Success (@ 0,50 s)
7: ProofGrid usable level: 0
7: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.48        0.00       79.51 %
     AM        0.21        0.37        0.00       64.23 %
    all        0.16        0.43        0.00       72.09 %

    Data read    : 3.77 kiB
    Data written : 1.46 kiB

7: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
WARNING (WPM001): No proof is running. Ignoring current command.
Evaluating 'get_property_list -include {status {cex unreachable}} -task formal'. expected: ''
0,0 seconds
[formal] % prove -bg -property {formal::property:21}
background 8
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 8:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
8: Using multistage preprocessing
8: Starting reduce
8: Finished reduce in 0.001s
8.0.PRE: Performing Proof Simplification...
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Proof Simplification Iteration 1	[0.00 s]
8.0.N: Proof Simplification Iteration 2	[0.00 s]
8.0.N: Proof Simplification Iteration 3	[0.00 s]
8.0.N: Proof Simplification Iteration 4	[0.00 s]
8.0.N: Proof Simplification Iteration 5	[0.01 s]
8.0.N: Proof Simplification Iteration 6	[0.01 s]
8.0.N: Proof Simplification Iteration 7	[0.01 s]
8.0.N: Proof Simplification Iteration 8	[0.01 s]
8.0.N: Proof Simplification Iteration 9	[0.01 s]
8.0.N: Proof Simplification Iteration 10	[0.01 s]
8.0.N: Proof Simplification Iteration 11	[0.02 s]
8.0.N: Proof Simplification Iteration 12	[0.03 s]
8.0.N: Proof Simplification Iteration 13	[0.03 s]
8.0.PRE: Proof Simplification completed in 0,01 s
8: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
8: =============================== ProofGrid start ===============================
8: ProofGrid usable level: 1
8: ProofGrid is starting event handling
8.0.AM: Proofgrid shell started at 13138@optmaS1(local) jg_23313_optmaS1_65
8.0.N: Proofgrid shell started at 13137@optmaS1(local) jg_23313_optmaS1_65
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Last scan. Per property time limit: 0s
8.0.N: Starting proof for property "property:21"	[0,00 s].
8.0.N: Trace Attempt  1	[0,00 s]
8.0.N: Trace Attempt  2	[0,00 s]
8.0.N: Trace Attempt  2	[0,00 s]
8.0.N: Trace Attempt  3	[0,00 s]
8.0.N: Trace Attempt  4	[0,00 s]
8.0.N: Trace Attempt  4	[0,01 s]
8.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Trace Attempt  5	[0,01 s]
8.0.AM: Last scan. Per property time limit: 0s
8.0.AM: Starting proof for property "property:21"	[0,00 s].
8.0.AM: Trace Attempt  1	[0,00 s]
8.0.AM: Trace Attempt  1	[0,01 s]
8.0.AM: Trace Attempt  2	[0,01 s]
8.0.AM: Trace Attempt  3	[0,01 s]
8.0.AM: Trace Attempt  1	[0,01 s]
8.0.AM: Trace Attempt  2	[0,01 s]
8.0.AM: Trace Attempt  3	[0,01 s]
8.0.AM: Trace Attempt  4	[0,01 s]
8.0.AM: Trace Attempt  5	[0,02 s]
8.0.AM: Trace Attempt  1	[0,03 s]
8.0.AM: Trace Attempt  2	[0,03 s]
8.0.AM: Trace Attempt  3	[0,03 s]
8.0.AM: Trace Attempt  4	[0,04 s]
8.0.AM: Trace Attempt  1	[1,77 s]
8.0.AM: Trace Attempt  2	[1,77 s]
8.0.AM: Trace Attempt  3	[1,78 s]
8.0.N: Trace Attempt 10	[4,75 s]
8.0.N: Trace Attempt  1	[8,34 s]
8.0.N: Trace Attempt  2	[8,34 s]
8.0.N: Trace Attempt  3	[8,35 s]
8.0.N: Stopped processing property "property:21"	[14,93 s].
8.0.N: Morphing to B
8.0.N: Trace Attempt  9	[8,39 s]
8.0.N: All properties determined. [0,00 s]
8.0.N: Exited with Success (@ 0,00 s)
8.0.AM: Stopped processing property "property:21"	[14,95 s].
8.0.AM: Morphing to Tri
8.0.AM: Trace Attempt  9	[1,80 s]
8.0.AM: All properties determined. [0,00 s]
8.0.AM: Exited with Success (@ 0,00 s)
8.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.B: Starting proof for property "property:21"	[0,00 s].
8.0.B: Trace Attempt  1	[0,00 s]
8.0.B: Trace Attempt  2	[0,00 s]
8.0.B: Trace Attempt  3	[0,00 s]
8.0.Tri: Starting proof for property "property:21"	[0,00 s].
8.0.Tri: Trace Attempt  1	[0,00 s]
8.0.B: Trace Attempt  4	[0,01 s]
8.0.B: Trace Attempt  5	[0,01 s]
8.0.Tri:    0.00" ---- Launching main thread ----
8.0.Tri:    0.14" ---- Launching abstraction thread ----
8.0.Tri:    0.17" ---- Launching multi-phase simplification thread ----
8.0.Tri: Trace Attempt  3	[0,67 s]
8.0.Tri: Trace Attempt  4	[0,76 s]
8.0.Tri: Trace Attempt  5	[0,76 s]
8.0.B: Trace Attempt 30	[1,58 s]
8.0.B: Stopped processing property "property:21"	[1,58 s].
8.0.B: Requesting engine job to stop
8.0.Tri: Requesting engine job to stop
INFO (IPF144): 8: Initiating shutdown of proof [16,56]
8.0.B: Interrupted. [9,91 s]
8: ProofGrid usable level: 0
8.0.Tri: Stopped processing property "property:21"	[1,71 s].
8.0.B: Exited with Success (@ 16,70 s)
8.0.Tri: Trace Attempt  9	[1,11 s]
8.0.Tri: Interrupted. [7,65 s]
8.0.Tri: Exited with Success (@ 16,70 s)
8: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.18       16.52        0.00       98.91 %
    Tri        0.18       16.52        0.00       98.93 %
    all        0.18       16.52        0.00       98.92 %

    Data read    : 5.66 kiB
    Data written : 2.88 kiB

8: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 8
[formal] % prove -bg -property {formal::property:22}
background 9
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 9:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
9: Using multistage preprocessing
9: Starting reduce
9: Finished reduce in 0.001s
9.0.PRE: Performing Proof Simplification...
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Proof Simplification Iteration 1	[0.00 s]
9.0.N: Proof Simplification Iteration 2	[0.00 s]
9.0.N: Proof Simplification Iteration 3	[0.00 s]
9.0.N: Proof Simplification Iteration 4	[0.00 s]
9.0.N: Proof Simplification Iteration 5	[0.00 s]
9.0.N: Proof Simplification Iteration 6	[0.01 s]
9.0.N: Proof Simplification Iteration 7	[0.01 s]
9.0.N: Proof Simplification Iteration 8	[0.01 s]
9.0.N: Proof Simplification Iteration 9	[0.01 s]
9.0.N: Proof Simplification Iteration 10	[0.01 s]
9.0.N: Proof Simplification Iteration 11	[0.01 s]
9.0.N: Proof Simplification Iteration 12	[0.01 s]
9.0.N: Proof Simplification Iteration 13	[0.01 s]
9.0.PRE: Proof Simplification completed in 0,01 s
9: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
9: =============================== ProofGrid start ===============================
9: ProofGrid usable level: 1
9: ProofGrid is starting event handling
9.0.AM: Proofgrid shell started at 13693@optmaS1(local) jg_23313_optmaS1_66
9.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.AM: Last scan. Per property time limit: 0s
9.0.AM: Starting proof for property "property:22"	[0,00 s].
9.0.AM: Trace Attempt  1	[0,00 s]
9.0.AM: Trace Attempt  1	[0,00 s]
9.0.AM: Trace Attempt  2	[0,00 s]
9.0.AM: Trace Attempt  3	[0,00 s]
9.0.AM: Trace Attempt  1	[0,00 s]
9.0.AM: Trace Attempt  2	[0,00 s]
9.0.AM: Trace Attempt  3	[0,00 s]
9.0.AM: Trace Attempt  4	[0,01 s]
9.0.AM: Trace Attempt  5	[0,01 s]
9.0.N: Proofgrid shell started at 13689@optmaS1(local) jg_23313_optmaS1_66
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.AM: Trace Attempt  1	[0,02 s]
9.0.AM: Trace Attempt  2	[0,02 s]
9.0.AM: Trace Attempt  3	[0,02 s]
9.0.N: Last scan. Per property time limit: 0s
9.0.N: Starting proof for property "property:22"	[0,00 s].
9.0.N: Trace Attempt  1	[0,00 s]
9.0.AM: Trace Attempt  4	[0,02 s]
9.0.N: Trace Attempt  2	[0,00 s]
9.0.N: Trace Attempt  2	[0,00 s]
9.0.N: Trace Attempt  3	[0,00 s]
9.0.N: Trace Attempt  4	[0,00 s]
9.0.N: Trace Attempt  4	[0,00 s]
9.0.N: Trace Attempt  5	[0,01 s]
9.0.AM: Trace Attempt  1	[2,11 s]
9.0.AM: Trace Attempt  2	[2,11 s]
9.0.AM: Trace Attempt  3	[2,12 s]
9.0.AM: Trace Attempt  4	[2,13 s]
9.0.AM: Trace Attempt 10	[7,16 s]
9.0.N: Trace Attempt 13	[9,07 s]
9.0.N: Trace Attempt  1	[9,07 s]
9.0.N: Trace Attempt  2	[9,07 s]
9.0.N: Trace Attempt  3	[9,07 s]
9.0.AM: Trace Attempt 13	[12,89 s]
9.0.N: Stopped processing property "property:22"	[14,38 s].
9.0.N: Morphing to B
9.0.N: Trace Attempt  9	[9,10 s]
9.0.N: All properties determined. [0,00 s]
9.0.N: Exited with Success (@ 0,00 s)
9.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.B: Starting proof for property "property:22"	[0,00 s].
9.0.B: Trace Attempt  1	[0,00 s]
9.0.B: Trace Attempt  2	[0,00 s]
9.0.B: Trace Attempt  3	[0,01 s]
9.0.B: Trace Attempt  4	[0,01 s]
9.0.B: Trace Attempt  5	[0,01 s]
9.0.AM: Stopped processing property "property:22"	[14,43 s].
9.0.AM: Morphing to Tri
9.0.AM: All properties determined. [0,00 s]
9.0.AM: Exited with Success (@ 0,00 s)
9.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.Tri: Starting proof for property "property:22"	[0,00 s].
9.0.Tri: Trace Attempt  1	[0,00 s]
9.0.Tri:    0.00" ---- Launching main thread ----
9.0.Tri:    0.10" ---- Launching abstraction thread ----
9.0.Tri:    0.14" ---- Launching multi-phase simplification thread ----
9.0.Tri: Trace Attempt  2	[0,51 s]
9.0.Tri: Trace Attempt  3	[0,51 s]
9.0.Tri: Trace Attempt  4	[0,52 s]
9.0.Tri: Trace Attempt  5	[0,83 s]
9.0.Tri:    2.24" Simplification phase 1 complete
9.0.Tri:    3.47" Simplification phase 2 complete
9.0.B: Trace Attempt 10	[4,06 s]
9.0.B: Trace Attempt 30	[4,13 s]
9.0.B: Stopped processing property "property:22"	[4,14 s].
9.0.B: Requesting engine job to stop
9.0.Tri: Requesting engine job to stop
INFO (IPF144): 9: Initiating shutdown of proof [18,55]
9.0.B: Interrupted. [9,75 s]
9.0.B: Exited with Success (@ 18,55 s)
9: ProofGrid usable level: 0
9.0.Tri: Stopped processing property "property:22"	[4,25 s].
9.0.Tri: Trace Attempt  9	[0,85 s]
9.0.Tri: Interrupted. [7,99 s]
9.0.Tri: Exited with Success (@ 18,72 s)
9: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.19       18.52        0.00       98.98 %
    Tri        0.13       18.51        0.00       99.33 %
    all        0.16       18.52        0.00       99.15 %

    Data read    : 6.08 kiB
    Data written : 2.84 kiB

9: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 9
[formal] % prove -bg -property {formal::property:23}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 10
INFO (IPF031): Settings used for proof thread 10:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
10: Using multistage preprocessing
10: Starting reduce
10: Finished reduce in 0.001s
10.0.PRE: Performing Proof Simplification...
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Proof Simplification Iteration 1	[0.00 s]
10.0.N: Proof Simplification Iteration 2	[0.00 s]
10.0.N: Proof Simplification Iteration 3	[0.00 s]
10.0.N: Proof Simplification Iteration 4	[0.00 s]
10.0.N: Proof Simplification Iteration 5	[0.00 s]
10.0.N: Proof Simplification Iteration 6	[0.00 s]
10.0.N: Proof Simplification Iteration 7	[0.00 s]
10.0.N: Proof Simplification Iteration 8	[0.01 s]
10.0.N: Proof Simplification Iteration 9	[0.01 s]
10.0.N: Proof Simplification Iteration 10	[0.01 s]
10.0.N: Proof Simplification Iteration 11	[0.01 s]
10.0.N: Proof Simplification Iteration 12	[0.01 s]
10.0.N: Proof Simplification Iteration 13	[0.01 s]
10.0.PRE: Proof Simplification completed in 0,01 s
10: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
10: =============================== ProofGrid start ===============================
10: ProofGrid usable level: 1
10: ProofGrid is starting event handling
10.0.AM: Proofgrid shell started at 14402@optmaS1(local) jg_23313_optmaS1_67
10.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AM: Last scan. Per property time limit: 0s
10.0.AM: Starting proof for property "property:23"	[0,00 s].
10.0.AM: Trace Attempt  1	[0,00 s]
10.0.AM: Trace Attempt  1	[0,00 s]
10.0.AM: Trace Attempt  2	[0,00 s]
10.0.AM: Trace Attempt  3	[0,00 s]
10.0.AM: Trace Attempt  1	[0,00 s]
10.0.AM: Trace Attempt  2	[0,00 s]
10.0.AM: Trace Attempt  3	[0,00 s]
10.0.AM: Trace Attempt  4	[0,01 s]
10.0.AM: Trace Attempt  5	[0,01 s]
10.0.AM: Trace Attempt  1	[0,02 s]
10.0.AM: Trace Attempt  2	[0,02 s]
10.0.AM: Trace Attempt  3	[0,02 s]
10.0.AM: Trace Attempt  4	[0,02 s]
10.0.N: Proofgrid shell started at 14401@optmaS1(local) jg_23313_optmaS1_67
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Last scan. Per property time limit: 0s
10.0.N: Starting proof for property "property:23"	[0,00 s].
10.0.N: Trace Attempt  1	[0,00 s]
10.0.N: Trace Attempt  2	[0,00 s]
10.0.N: Trace Attempt  2	[0,00 s]
10.0.N: Trace Attempt  3	[0,01 s]
10.0.N: Trace Attempt  4	[0,01 s]
10.0.N: Trace Attempt  4	[0,02 s]
10.0.N: Trace Attempt  5	[0,03 s]
10.0.AM: Stopped processing property "property:23"	[25,26 s].
10.0.AM: Morphing to Tri
10.0.AM: Trace Attempt  9	[0,03 s]
10.0.AM: All properties determined. [0,00 s]
10.0.AM: Exited with Success (@ 0,00 s)
10.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.Tri: Starting proof for property "property:23"	[0,00 s].
10.0.Tri: Trace Attempt  1	[0,00 s]
10.0.Tri:    0.00" ---- Launching main thread ----
10.0.N: Stopped processing property "property:23"	[25,43 s].
10.0.N: Morphing to B
10.0.N: Trace Attempt  9	[0,14 s]
10.0.N: All properties determined. [0,00 s]
10.0.N: Exited with Success (@ 0,00 s)
10.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.B: Starting proof for property "property:23"	[0,00 s].
10.0.B: Trace Attempt  1	[0,00 s]
10.0.B: Trace Attempt  2	[0,00 s]
10.0.B: Trace Attempt  3	[0,00 s]
10.0.B: Trace Attempt  4	[0,01 s]
10.0.B: Trace Attempt  5	[0,01 s]
10.0.Tri:    0.15" ---- Launching abstraction thread ----
10.0.Tri:    0.17" ---- Launching multi-phase simplification thread ----
10.0.Tri: Trace Attempt  2	[0,45 s]
10.0.Tri: Trace Attempt  3	[0,45 s]
10.0.Tri: Trace Attempt  4	[0,45 s]
10.0.Tri: Trace Attempt  5	[0,46 s]
10.0.Tri:    1.83" Simplification phase 1 complete
10.0.Tri:    2.26" Simplification phase 2 complete
10.0.Tri:    4.34" Simplification phase 3 complete
   4.34" ---- Completed simplification thread ----
10.0.Tri:    4.34" ---- Restarting main thread on simplified netlist ----
10.0.Tri:    4.57" ---- Restarting abstraction thread on simplified netlist ----
10.0.B: Stopped processing property "property:23"	[16,12 s].
10.0.B: Morphing to Hts
10.0.B: Trace Attempt  9	[0,04 s]
10.0.B: All properties determined. [0,00 s]
10.0.B: Exited with Success (@ 0,00 s)
10.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.Hts: Starting proof for property "property:23"	[0,00 s].
10.0.Hts: Trace Attempt  1	[0,00 s]
10.0.Hts: Trace Attempt  2	[0,00 s]
10.0.Hts: Trace Attempt  3	[0,00 s]
10.0.Hts: Trace Attempt  4	[0,00 s]
10.0.Hts: Trace Attempt  5	[0,01 s]
10.0.Tri: Stopped processing property "property:23"	[16,33 s].
10.0.Tri: Morphing to I
10.0.Tri: Trace Attempt  9	[0,99 s]
10.0.Tri: All properties determined. [0,00 s]
10.0.Tri: Exited with Success (@ 0,00 s)
10.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.I: Starting proof for property "property:23"	[0,00 s].
10.0.I: Trace Attempt  9	[0,01 s]
10.0.Hts: Trace Attempt 30	[0,39 s]
10.0.Hts: Stopped processing property "property:23"	[0,39 s].
10.0.Hts: Requesting engine job to stop
10.0.I: Requesting engine job to stop
INFO (IPF144): 10: Initiating shutdown of proof [42,01]
10.0.Hts: Interrupted. [22,31 s]
10.0.Hts: Exited with Success (@ 42,02 s)
10: ProofGrid usable level: 0
10.0.I: Stopped processing property "property:23"	[0,37 s].
10.0.I: Interrupted. [13,48 s]
10.0.I: Exited with Success (@ 42,05 s)
10: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Hts        0.17       41.19        0.00       99.58 %
      I        0.10       41.96        0.00       99.75 %
    all        0.14       41.57        0.00       99.67 %

    Data read    : 5.38 kiB
    Data written : 4.17 kiB

10: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 10
[formal] % prove -bg -property {formal::property:17}
background 11
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 11:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
11: Using multistage preprocessing
11: Starting reduce
11: Finished reduce in 0.001s
11.0.PRE: Performing Proof Simplification...
11.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.N: Proof Simplification Iteration 1	[0.00 s]
11.0.N: Proof Simplification Iteration 2	[0.00 s]
11.0.N: Proof Simplification Iteration 3	[0.00 s]
11.0.N: Proof Simplification Iteration 4	[0.00 s]
11.0.N: Proof Simplification Iteration 5	[0.00 s]
11.0.N: Proof Simplification Iteration 6	[0.00 s]
11.0.N: Proof Simplification Iteration 7	[0.00 s]
11.0.N: Proof Simplification Iteration 8	[0.00 s]
11.0.N: Proof Simplification Iteration 9	[0.01 s]
11.0.N: Proof Simplification Iteration 10	[0.01 s]
11.0.N: Proof Simplification Iteration 11	[0.01 s]
11.0.N: Proof Simplification Iteration 12	[0.01 s]
11.0.N: Proof Simplification Iteration 13	[0.01 s]
11.0.PRE: Proof Simplification completed in 0,01 s
11: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
11: =============================== ProofGrid start ===============================
11: ProofGrid usable level: 1
11: ProofGrid is starting event handling
11.0.N: Proofgrid shell started at 20545@optmaS1(local) jg_23313_optmaS1_68
11.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.N: Last scan. Per property time limit: 0s
11.0.N: Starting proof for property "property:17"	[0,00 s].
11.0.N: Trace Attempt  1	[0,00 s]
11.0.N: Trace Attempt  2	[0,00 s]
11.0.N: Trace Attempt  2	[0,00 s]
11.0.N: Trace Attempt  3	[0,00 s]
11.0.N: Trace Attempt  3	[0,01 s]
11.0.N: Trace Attempt  4	[0,01 s]
11.0.N: Trace Attempt  5	[0,01 s]
11.0.N: Trace Attempt  5	[0,01 s]
11.0.AM: Proofgrid shell started at 20546@optmaS1(local) jg_23313_optmaS1_68
11.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.AM: Last scan. Per property time limit: 0s
11.0.AM: Starting proof for property "property:17"	[0,00 s].
11.0.AM: Trace Attempt  1	[0,00 s]
11.0.AM: Trace Attempt  1	[0,00 s]
11.0.AM: Trace Attempt  2	[0,01 s]
11.0.AM: Trace Attempt  3	[0,01 s]
11.0.AM: Trace Attempt  1	[0,01 s]
11.0.AM: Trace Attempt  2	[0,01 s]
11.0.AM: Trace Attempt  3	[0,01 s]
11.0.AM: Trace Attempt  4	[0,02 s]
11.0.AM: Trace Attempt  5	[0,03 s]
11.0.AM: Trace Attempt  1	[0,05 s]
11.0.AM: Trace Attempt  2	[0,05 s]
11.0.AM: Trace Attempt  3	[0,05 s]
11.0.AM: Trace Attempt  4	[0,05 s]
11.0.AM: Trace Attempt  5	[0,06 s]
11.0.AM: Trace Attempt  1	[0,12 s]
11.0.AM: Trace Attempt  2	[0,12 s]
11.0.AM: Trace Attempt  3	[0,12 s]
11.0.AM: Trace Attempt  4	[0,13 s]
11.0.AM: Trace Attempt  5	[0,13 s]
11.0.AM: Trace Attempt 30	[0,31 s]
11.0.N: Stopped processing property "property:17"	[0,43 s].
11.0.N: Requesting engine job to stop
11.0.AM: Requesting engine job to stop
INFO (IPF144): 11: Initiating shutdown of proof [0,43]
11.0.N: Trace Attempt 25	[0,39 s]
11.0.N: Interrupted. [0,19 s]
11.0.AM: Stopped processing property "property:17"	[0,33 s].
11.0.AM: Interrupted. [0,23 s]
11.0.N: Exited with Success (@ 0,43 s)
11: ProofGrid usable level: 0
11.0.AM: Exited with Success (@ 0,45 s)
11: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.43        0.00       89.02 %
     AM        0.15        0.33        0.00       68.22 %
    all        0.10        0.38        0.00       78.63 %

    Data read    : 5.09 kiB
    Data written : 1.42 kiB

11: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 11
[formal] % prove -bg -property {formal::property:18}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 12
INFO (IPF031): Settings used for proof thread 12:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
12: Using multistage preprocessing
12: Starting reduce
12: Finished reduce in 0.003s
12.0.PRE: Performing Proof Simplification...
12.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.N: Proof Simplification Iteration 1	[0.00 s]
12.0.N: Proof Simplification Iteration 2	[0.00 s]
12.0.N: Proof Simplification Iteration 3	[0.00 s]
12.0.N: Proof Simplification Iteration 4	[0.01 s]
12.0.N: Proof Simplification Iteration 5	[0.01 s]
12.0.N: Proof Simplification Iteration 6	[0.01 s]
12.0.N: Proof Simplification Iteration 7	[0.01 s]
12.0.N: Proof Simplification Iteration 8	[0.02 s]
12.0.N: Proof Simplification Iteration 9	[0.02 s]
12.0.N: Proof Simplification Iteration 10	[0.02 s]
12.0.N: Proof Simplification Iteration 11	[0.03 s]
12.0.N: Proof Simplification Iteration 12	[0.03 s]
12.0.N: Proof Simplification Iteration 13	[0.03 s]
12.0.PRE: Proof Simplification completed in 0,03 s
12: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
12: =============================== ProofGrid start ===============================
12: ProofGrid usable level: 1
12: ProofGrid is starting event handling
12.0.AM: Proofgrid shell started at 20674@optmaS1(local) jg_23313_optmaS1_69
12.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.AM: Last scan. Per property time limit: 0s
12.0.AM: Starting proof for property "property:18"	[0,00 s].
12.0.AM: Trace Attempt  1	[0,00 s]
12.0.AM: Trace Attempt  1	[0,00 s]
12.0.AM: Trace Attempt  2	[0,00 s]
12.0.AM: Trace Attempt  1	[0,00 s]
12.0.AM: Trace Attempt  2	[0,00 s]
12.0.AM: Trace Attempt  3	[0,01 s]
12.0.AM: Trace Attempt  4	[0,01 s]
12.0.AM: Trace Attempt  5	[0,02 s]
12.0.AM: Trace Attempt  1	[0,03 s]
12.0.AM: Trace Attempt  2	[0,03 s]
12.0.AM: Trace Attempt  3	[0,03 s]
12.0.AM: Trace Attempt  1	[0,19 s]
12.0.AM: Trace Attempt  2	[0,19 s]
12.0.N: Proofgrid shell started at 20673@optmaS1(local) jg_23313_optmaS1_69
12.0.AM: Trace Attempt  3	[0,20 s]
12.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.N: Last scan. Per property time limit: 0s
12.0.N: Starting proof for property "property:18"	[0,00 s].
12.0.N: Trace Attempt  1	[0,00 s]
12.0.N: Trace Attempt  2	[0,00 s]
12.0.N: Trace Attempt  2	[0,01 s]
12.0.N: Trace Attempt  3	[0,01 s]
12.0.N: Trace Attempt  3	[0,02 s]
12.0.N: Trace Attempt  4	[0,02 s]
12.0.N: Trace Attempt  5	[0,02 s]
12.0.N: Trace Attempt  5	[0,03 s]
12.0.AM: Trace Attempt  1	[0,45 s]
12.0.AM: Trace Attempt  2	[0,45 s]
12.0.AM: Trace Attempt  3	[0,47 s]
12.0.AM: Trace Attempt 24	[9,72 s]
12.0.N: Requesting engine job to stop
12.0.AM: Requesting engine job to stop
INFO (IPF144): 12: Initiating shutdown of proof [9,99]
12.0.AM: A trace with 24 cycles was found. [9,98 s]
INFO (IPF055): 12.0.AM: A counterexample (cex) with 24 cycles was found for the property "property:18" in 9.99 s.
12.0.AM: Stopped processing property "property:18"	[9,99 s].
12.0.AM: All properties determined. [5,65 s]
12.0.AM: Exited with Success (@ 10,01 s)
12: ProofGrid usable level: 0
12.0.N: Stopped processing property "property:18"	[9,79 s].
12.0.N: Trace Attempt 23	[0,38 s]
12.0.N: All properties determined. [5,31 s]
12.0.N: Exited with Success (@ 10,03 s)
12: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.31        9.78        0.00       96.94 %
     AM        0.10        9.99        0.00       99.01 %
    all        0.20        9.89        0.00       97.98 %

    Data read    : 15.67 kiB
    Data written : 1.45 kiB

12: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 12
[formal] % visualize -violation -property formal::property:18 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:18".
cex
[formal] % include {run_formal_functional_reqs.tcl}
%% proc run_checks_with_disturber {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "disturber"
    clock clk
    reset rst
    #TODO:Remove this constraint
    assume -env i_consume
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "disturber"
}
%% 
%% proc run_checks_with_post_syndrome {N K RS_GF} {
    clear -all
    run_design_compilation $N $K $RS_GF "syndrome"
    clock clk
    reset rst
    set TWO_TIMES_T [expr {$N - $K}]
    rs_decoder_consume_checks
    rs_decoder_stall_checks $TWO_TIMES_T
    rs_decoder_reset_checks $N $TWO_TIMES_T
    rs_decoder_codeword_check $N $K $TWO_TIMES_T "syndrome"
}
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% source requirements.itcl
%% source compilation.itcl
INFO (IPF121): Cleared environment completely for new design analysis.
%% source procs.itcl
%% 
%% set params [get_parameters]
{7 3 RS_GF_8}
%% 
%% foreach param $params {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    
    #run_checks_with_disturber $N $K $RS_GF
    run_checks_with_post_syndrome $N $K $RS_GF
}
INFO (IPF121): Cleared environment completely for new design analysis.
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_decoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_decoder.vhd(22): analyzing entity 'rs_decoder'
[INFO (VHDL-1010)] ../../rtl/rs_decoder.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/d_sync_flop.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/d_sync_flop.vhd(11): analyzing entity 'sync_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/d_sync_flop.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/no_rst_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/no_rst_dff.vhd(4): analyzing entity 'no_rst_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/no_rst_dff.vhd(15): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/config_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/config_dff_array.vhd(13): analyzing entity 'config_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/config_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_dff_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_dff_array.vhd(13): analyzing entity 'sync_dff_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_dff_array.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo_array.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): analyzing entity 'reg_fifo_array'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo_array.vhd(52): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/reg_fifo.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/reg_fifo.vhd(28): analyzing entity 'reg_fifo'
[INFO (VHDL-1010)] ../../../generic_components/rtl/reg_fifo.vhd(50): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_counter.vhd(5): analyzing entity 'up_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_counter.vhd(17): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/flop_cascade.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/flop_cascade.vhd(7): analyzing entity 'flop_cascade'
[INFO (VHDL-1010)] ../../../generic_components/rtl/flop_cascade.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_inverse.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_inverse.vhd(15): analyzing entity 'rs_inverse'
[INFO (VHDL-1010)] ../../rtl/rs_inverse.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier_core.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier_core.vhd(11): analyzing entity 'rs_full_multiplier_core'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier_core.vhd(22): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_full_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_full_multiplier.vhd(14): analyzing entity 'rs_full_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_full_multiplier.vhd(26): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_reduce_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_reduce_adder.vhd(14): analyzing entity 'rs_reduce_adder'
[INFO (VHDL-1010)] ../../rtl/rs_reduce_adder.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_berlekamp_massey.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(5): analyzing entity 'rs_berlekamp_massey_control'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(25): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(143): analyzing entity 'register_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(153): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(183): analyzing entity 'register_feedback_shifter'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(194): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(233): analyzing entity 'rs_berlekamp_massey_unit'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(252): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_berlekamp_massey.vhd(473): analyzing entity 'rs_berlekamp_massey'
[INFO (VHDL-1010)] ../../rtl/rs_berlekamp_massey.vhd(492): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien.vhd(14): analyzing entity 'rs_chien'
[INFO (VHDL-1010)] ../../rtl/rs_chien.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_forney.vhd(13): analyzing entity 'rs_forney'
[INFO (VHDL-1010)] ../../rtl/rs_forney.vhd(30): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_chien_forney.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(12): analyzing entity 'rs_chien_forney'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(38): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_chien_forney.vhd(147): analyzing entity 'rs_chien_forney_control'
[INFO (VHDL-1010)] ../../rtl/rs_chien_forney.vhd(172): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_disturber.vhd(13): analyzing entity 'rs_disturber'
[INFO (VHDL-1010)] rtl/rs_disturber.vhd(47): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_codec_with_disturber.vhd'
[INFO (VHDL-1012)] rtl/rs_codec_with_disturber.vhd(10): analyzing entity 'rs_codec_with_disturber'
[INFO (VHDL-1010)] rtl/rs_codec_with_disturber.vhd(43): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/rs_decoder_plus_syndrome_ii.vhd'
[INFO (VHDL-1012)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): analyzing entity 'rs_decoder_plus_syndrome'
[INFO (VHDL-1010)] rtl/rs_decoder_plus_syndrome_ii.vhd(45): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_decoder.sv'
INFO (ISW003): Top module name is "rs_decoder_plus_syndrome".
[INFO (VHDL-1067)] rtl/rs_decoder_plus_syndrome_ii.vhd(19): executing 'rs_decoder_plus_syndrome(n=7,k=3,rs_gf=rs_gf_8)(behavior)'
[WARN (VHDL-1303)] rtl/rs_decoder_plus_syndrome_ii.vhd(53): using initial value  for 'w_disturb_input' since it is never assigned
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=3,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=3,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=3,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=22)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=2)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_counter.vhd(5): executing 'up_counter(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=3)(arch)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../../rtl/rs_decoder.vhd(22): executing 'rs_decoder(n=7,k=3,rs_gf=rs_gf_8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(6): executing 'rs_syndrome(n=7,k=3,word_length=3,two_times_t=4,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(128): executing 'rs_syndrome_control(n=7,k=3,word_length=3,output_parity_symbols=true)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(165): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_syndrome.vhd(166): creating type property for signal 'r_counter'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=4,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(473): executing 'rs_berlekamp_massey(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(5): executing 'rs_berlekamp_massey_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(32): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(233): executing 'rs_berlekamp_massey_unit(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_berlekamp_massey.vhd(279): creating type property for signal 'r_2l'
[INFO (VHDL-1067)] ../../../generic_components/rtl/config_dff_array.vhd(13): executing 'config_dff_array(num_of_elements=4,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/d_sync_flop.vhd(11): executing 'sync_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(143): executing 'register_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier.vhd(14): executing 'rs_full_multiplier(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_full_multiplier_core.vhd(11): executing 'rs_full_multiplier_core(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=3,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_inverse.vhd(15): executing 'rs_inverse(word_length=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_berlekamp_massey.vhd(183): executing 'register_feedback_shifter(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/sync_dff_array.vhd(13): executing 'sync_dff_array(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=3,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo_array.vhd(30): executing 'reg_fifo_array(array_width=2,num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(57): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(58): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo_array.vhd(61): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(12): executing 'rs_chien_forney(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/no_rst_dff.vhd(4): executing 'no_rst_dff(word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien.vhd(14): executing 'rs_chien(word_length=3,t=2)(behavioral)'
[WARN (VHDL-1129)] ../../rtl/rs_chien.vhd(39): initial value for signal ignored
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=2,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_reduce_adder.vhd(14): executing 'rs_reduce_adder(num_of_elements=1,word_length=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_forney.vhd(13): executing 'rs_forney(word_length=3,t=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_chien_forney.vhd(147): executing 'rs_chien_forney_control(word_length=3,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_chien_forney.vhd(189): creating type property for signal 'r_state'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=23,o_full_minus_one=true)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(55): creating type property for signal 'r_WR_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(56): creating type property for signal 'r_RD_INDEX'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
[INFO (VHDL-1067)] ../../../generic_components/rtl/reg_fifo.vhd(28): executing 'reg_fifo(word_length=3,num_of_elements=4)(behavioral)'
[INFO (VHDL-9046)] ../../../generic_components/rtl/reg_fifo.vhd(59): creating type property for signal 'r_FIFO_COUNT'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPM004): The name "property:0" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.r_flop or o_error".
INFO (IPM004): The name "property:1" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:1" is assigned to cover "not i_consume and o_valid |=> $past(DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop) = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.r_flop or o_error".
INFO (IPM004): The name "property:2" is assigned to assertion "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:2" is assigned to cover "not i_consume and o_valid |=> $past(DUT.w_symbol_fifo_output) = DUT.w_symbol_fifo_output or o_error".
INFO (IPF036): Starting proof on task: "consume", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 174 of 390 design flops, 0 of 0 design latches, 15 of 51 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.03 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 6
0: ProofGrid is starting event handling
0.0.Hts: Proofgrid shell started at 25589@optmaS1(local) jg_23313_optmaS1_70
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 25588@optmaS1(local) jg_23313_optmaS1_70
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  2	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  3	[0,02 s]
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "cover:1"	[0,00 s].
0.0.N: Trace Attempt  4	[0,02 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 24	[0,11 s]
0.0.Hts: A trace with 24 cycles was found. [0,14 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:1" was covered in 24 cycles in 0.23 s.
0.0.Hts: Stopped processing property "cover:1"	[0,23 s].
0.0.Hts: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Stopped processing property "cover:1"	[0,25 s].
0.0.N: Starting proof for property "cover:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.Hts: Trace Attempt 24	[0,07 s]
0.0.Hts: A trace with 24 cycles was found. [0,11 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:2" was covered in 24 cycles in 0.03 s.
0.0.Hts: Stopped processing property "cover:2"	[0,04 s].
0.0.Hts: Starting proof for property "property:0"	[0,00 s].
0.0.N: Stopped processing property "cover:2"	[0,05 s].
0.0.N: Starting proof for property "property:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,03 s]
0.0.Hts: Trace Attempt 30	[0,19 s]
0.0.Hts: Stopped processing property "property:0"	[0,21 s].
0.0.Hts: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Stopped processing property "property:0"	[0,22 s].
0.0.N: Starting proof for property "cover:0"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 24	[0,15 s]
0.0.Hts: A trace with 24 cycles was found. [0,17 s]
INFO (IPF047): 0.0.Hts: The cover property "cover:0" was covered in 24 cycles in 0.18 s.
0.0.Hts: Stopped processing property "cover:0"	[0,19 s].
0.0.Hts: Starting proof for property "property:1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,01 s]
0.0.Hts: Trace Attempt  2	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  4	[0,01 s]
0.0.Hts: Trace Attempt  5	[0,01 s]
0.0.N: Stopped processing property "cover:0"	[0,20 s].
0.0.N: Starting proof for property "property:1"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Trace Attempt  2	[0,00 s]
0.0.N: Trace Attempt  3	[0,00 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.N: Trace Attempt  4	[0,01 s]
0.0.N: Trace Attempt  5	[0,01 s]
0: ProofGrid usable level: 2
0.0.N: Trace Attempt  5	[0,02 s]
0.0.Hts: Trace Attempt 30	[0,14 s]
0.0.Hts: Stopped processing property "property:1"	[0,15 s].
0.0.Hts: Last scan. Per property time limit: 0s
0.0.Hts: Starting proof for property "property:2"	[0,00 s].
0.0.N: Stopped processing property "property:1"	[0,14 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "property:2"	[0,00 s].
0.0.N: Trace Attempt  1	[0,01 s]
0.0.N: Trace Attempt  2	[0,01 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  1	[0,02 s]
0.0.Hts: Trace Attempt  2	[0,02 s]
0.0.N: Trace Attempt  3	[0,01 s]
0.0.Hts: Trace Attempt  3	[0,02 s]
0.0.Hts: Trace Attempt  4	[0,02 s]
0.0.Hts: Trace Attempt  5	[0,02 s]
0.0.N: Trace Attempt  4	[0,02 s]
0.0.N: Trace Attempt  5	[0,02 s]
0.0.N: Trace Attempt  5	[0,03 s]
0: ProofGrid usable level: 1
0.0.Hts: Trace Attempt 30	[0,97 s]
0.0.Hts: Stopped processing property "property:2"	[1,83 s].
0.0.N: Requesting engine job to stop
0.0.Hts: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [2,69]
0.0.Hts: Interrupted. [1,09 s]
0.0.Hts: Exited with Success (@ 2,71 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "property:2"	[1,84 s].
0.0.N: Trace Attempt 25	[1,81 s]
0.0.N: Interrupted. [1,18 s]
0.0.N: Exited with Success (@ 2,73 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.27        2.68        0.00       90.85 %
    Hts        0.25        2.69        0.00       91.52 %
    all        0.26        2.69        0.00       91.18 %

    Data read    : 30.57 kiB
    Data written : 2.71 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "consume" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 3 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task consume'. expected: ''
0,0 seconds
INFO (IPM033): The name "cover:3" is assigned to cover "not DUT.i_valid and  (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)".
INFO (IPM004): The name "property:3" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL)  |=> $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter)".
INFO (IPM004): The name "property:4" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:5" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:6" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPM004): The name "property:7" is assigned to assertion "not DUT.i_valid and (DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME or  DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = STALL) |=> ##1  $stable(DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.r_dff)".
INFO (IPF036): Starting proof on task: "stall", 6 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.001s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.N: Proof Simplification Iteration 4	[0.00 s]
1.0.N: Proof Simplification Iteration 5	[0.00 s]
1.0.N: Proof Simplification Iteration 6	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,01 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.Tri: Proofgrid shell started at 25676@optmaS1(local) jg_23313_optmaS1_71
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proofgrid shell started at 25675@optmaS1(local) jg_23313_optmaS1_71
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "property:5"	[0,00 s].
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Trace Attempt  3	[0,03 s]
1.0.N: Trace Attempt  3	[0,04 s]
1.0.N: Trace Attempt  4	[0,04 s]
1.0.N: Trace Attempt  4	[0,04 s]
1.0.N: Trace Attempt  5	[0,05 s]
1.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Tri: Starting proof for property "property:5"	[0,00 s].
1.0.N: Trace Attempt  1	[0,06 s]
1.0.N: Trace Attempt  2	[0,06 s]
1.0.N: Trace Attempt  3	[0,06 s]
1.0.N: Trace Attempt  4	[0,06 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,08 s]
INFO (IPF057): 1.0.N: The property "property:5" was proven in 0.09 s.
1.0.N: Stopped processing property "property:5"	[0,09 s].
1.0.N: Starting proof for property "property:7"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.Tri: Stopped processing property "property:5"	[0,05 s].
1.0.Tri: Starting proof for property "property:7"	[0,00 s].
1.0.Tri: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,04 s]
1.0.N: Trace Attempt  2	[0,04 s]
1.0.N: Trace Attempt  3	[0,04 s]
1.0.N: Trace Attempt  4	[0,04 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,04 s]
INFO (IPF057): 1.0.N: The property "property:7" was proven in 0.04 s.
1.0.N: Stopped processing property "property:7"	[0,05 s].
1.0.N: Starting proof for property "cover:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: A trace with 2 cycles was found. [0,01 s]
INFO (IPF047): 1.0.N: The cover property "cover:3" was covered in 2 cycles in 0.01 s.
1.0.N: Stopped processing property "cover:3"	[0,01 s].
1.0.N: Starting proof for property "property:3"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:3" was proven in 0.03 s.
1.0.N: Stopped processing property "property:3"	[0,03 s].
1.0.N: Starting proof for property "property:4"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,03 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:4" was proven in 0.03 s.
1.0.N: Stopped processing property "property:4"	[0,03 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "property:6"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  1	[0,03 s]
1.0.N: Trace Attempt  2	[0,03 s]
1.0.N: Trace Attempt  3	[0,03 s]
1.0.N: Trace Attempt  4	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Requesting engine job to stop
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0,26]
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "property:6" was proven in 0.03 s.
1.0.N: Stopped processing property "property:6"	[0,04 s].
1.0.N: All properties determined. [0,05 s]
1.0.N: Exited with Success (@ 0,26 s)
1: ProofGrid usable level: 0
1.0.Tri: Stopped processing property "property:7"	[0,20 s].
1.0.Tri: All properties determined. [0,00 s]
1.0.Tri: Exited with Success (@ 0,33 s)
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        0.24        0.00       56.33 %
    Tri        0.15        0.26        0.00       63.21 %
    all        0.17        0.25        0.00       59.70 %

    Data read    : 6.57 kiB
    Data written : 1.91 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "stall" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 5
                  - proven                    : 5 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task stall'. expected: ''
0,0 seconds
INFO (IPM004): The name "property:8" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:9" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:10" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:11" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME or 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT |-> 
                          DUT.RS_SYNDROME_INST.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.w_feedback = $past(DUT.i_symbol)".
INFO (IPM004): The name "property:12" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = START_SYNDROME ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:13" is assigned to assertion "DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = REGISTER_RESULT ##1
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_state = COMPUTE_SYNDROME |-> 
            DUT.RS_SYNDROME_INST.RS_SYNDROME_CONTROL_INST.r_counter = 1".
INFO (IPM004): The name "property:14" is assigned to assertion "DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = END_BM ##1 (DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = START_BM or DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_CONTROL_INST.r_state = WAIT_FOR_SYNDROME) |-> DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome = $past(DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.i_syndrome) and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_first_syndrome = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_syndrome_shifter = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_2l = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_discrepancy = 1 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_connection_shifter(1) = 1  and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_location_poly = 0 and DUT.RS_BERLEKAMP_MASSEY_INST.RS_BERLEKAMP_MASSEY_UNIT_INST.r_value_poly = 0".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:15" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_INST.i_terms".
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM004): The name "property:16" is assigned to assertion "DUT.RS_CHIEN_FORNEY_INST.RS_CHIEN_FORNEY_CONTROL_INST.r_state = (WAIT_FOR_EUCLIDEAN_TERMS or (END_CHIEN_FORNEY and i_consume)) |-> DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.w_selector = DUT.RS_CHIEN_FORNEY_INST.RS_FORNEY_INST.i_terms".
INFO (IPF036): Starting proof on task: "reset", 9 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0.001s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.N: Proof Simplification Iteration 2	[0.00 s]
2.0.N: Proof Simplification Iteration 3	[0.00 s]
2.0.N: Proof Simplification Iteration 4	[0.00 s]
2.0.N: Proof Simplification Iteration 5	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,01 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 9
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 25708@optmaS1(local) jg_23313_optmaS1_72
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "property:11"	[0,00 s].
2.0.Tri: Proofgrid shell started at 25709@optmaS1(local) jg_23313_optmaS1_72
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,02 s]
2.0.N: Trace Attempt  4	[0,02 s]
2.0.N: Trace Attempt  5	[0,02 s]
2.0.N: Trace Attempt  1	[0,02 s]
2.0.N: Trace Attempt  2	[0,02 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 2.0.N: The property "property:11" was proven in 0.02 s.
2.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Tri: Starting proof for property "property:13"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.N: Stopped processing property "property:11"	[0,03 s].
2.0.N: Starting proof for property "property:13"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:13" was proven in 0.01 s.
2.0.N: Stopped processing property "property:13"	[0,01 s].
2.0.N: Starting proof for property "property:8"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:8" was proven in 0.01 s.
2.0.N: Stopped processing property "property:8"	[0,01 s].
2.0.N: Starting proof for property "property:9"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:9" was proven in 0.01 s.
2.0.N: Stopped processing property "property:9"	[0,01 s].
2.0.N: Starting proof for property "property:10"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:10" was proven in 0.01 s.
2.0.N: Stopped processing property "property:10"	[0,01 s].
2.0.N: Starting proof for property "property:12"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Trace Attempt  7	[0,01 s]
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:12" was proven in 0.02 s.
2.0.N: Stopped processing property "property:12"	[0,02 s].
2.0.N: Starting proof for property "property:14"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.Tri: Stopped processing property "property:13"	[0,20 s].
2.0.Tri: Starting proof for property "property:14"	[0,00 s].
2.0.Tri: Trace Attempt  1	[0,00 s]
2.0.Tri:    0.03" ---- Launching main thread ----
2.0.Tri:    0.27" ---- Launching abstraction thread ----
2.0.Tri:    0.29" ---- Launching multi-phase simplification thread ----
2.0.Tri:    0.32" ---- Launching main thread ----
2.0.Tri:    0.44" ---- Launching abstraction thread ----
2.0.Tri:    0.45" ---- Launching multi-phase simplification thread ----
2.0.N: Trace Attempt  1	[0,61 s]
2.0.N: Trace Attempt  2	[0,61 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,62 s]
INFO (IPF057): 2.0.N: The property "property:14" was proven in 0.62 s.
2.0.N: Stopped processing property "property:14"	[0,62 s].
2.0.N: Starting proof for property "property:15"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:15" was proven in 0.01 s.
2.0.N: Stopped processing property "property:15"	[0,01 s].
2.0.N: Last scan. Per property time limit: 0s
2.0.N: Starting proof for property "property:16"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,00 s]
2.0.N: Trace Attempt  4	[0,00 s]
2.0.N: Trace Attempt  5	[0,00 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,74]
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "property:16" was proven in 0.01 s.
2.0.N: Stopped processing property "property:16"	[0,01 s].
2.0.N: All properties determined. [0,32 s]
2.0.Tri: Trace Attempt  2	[0,58 s]
2.0.N: Exited with Success (@ 0,81 s)
2: ProofGrid usable level: 0
2.0.Tri: Trace Attempt  3	[0,58 s]
2.0.Tri: Trace Attempt  4	[0,58 s]
2.0.Tri: Trace Attempt  5	[0,58 s]
2.0.Tri: Stopped processing property "property:14"	[0,58 s].
2.0.Tri: Trace Attempt  7	[0,58 s]
2.0.Tri: All properties determined. [0,00 s]
2.0.Tri: Exited with Success (@ 0,81 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.74        0.00       80.93 %
    Tri        0.18        0.73        0.00       80.11 %
    all        0.18        0.73        0.00       80.52 %

    Data read    : 9.59 kiB
    Data written : 2.36 kiB

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 9
                  - proven                    : 9 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task reset'. expected: ''
0,0 seconds
INFO (IPM005): The name "formal::assume:0" is assigned to assumption "i_consume".
INFO (IPM005): The name "formal::assume:1" is assigned to assumption "i_start_codeword".
INFO (IPM005): The name "formal::assume:2" is assigned to assumption "i_start_codeword |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:3" is assigned to assumption "not (i_start_codeword) |=> not (i_start_codeword)".
INFO (IPM005): The name "formal::assume:4" is assigned to assumption "i_start_codeword |-> not i_end_codeword [*6] ##1 i_end_codeword".
INFO (IPM005): The name "formal::assume:5" is assigned to assumption "i_start_codeword |-> i_valid [*7]".
INFO (IPM005): The name "formal::assume:6" is assigned to assumption "i_end_codeword |=> not (i_valid)".
INFO (IPM005): The name "formal::assume:7" is assigned to assumption "not (i_valid) |=> not (i_valid)".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0.004s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.00 s]
3.0.N: Proof Simplification Iteration 4	[0.01 s]
3.0.N: Proof Simplification Iteration 5	[0.02 s]
3.0.N: Proof Simplification Iteration 6	[0.02 s]
3.0.N: Proof Simplification Iteration 7	[0.03 s]
3.0.N: Proof Simplification Iteration 8	[0.03 s]
3.0.N: Proof Simplification Iteration 9	[0.03 s]
3.0.N: Proof Simplification Iteration 10	[0.03 s]
3.0.N: Proof Simplification Iteration 11	[0.03 s]
3.0.N: Proof Simplification Iteration 12	[0.04 s]
3.0.N: Proof Simplification Iteration 13	[0.04 s]
3.0.PRE: Proof Simplification completed in 0,03 s
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 1
3: ProofGrid is starting event handling
3.0.N: Proofgrid shell started at 25822@optmaS1(local) jg_23313_optmaS1_73
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.N: Trace Attempt  1	[0,04 s]
3.0.N: Trace Attempt  2	[0,04 s]
3.0.N: Trace Attempt  3	[0,04 s]
3.0.N: Trace Attempt  3	[0,06 s]
3.0.N: Trace Attempt  4	[0,07 s]
3.0.N: Trace Attempt  5	[0,07 s]
3.0.N: Trace Attempt  5	[0,09 s]
3.0.B: Proofgrid shell started at 25823@optmaS1(local) jg_23313_optmaS1_73
3.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Last scan. Per property time limit: 0s
3.0.B: Starting proof for property "formal_req_cov_0"	[0,00 s].
3.0.B: Trace Attempt  1	[0,01 s]
3.0.B: Trace Attempt  2	[0,02 s]
3.0.B: Trace Attempt  3	[0,03 s]
3.0.B: Trace Attempt  4	[0,04 s]
3.0.B: Trace Attempt  5	[0,06 s]
3.0.N: Requesting engine job to stop
3.0.B: Requesting engine job to stop
INFO (IPF144): 3: Initiating shutdown of proof [0,51]
3.0.B: Trace Attempt 23	[0,33 s]
3.0.B: A trace with 23 cycles was found. [0,40 s]
INFO (IPF047): 3.0.B: The cover property "formal_req_cov_0" was covered in 23 cycles in 0.40 s.
3.0.B: Stopped processing property "formal_req_cov_0"	[0,41 s].
3.0.B: All properties determined. [0,10 s]
3.0.B: Exited with Success (@ 0,54 s)
3: ProofGrid usable level: 0
3.0.N: Stopped processing property "formal_req_cov_0"	[0,54 s].
3.0.N: Trace Attempt 18	[0,44 s]
3.0.N: All properties determined. [0,13 s]
3.0.N: Exited with Success (@ 0,57 s)
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.51        0.00       82.61 %
      B        0.21        0.40        0.00       65.60 %
    all        0.16        0.45        0.00       74.15 %

    Data read    : 15.30 kiB
    Data written : 1.44 kiB

3: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 3

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPM004): The name "property:17" is assigned to assertion " o_syndrome = 0 and w_consume_error and w_error_counter = 0 |-> w_empty_erroneous_symbol".
INFO (IPM004): The name "property:18" is assigned to assertion " o_syndrome = 0 and w_consume_error and w_error_counter = 1 |-> w_erroneous_symbol = o_symbol".
INFO (IPM004): The name "property:19" is assigned to assertion " o_syndrome = 0 and w_consume_error and w_error_counter = 2 |-> w_erroneous_symbol = o_symbol".
INFO (IPM004): The name "property:20" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:21" is assigned to assertion "o_syndrome = 0 and w_error_counter = 0 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input = 0".
INFO (IPM004): The name "property:22" is assigned to assertion "o_syndrome = 0 and w_error_counter = 1 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
INFO (IPM004): The name "property:23" is assigned to assertion "o_syndrome = 0 and w_error_counter = 2 and DUT.w_syndrome_valid |-> DUT.w_syndrome_fifo_input /= 0".
WARNING (WCD001): The command "set_proof_time_limit" has been deprecated. Use "set_prove_time_limit" instead.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 4:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
4: Using multistage preprocessing
4: Starting reduce
4: Finished reduce in 0.004s
4.0.PRE: Performing Proof Simplification...
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Proof Simplification Iteration 1	[0.00 s]
4.0.N: Proof Simplification Iteration 2	[0.00 s]
4.0.N: Proof Simplification Iteration 3	[0.00 s]
4.0.N: Proof Simplification Iteration 4	[0.01 s]
4.0.N: Proof Simplification Iteration 5	[0.01 s]
4.0.N: Proof Simplification Iteration 6	[0.02 s]
4.0.N: Proof Simplification Iteration 7	[0.02 s]
4.0.N: Proof Simplification Iteration 8	[0.03 s]
4.0.N: Proof Simplification Iteration 9	[0.03 s]
4.0.N: Proof Simplification Iteration 10	[0.03 s]
4.0.N: Proof Simplification Iteration 11	[0.04 s]
4.0.N: Proof Simplification Iteration 12	[0.04 s]
4.0.N: Proof Simplification Iteration 13	[0.04 s]
4.0.PRE: Proof Simplification completed in 0,05 s
4: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
4: =============================== ProofGrid start ===============================
4: ProofGrid usable level: 1
4: ProofGrid is starting event handling
4.0.N: Proofgrid shell started at 25874@optmaS1(local) jg_23313_optmaS1_74
4.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.N: Last scan. Per property time limit: 0s
4.0.N: Starting proof for property "formal_req_2"	[0,00 s].
4.0.AM: Proofgrid shell started at 25875@optmaS1(local) jg_23313_optmaS1_74
4.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.AM: Last scan. Per property time limit: 0s
4.0.AM: Starting proof for property "formal_req_2"	[0,00 s].
4.0.AM: Trace Attempt  1	[0,00 s]
4.0.AM: Trace Attempt  1	[0,00 s]
4.0.AM: Trace Attempt  2	[0,01 s]
4.0.AM: Trace Attempt  3	[0,02 s]
4.0.N: Trace Attempt  1	[0,04 s]
4.0.N: Trace Attempt  2	[0,05 s]
4.0.N: Trace Attempt  3	[0,05 s]
4.0.AM: Trace Attempt  1	[0,02 s]
4.0.AM: Trace Attempt  2	[0,02 s]
4.0.AM: Trace Attempt  3	[0,02 s]
4.0.N: Trace Attempt  3	[0,05 s]
4.0.AM: Trace Attempt  4	[0,04 s]
4.0.N: Trace Attempt  4	[0,06 s]
4.0.N: Trace Attempt  5	[0,06 s]
4.0.AM: Trace Attempt  5	[0,04 s]
4.0.N: Trace Attempt  5	[0,07 s]
4.0.AM: Trace Attempt  1	[0,08 s]
4.0.AM: Trace Attempt  2	[0,08 s]
4.0.AM: Trace Attempt  3	[0,10 s]
4.0.AM: Trace Attempt  1	[0,26 s]
4.0.AM: Trace Attempt  2	[0,26 s]
4.0.AM: Trace Attempt  3	[0,28 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 4: Initiating shutdown of proof [1,14]
4.0.AM: Stopped processing property "formal_req_2"	[1,12 s].
4.0.AM: Trace Attempt 23	[0,60 s]
4.0.AM: Interrupted. [0,61 s]
4.0.AM: Exited with Success (@ 1,17 s)
4.0.N: Stopped processing property "formal_req_2"	[1,16 s].
4.0.N: Trace Attempt 23	[0,41 s]
4.0.N: Interrupted. [0,62 s]
4.0.N: Exited with Success (@ 1,20 s)
4: ProofGrid usable level: 0
4: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        1.18        0.00       89.63 %
     AM        0.17        1.12        0.00       87.06 %
    all        0.15        1.15        0.00       88.36 %

    Data read    : 4.32 kiB
    Data written : 1.49 kiB

4: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 5:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
5: Using multistage preprocessing
5: Starting reduce
5: Finished reduce in 0.004s
5.0.PRE: Performing Proof Simplification...
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Proof Simplification Iteration 1	[0.00 s]
5.0.N: Proof Simplification Iteration 2	[0.01 s]
5.0.N: Proof Simplification Iteration 3	[0.02 s]
5.0.N: Proof Simplification Iteration 4	[0.03 s]
5.0.N: Proof Simplification Iteration 5	[0.04 s]
5.0.N: Proof Simplification Iteration 6	[0.04 s]
5.0.N: Proof Simplification Iteration 7	[0.05 s]
5.0.N: Proof Simplification Iteration 8	[0.06 s]
5.0.N: Proof Simplification Iteration 9	[0.06 s]
5.0.N: Proof Simplification Iteration 10	[0.07 s]
5.0.N: Proof Simplification Iteration 11	[0.08 s]
5.0.N: Proof Simplification Iteration 12	[0.09 s]
5.0.N: Proof Simplification Iteration 13	[0.09 s]
5.0.PRE: Proof Simplification completed in 0,03 s
5: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
5: =============================== ProofGrid start ===============================
5: ProofGrid usable level: 1
5: ProofGrid is starting event handling
5.0.N: Proofgrid shell started at 26000@optmaS1(local) jg_23313_optmaS1_75
5.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.N: Last scan. Per property time limit: 0s
5.0.N: Starting proof for property "formal_req_3"	[0,00 s].
5.0.N: Trace Attempt  1	[0,01 s]
5.0.N: Trace Attempt  2	[0,01 s]
5.0.AM: Proofgrid shell started at 26001@optmaS1(local) jg_23313_optmaS1_75
5.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.AM: Last scan. Per property time limit: 0s
5.0.AM: Starting proof for property "formal_req_3"	[0,00 s].
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  1	[0,00 s]
5.0.AM: Trace Attempt  2	[0,00 s]
5.0.AM: Trace Attempt  1	[0,01 s]
5.0.AM: Trace Attempt  2	[0,01 s]
5.0.AM: Trace Attempt  3	[0,01 s]
5.0.N: Trace Attempt  2	[0,03 s]
5.0.AM: Trace Attempt  4	[0,02 s]
5.0.AM: Trace Attempt  5	[0,03 s]
5.0.N: Trace Attempt  3	[0,04 s]
5.0.N: Trace Attempt  4	[0,04 s]
5.0.N: Trace Attempt  4	[0,05 s]
5.0.AM: Trace Attempt  1	[0,04 s]
5.0.AM: Trace Attempt  2	[0,04 s]
5.0.N: Trace Attempt  5	[0,06 s]
5.0.AM: Trace Attempt  3	[0,05 s]
5.0.AM: Trace Attempt  1	[0,19 s]
5.0.AM: Trace Attempt  2	[0,19 s]
5.0.AM: Trace Attempt  3	[0,20 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 5: Initiating shutdown of proof [0,62]
5.0.N: Stopped processing property "formal_req_3"	[0,63 s].
5.0.N: Trace Attempt 23	[0,38 s]
5.0.N: Interrupted. [0,35 s]
5.0.N: Exited with Success (@ 0,64 s)
5.0.AM: Stopped processing property "formal_req_3"	[0,62 s].
5.0.AM: Trace Attempt 23	[0,60 s]
5.0.AM: Interrupted. [0,28 s]
5.0.AM: Exited with Success (@ 0,71 s)
5: ProofGrid usable level: 0
5: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.63        0.00       86.22 %
     AM        0.11        0.63        0.00       85.22 %
    all        0.11        0.63        0.00       85.72 %

    Data read    : 4.04 kiB
    Data written : 1.50 kiB

5: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 6:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
6: Using multistage preprocessing
6: Starting reduce
6: Finished reduce in 0.004s
6.0.PRE: Performing Proof Simplification...
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Proof Simplification Iteration 1	[0.00 s]
6.0.N: Proof Simplification Iteration 2	[0.01 s]
6.0.N: Proof Simplification Iteration 3	[0.02 s]
6.0.N: Proof Simplification Iteration 4	[0.03 s]
6.0.N: Proof Simplification Iteration 5	[0.05 s]
6.0.N: Proof Simplification Iteration 6	[0.06 s]
6.0.N: Proof Simplification Iteration 7	[0.07 s]
6.0.N: Proof Simplification Iteration 8	[0.07 s]
6.0.N: Proof Simplification Iteration 9	[0.07 s]
6.0.N: Proof Simplification Iteration 10	[0.07 s]
6.0.N: Proof Simplification Iteration 11	[0.08 s]
6.0.N: Proof Simplification Iteration 12	[0.08 s]
6.0.N: Proof Simplification Iteration 13	[0.08 s]
6.0.PRE: Proof Simplification completed in 0,03 s
6: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
6: =============================== ProofGrid start ===============================
6: ProofGrid usable level: 1
6: ProofGrid is starting event handling
6.0.N: Proofgrid shell started at 26045@optmaS1(local) jg_23313_optmaS1_76
6.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.N: Last scan. Per property time limit: 0s
6.0.N: Starting proof for property "formal_req_4"	[0,00 s].
6.0.N: Trace Attempt  1	[0,00 s]
6.0.N: Trace Attempt  2	[0,00 s]
6.0.N: Trace Attempt  3	[0,00 s]
6.0.N: Trace Attempt  3	[0,01 s]
6.0.N: Trace Attempt  4	[0,01 s]
6.0.N: Trace Attempt  5	[0,01 s]
6.0.N: Trace Attempt  5	[0,02 s]
6.0.AM: Proofgrid shell started at 26046@optmaS1(local) jg_23313_optmaS1_76
6.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.AM: Last scan. Per property time limit: 0s
6.0.AM: Starting proof for property "formal_req_4"	[0,00 s].
6.0.AM: Trace Attempt  1	[0,01 s]
6.0.AM: Trace Attempt  1	[0,03 s]
6.0.AM: Trace Attempt  2	[0,03 s]
6.0.AM: Trace Attempt  3	[0,05 s]
6.0.AM: Trace Attempt  1	[0,06 s]
6.0.AM: Trace Attempt  2	[0,06 s]
6.0.AM: Trace Attempt  3	[0,07 s]
6.0.AM: Trace Attempt  4	[0,09 s]
6.0.AM: Trace Attempt  5	[0,09 s]
6.0.AM: Trace Attempt  1	[0,12 s]
6.0.AM: Trace Attempt  2	[0,13 s]
6.0.AM: Trace Attempt  3	[0,15 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 6: Initiating shutdown of proof [0,55]
6.0.AM: Stopped processing property "formal_req_4"	[0,33 s].
6.0.AM: Trace Attempt 15	[0,33 s]
6.0.AM: Interrupted. [0,13 s]
6.0.AM: Exited with Success (@ 0,57 s)
6.0.N: Stopped processing property "formal_req_4"	[0,57 s].
6.0.N: Trace Attempt 23	[0,44 s]
6.0.N: Interrupted. [0,31 s]
6.0.N: Exited with Success (@ 0,64 s)
6: ProofGrid usable level: 0
6: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.59        0.00       86.77 %
     AM        0.30        0.34        0.00       53.08 %
    all        0.19        0.47        0.00       70.54 %

    Data read    : 3.44 kiB
    Data written : 1.39 kiB

6: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 7:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
7: Using multistage preprocessing
7: Starting reduce
7: Finished reduce in 0.005s
7.0.PRE: Performing Proof Simplification...
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Proof Simplification Iteration 1	[0.00 s]
7.0.N: Proof Simplification Iteration 2	[0.00 s]
7.0.N: Proof Simplification Iteration 3	[0.01 s]
7.0.N: Proof Simplification Iteration 4	[0.01 s]
7.0.N: Proof Simplification Iteration 5	[0.01 s]
7.0.N: Proof Simplification Iteration 6	[0.02 s]
7.0.N: Proof Simplification Iteration 7	[0.02 s]
7.0.N: Proof Simplification Iteration 8	[0.03 s]
7.0.N: Proof Simplification Iteration 9	[0.03 s]
7.0.N: Proof Simplification Iteration 10	[0.04 s]
7.0.N: Proof Simplification Iteration 11	[0.04 s]
7.0.N: Proof Simplification Iteration 12	[0.05 s]
7.0.N: Proof Simplification Iteration 13	[0.05 s]
7.0.PRE: Proof Simplification completed in 0,04 s
7: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
7: =============================== ProofGrid start ===============================
7: ProofGrid usable level: 1
7: ProofGrid is starting event handling
7.0.N: Proofgrid shell started at 26094@optmaS1(local) jg_23313_optmaS1_77
7.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.N: Last scan. Per property time limit: 0s
7.0.N: Starting proof for property "formal_req_1"	[0,00 s].
7.0.N: Trace Attempt  1	[0,00 s]
7.0.N: Trace Attempt  2	[0,01 s]
7.0.N: Trace Attempt  3	[0,01 s]
7.0.N: Trace Attempt  3	[0,01 s]
7.0.N: Trace Attempt  4	[0,02 s]
7.0.N: Trace Attempt  5	[0,02 s]
7.0.N: Trace Attempt  5	[0,03 s]
7.0.AM: Proofgrid shell started at 26095@optmaS1(local) jg_23313_optmaS1_77
7.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.AM: Last scan. Per property time limit: 0s
7.0.AM: Starting proof for property "formal_req_1"	[0,00 s].
7.0.AM: Trace Attempt  1	[0,00 s]
7.0.AM: Trace Attempt  1	[0,01 s]
7.0.AM: Trace Attempt  2	[0,01 s]
7.0.AM: Trace Attempt  3	[0,03 s]
7.0.AM: Trace Attempt  1	[0,04 s]
7.0.AM: Trace Attempt  2	[0,04 s]
7.0.AM: Trace Attempt  3	[0,05 s]
7.0.AM: Trace Attempt  4	[0,06 s]
7.0.AM: Trace Attempt  5	[0,07 s]
7.0.AM: Trace Attempt  1	[0,09 s]
7.0.AM: Trace Attempt  2	[0,09 s]
7.0.AM: Trace Attempt  3	[0,10 s]
7.0.AM: Trace Attempt  1	[0,28 s]
7.0.AM: Trace Attempt  2	[0,29 s]
7.0.AM: Trace Attempt  3	[0,30 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 7: Initiating shutdown of proof [1,15]
7.0.AM: Stopped processing property "formal_req_1"	[1,05 s].
7.0.AM: Trace Attempt 23	[0,55 s]
7.0.AM: Interrupted. [0,55 s]
7.0.AM: Exited with Success (@ 1,17 s)
7.0.N: Stopped processing property "formal_req_1"	[1,16 s].
7.0.N: Trace Attempt 23	[0,47 s]
7.0.N: Interrupted. [0,64 s]
7.0.N: Exited with Success (@ 1,19 s)
7: ProofGrid usable level: 0
7: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.22        1.17        0.00       83.85 %
     AM        0.30        1.07        0.00       78.28 %
    all        0.26        1.12        0.00       81.08 %

    Data read    : 4.05 kiB
    Data written : 1.44 kiB

7: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
WARNING (WPM001): No proof is running. Ignoring current command.
Evaluating 'get_property_list -include {status {cex unreachable}} -task formal'. expected: ''
0,0 seconds
[formal] % prove -bg -property {formal::property:17}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 8
INFO (IPF031): Settings used for proof thread 8:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
8: Using multistage preprocessing
8: Starting reduce
8: Finished reduce in 0.001s
8.0.PRE: Performing Proof Simplification...
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Proof Simplification Iteration 1	[0.00 s]
8.0.N: Proof Simplification Iteration 2	[0.00 s]
8.0.N: Proof Simplification Iteration 3	[0.00 s]
8.0.N: Proof Simplification Iteration 4	[0.00 s]
8.0.N: Proof Simplification Iteration 5	[0.00 s]
8.0.N: Proof Simplification Iteration 6	[0.01 s]
8.0.N: Proof Simplification Iteration 7	[0.01 s]
8.0.N: Proof Simplification Iteration 8	[0.01 s]
8.0.N: Proof Simplification Iteration 9	[0.02 s]
8.0.N: Proof Simplification Iteration 10	[0.02 s]
8.0.N: Proof Simplification Iteration 11	[0.03 s]
8.0.N: Proof Simplification Iteration 12	[0.03 s]
8.0.N: Proof Simplification Iteration 13	[0.03 s]
8.0.PRE: Proof Simplification completed in 0,01 s
8: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
8: =============================== ProofGrid start ===============================
8: ProofGrid usable level: 1
8: ProofGrid is starting event handling
8.0.N: Proofgrid shell started at 26376@optmaS1(local) jg_23313_optmaS1_78
8.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.N: Last scan. Per property time limit: 0s
8.0.N: Starting proof for property "property:17"	[0,00 s].
8.0.N: Trace Attempt  1	[0,00 s]
8.0.N: Trace Attempt  2	[0,00 s]
8.0.N: Trace Attempt  2	[0,00 s]
8.0.N: Trace Attempt  3	[0,01 s]
8.0.N: Trace Attempt  3	[0,01 s]
8.0.N: Trace Attempt  4	[0,02 s]
8.0.N: Trace Attempt  5	[0,02 s]
8.0.N: Trace Attempt  5	[0,03 s]
8.0.AM: Proofgrid shell started at 26377@optmaS1(local) jg_23313_optmaS1_78
8.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
8.0.AM: Last scan. Per property time limit: 0s
8.0.AM: Starting proof for property "property:17"	[0,00 s].
8.0.AM: Trace Attempt  1	[0,00 s]
8.0.AM: Trace Attempt  1	[0,01 s]
8.0.AM: Trace Attempt  2	[0,01 s]
8.0.AM: Trace Attempt  3	[0,01 s]
8.0.AM: Trace Attempt  1	[0,01 s]
8.0.AM: Trace Attempt  2	[0,01 s]
8.0.AM: Trace Attempt  3	[0,01 s]
8.0.AM: Trace Attempt  4	[0,01 s]
8.0.AM: Trace Attempt  5	[0,02 s]
8.0.AM: Trace Attempt  1	[0,02 s]
8.0.AM: Trace Attempt  2	[0,02 s]
8.0.AM: Trace Attempt  3	[0,03 s]
8.0.AM: Trace Attempt  5	[0,03 s]
8.0.AM: Validation of fixpoint was successful. Time = 0.00
8.0.N: Requesting engine job to stop
8.0.AM: Requesting engine job to stop
INFO (IPF144): 8: Initiating shutdown of proof [0,10]
8.0.AM: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 8.0.AM: The property "property:17" was proven in 0.03 s.
8.0.AM: Stopped processing property "property:17"	[0,03 s].
8.0.AM: All properties determined. [0,01 s]
8.0.N: Stopped processing property "property:17"	[0,10 s].
8.0.N: Trace Attempt 21	[0,09 s]
8.0.N: All properties determined. [0,03 s]
8.0.AM: Exited with Success (@ 0,10 s)
8: ProofGrid usable level: 0
8.0.N: Exited with Success (@ 0,12 s)
8: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.10        0.00       37.49 %
     AM        0.19        0.04        0.00       15.55 %
    all        0.18        0.07        0.00       27.11 %

    Data read    : 2.65 kiB
    Data written : 1.40 kiB

8: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 8
[formal] % prove -bg -property {formal::property:18}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 9
INFO (IPF031): Settings used for proof thread 9:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
9: Using multistage preprocessing
9: Starting reduce
9: Finished reduce in 0.003s
9.0.PRE: Performing Proof Simplification...
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Proof Simplification Iteration 1	[0.00 s]
9.0.N: Proof Simplification Iteration 2	[0.00 s]
9.0.N: Proof Simplification Iteration 3	[0.00 s]
9.0.N: Proof Simplification Iteration 4	[0.01 s]
9.0.N: Proof Simplification Iteration 5	[0.01 s]
9.0.N: Proof Simplification Iteration 6	[0.01 s]
9.0.N: Proof Simplification Iteration 7	[0.02 s]
9.0.N: Proof Simplification Iteration 8	[0.03 s]
9.0.N: Proof Simplification Iteration 9	[0.03 s]
9.0.N: Proof Simplification Iteration 10	[0.03 s]
9.0.N: Proof Simplification Iteration 11	[0.04 s]
9.0.N: Proof Simplification Iteration 12	[0.04 s]
9.0.N: Proof Simplification Iteration 13	[0.05 s]
9.0.PRE: Proof Simplification completed in 0,03 s
9: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
9: =============================== ProofGrid start ===============================
9: ProofGrid usable level: 1
9: ProofGrid is starting event handling
9.0.AM: Proofgrid shell started at 26442@optmaS1(local) jg_23313_optmaS1_79
9.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.AM: Last scan. Per property time limit: 0s
9.0.AM: Starting proof for property "property:18"	[0,00 s].
9.0.N: Proofgrid shell started at 26441@optmaS1(local) jg_23313_optmaS1_79
9.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.N: Last scan. Per property time limit: 0s
9.0.N: Starting proof for property "property:18"	[0,00 s].
9.0.AM: Trace Attempt  1	[0,03 s]
9.0.N: Trace Attempt  1	[0,00 s]
9.0.N: Trace Attempt  2	[0,01 s]
9.0.AM: Trace Attempt  1	[0,03 s]
9.0.AM: Trace Attempt  2	[0,03 s]
9.0.AM: Trace Attempt  1	[0,03 s]
9.0.AM: Trace Attempt  2	[0,03 s]
9.0.N: Trace Attempt  2	[0,01 s]
9.0.N: Trace Attempt  3	[0,01 s]
9.0.N: Trace Attempt  3	[0,02 s]
9.0.N: Trace Attempt  4	[0,02 s]
9.0.N: Trace Attempt  5	[0,02 s]
9.0.N: Trace Attempt  5	[0,03 s]
9.0.AM: Trace Attempt  3	[0,05 s]
9.0.AM: Trace Attempt  4	[0,06 s]
9.0.AM: Trace Attempt  5	[0,06 s]
9.0.AM: Trace Attempt  1	[0,07 s]
9.0.AM: Trace Attempt  2	[0,07 s]
9.0.AM: Trace Attempt  3	[0,08 s]
9.0.AM: Trace Attempt  1	[0,19 s]
9.0.AM: Trace Attempt  2	[0,19 s]
9.0.AM: Trace Attempt  3	[0,20 s]
9.0.N: Trace Attempt 24	[11,89 s]
9.0.AM: Trace Attempt  1	[12,48 s]
9.0.AM: Trace Attempt  2	[12,48 s]
9.0.AM: Trace Attempt  3	[12,49 s]
9.0.AM: Trace Attempt  4	[12,52 s]
9.0.N: Stopped processing property "property:18"	[22,91 s].
9.0.N: Morphing to B
9.0.N: Trace Attempt 24	[11,94 s]
9.0.N: All properties determined. [0,00 s]
9.0.N: Exited with Success (@ 0,00 s)
9.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.B: Starting proof for property "property:18"	[0,00 s].
9.0.B: Trace Attempt  1	[0,00 s]
9.0.B: Trace Attempt  2	[0,01 s]
9.0.B: Trace Attempt  3	[0,02 s]
9.0.B: Trace Attempt  4	[0,03 s]
9.0.B: Trace Attempt  5	[0,04 s]
9.0.AM: Stopped processing property "property:18"	[23,01 s].
9.0.AM: Morphing to Tri
9.0.AM: Trace Attempt 23	[13,88 s]
9.0.AM: All properties determined. [0,00 s]
9.0.AM: Exited with Success (@ 0,00 s)
9.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
9.0.Tri: Starting proof for property "property:18"	[0,00 s].
9.0.Tri: Trace Attempt  1	[0,00 s]
9.0.Tri:    0.00" ---- Launching main thread ----
9.0.Tri:    0.12" ---- Launching abstraction thread ----
9.0.Tri:    0.13" ---- Launching multi-phase simplification thread ----
9.0.Tri: Trace Attempt  2	[0,42 s]
9.0.Tri: Trace Attempt  3	[0,43 s]
9.0.Tri: Trace Attempt  4	[0,96 s]
9.0.Tri: Trace Attempt  5	[0,98 s]
9.0.Tri:    4.10" Simplification phase 1 complete
9.0.B: Trace Attempt 26	[4,75 s]
9.0.Tri:    5.47" Simplification phase 2 complete
9.0.B: Trace Attempt 28	[8,80 s]
9.0.B: Trace Attempt 30	[10,06 s]
9.0.B: Stopped processing property "property:18"	[10,07 s].
9.0.B: Requesting engine job to stop
9.0.Tri: Requesting engine job to stop
INFO (IPF144): 9: Initiating shutdown of proof [33,01]
9.0.B: Interrupted. [18,80 s]
9.0.Tri: Stopped processing property "property:18"	[10,00 s].
9.0.B: Exited with Success (@ 33,06 s)
9: ProofGrid usable level: 0
9.0.Tri: Trace Attempt 23	[1,96 s]
9.0.Tri: Interrupted. [11,61 s]
9.0.Tri: Exited with Success (@ 33,08 s)
9: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.15       32.95        0.00       99.53 %
    Tri        0.12       32.92        0.00       99.62 %
    all        0.14       32.94        0.00       99.58 %

    Data read    : 8.20 kiB
    Data written : 2.91 kiB

9: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 9
[formal] % prove -bg -property {formal::property:19}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 10
INFO (IPF031): Settings used for proof thread 10:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
10: Using multistage preprocessing
10: Starting reduce
10: Finished reduce in 0.003s
10.0.PRE: Performing Proof Simplification...
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Proof Simplification Iteration 1	[0.00 s]
10.0.N: Proof Simplification Iteration 2	[0.00 s]
10.0.N: Proof Simplification Iteration 3	[0.00 s]
10.0.N: Proof Simplification Iteration 4	[0.00 s]
10.0.N: Proof Simplification Iteration 5	[0.01 s]
10.0.N: Proof Simplification Iteration 6	[0.01 s]
10.0.N: Proof Simplification Iteration 7	[0.01 s]
10.0.N: Proof Simplification Iteration 8	[0.01 s]
10.0.N: Proof Simplification Iteration 9	[0.01 s]
10.0.N: Proof Simplification Iteration 10	[0.01 s]
10.0.N: Proof Simplification Iteration 11	[0.02 s]
10.0.N: Proof Simplification Iteration 12	[0.02 s]
10.0.N: Proof Simplification Iteration 13	[0.02 s]
10.0.PRE: Proof Simplification completed in 0,03 s
10: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
10: =============================== ProofGrid start ===============================
10: ProofGrid usable level: 1
10: ProofGrid is starting event handling
10.0.N: Proofgrid shell started at 27392@optmaS1(local) jg_23313_optmaS1_80
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Last scan. Per property time limit: 0s
10.0.N: Starting proof for property "property:19"	[0,00 s].
10.0.AM: Proofgrid shell started at 27393@optmaS1(local) jg_23313_optmaS1_80
10.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AM: Last scan. Per property time limit: 0s
10.0.AM: Starting proof for property "property:19"	[0,00 s].
10.0.AM: Trace Attempt  1	[0,00 s]
10.0.AM: Trace Attempt  1	[0,00 s]
10.0.AM: Trace Attempt  2	[0,00 s]
10.0.AM: Trace Attempt  3	[0,01 s]
10.0.N: Trace Attempt  1	[0,02 s]
10.0.AM: Trace Attempt  1	[0,01 s]
10.0.AM: Trace Attempt  2	[0,01 s]
10.0.AM: Trace Attempt  3	[0,01 s]
10.0.N: Trace Attempt  2	[0,03 s]
10.0.N: Trace Attempt  3	[0,03 s]
10.0.AM: Trace Attempt  4	[0,02 s]
10.0.N: Trace Attempt  3	[0,03 s]
10.0.AM: Trace Attempt  5	[0,02 s]
10.0.N: Trace Attempt  4	[0,04 s]
10.0.N: Trace Attempt  4	[0,04 s]
10.0.N: Trace Attempt  5	[0,05 s]
10.0.AM: Trace Attempt  1	[0,04 s]
10.0.AM: Trace Attempt  2	[0,04 s]
10.0.AM: Trace Attempt  3	[0,05 s]
10.0.AM: Trace Attempt  4	[0,06 s]
10.0.AM: Trace Attempt  1	[0,73 s]
10.0.AM: Trace Attempt  2	[0,73 s]
10.0.AM: Trace Attempt  3	[0,74 s]
10.0.N: Stopped processing property "property:19"	[25,22 s].
10.0.N: Morphing to B
10.0.N: Trace Attempt 23	[0,45 s]
10.0.N: All properties determined. [0,00 s]
10.0.N: Exited with Success (@ 0,00 s)
10.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.B: Starting proof for property "property:19"	[0,00 s].
10.0.B: Trace Attempt  1	[0,00 s]
10.0.B: Trace Attempt  2	[0,01 s]
10.0.B: Trace Attempt  3	[0,02 s]
10.0.B: Trace Attempt  4	[0,03 s]
10.0.AM: Stopped processing property "property:19"	[25,25 s].
10.0.AM: Morphing to Tri
10.0.AM: Trace Attempt 23	[1,63 s]
10.0.AM: All properties determined. [0,00 s]
10.0.AM: Exited with Success (@ 0,00 s)
10.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.B: Trace Attempt  5	[0,04 s]
10.0.Tri: Starting proof for property "property:19"	[0,00 s].
10.0.Tri: Trace Attempt  1	[0,00 s]
10.0.Tri:    0.01" ---- Launching main thread ----
10.0.Tri:    0.17" ---- Launching abstraction thread ----
10.0.Tri:    0.20" ---- Launching multi-phase simplification thread ----
10.0.Tri: Trace Attempt  2	[0,49 s]
10.0.Tri: Trace Attempt  3	[0,49 s]
10.0.Tri: Trace Attempt  4	[0,70 s]
10.0.Tri: Trace Attempt  5	[0,72 s]
10.0.Tri:    3.69" Simplification phase 1 complete
10.0.Tri:    4.63" Simplification phase 2 complete
10.0.Tri:    8.07" Simplification phase 3 complete
   8.07" ---- Completed simplification thread ----
10.0.Tri:    8.07" ---- Restarting main thread on simplified netlist ----
10.0.Tri:    8.18" ---- Restarting abstraction thread on simplified netlist ----
10.0.B: Stopped processing property "property:19"	[18,40 s].
10.0.B: Morphing to Hts
10.0.B: Trace Attempt 23	[0,23 s]
10.0.B: All properties determined. [0,00 s]
10.0.B: Exited with Success (@ 0,00 s)
10.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.Hts: Starting proof for property "property:19"	[0,00 s].
10.0.Hts: Trace Attempt  1	[0,00 s]
10.0.Hts: Trace Attempt  2	[0,00 s]
10.0.Hts: Trace Attempt  3	[0,00 s]
10.0.Hts: Trace Attempt  4	[0,01 s]
10.0.Hts: Trace Attempt  5	[0,01 s]
10.0.Tri: Stopped processing property "property:19"	[18,36 s].
10.0.Tri: Morphing to I
10.0.Tri: Trace Attempt 23	[3,04 s]
10.0.Tri: All properties determined. [0,00 s]
10.0.Tri: Exited with Success (@ 0,00 s)
10.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.I: Starting proof for property "property:19"	[0,00 s].
10.0.I: Trace Attempt 19	[0,10 s]
10.0.Hts: Stopped processing property "property:19"	[26,23 s].
10.0.Hts: Morphing to D
10.0.Hts: Trace Attempt 23	[0,11 s]
10.0.Hts: All properties determined. [0,00 s]
10.0.Hts: Exited with Success (@ 0,00 s)
10.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.D: Starting proof for property "property:19"	[0,00 s].
10.0.I: Stopped processing property "property:19"	[26,23 s].
10.0.I: Morphing to AD
10.0.I: Trace Attempt 23	[0,68 s]
10.0.I: All properties determined. [0,00 s]
10.0.I: Exited with Success (@ 0,00 s)
10.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AD: Starting proof for property "property:19"	[0,00 s].
10.0.AD: Trace Attempt  1	[0,00 s]
10.0.AD: Trace Attempt  1	[0,02 s]
10.0.D: Trace Attempt  1	[0,04 s]
10.0.D: Trace Attempt  2	[0,04 s]
10.0.AD: Trace Attempt  2	[0,02 s]
10.0.AD: Trace Attempt  3	[0,03 s]
10.0.AD: Trace Attempt  1	[0,03 s]
10.0.AD: Trace Attempt  2	[0,03 s]
10.0.D: Trace Attempt  3	[0,05 s]
10.0.AD: Trace Attempt  3	[0,04 s]
10.0.D: Trace Attempt  4	[0,07 s]
10.0.AD: Trace Attempt  4	[0,06 s]
10.0.AD: Trace Attempt  5	[0,06 s]
10.0.D: Trace Attempt  5	[0,09 s]
10.0.AD: Trace Attempt  1	[0,15 s]
10.0.AD: Trace Attempt  2	[0,15 s]
10.0.AD: Trace Attempt  3	[0,16 s]
10.0.AD: Trace Attempt  4	[0,17 s]
10.0.AD: Trace Attempt  5	[0,19 s]
10.0.AD: Trace Attempt  1	[0,39 s]
10.0.AD: Trace Attempt  2	[0,39 s]
10.0.AD: Trace Attempt  3	[0,40 s]
10.0.AD: Trace Attempt  4	[0,41 s]
10.0.AD: Trace Attempt  5	[0,43 s]
10.0.AD: Stopped processing property "property:19"	[8,15 s].
10.0.AD: Morphing to M
10.0.AD: Trace Attempt 23	[1,11 s]
10.0.AD: All properties determined. [0,00 s]
10.0.AD: Exited with Success (@ 0,00 s)
10.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.M: Starting proof for property "property:19"	[0,00 s].
10.0.M: Trace Attempt  1	[0,01 s]
10.0.M: Trace Attempt  2	[0,01 s]
10.0.M: Trace Attempt  3	[0,05 s]
10.0.M: Trace Attempt  4	[0,10 s]
10.0.M: Trace Attempt  5	[0,16 s]
10.0.D: Stopped processing property "property:19"	[34,68 s].
10.0.D: Morphing to AD
10.0.D: Trace Attempt 23	[0,74 s]
10.0.D: All properties determined. [0,00 s]
10.0.D: Exited with Success (@ 0,00 s)
10.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AD: Starting proof for property "property:19"	[0,00 s].
10.0.AD: Trace Attempt  1	[0,00 s]
10.0.AD: Trace Attempt  1	[0,00 s]
10.0.AD: Trace Attempt  2	[0,00 s]
10.0.AD: Trace Attempt  3	[0,00 s]
10.0.AD: Trace Attempt  1	[0,01 s]
10.0.AD: Trace Attempt  2	[0,01 s]
10.0.AD: Trace Attempt  3	[0,01 s]
10.0.AD: Trace Attempt  4	[0,01 s]
10.0.AD: Trace Attempt  5	[0,01 s]
10.0.AD: Trace Attempt  1	[0,03 s]
10.0.AD: Trace Attempt  2	[0,03 s]
10.0.AD: Trace Attempt  3	[0,03 s]
10.0.AD: Trace Attempt  4	[0,04 s]
10.0.AD: Trace Attempt  5	[0,04 s]
10.0.M: Stopped processing property "property:19"	[26,57 s].
10.0.M: Morphing to AMcustom2
10.0.M: Trace Attempt 23	[1,44 s]
10.0.M: All properties determined. [0,00 s]
10.0.M: Exited with Success (@ 0,00 s)
10.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AMcustom2: Starting proof for property "property:19"	[0,00 s].
10.0.AMcustom2: Trace Attempt  1	[0,00 s]
10.0.AMcustom2: Trace Attempt  2	[0,00 s]
10.0.AMcustom2: Trace Attempt  3	[0,01 s]
10.0.AMcustom2: Trace Attempt  1	[0,01 s]
10.0.AMcustom2: Trace Attempt  2	[0,01 s]
10.0.AMcustom2: Trace Attempt  3	[0,01 s]
10.0.AMcustom2: Trace Attempt  4	[0,02 s]
10.0.AMcustom2: Trace Attempt  5	[0,02 s]
10.0.AMcustom2: Trace Attempt  1	[0,11 s]
10.0.AMcustom2: Trace Attempt  2	[0,11 s]
10.0.AMcustom2: Trace Attempt  3	[0,11 s]
10.0.AD: Trace Attempt  1	[0,18 s]
10.0.AD: Trace Attempt  2	[0,18 s]
10.0.AD: Trace Attempt  3	[0,19 s]
10.0.AD: Trace Attempt  4	[0,20 s]
10.0.AD: Trace Attempt  5	[0,20 s]
10.0.AMcustom2: Refinement: Adding 2 assumptions
10.0.AMcustom2: Trace Attempt  1	[0,81 s]
10.0.AMcustom2: Trace Attempt  2	[0,81 s]
10.0.AMcustom2: Trace Attempt  3	[0,81 s]
10.0.AMcustom2: Trace Attempt  1	[0,81 s]
10.0.AMcustom2: Trace Attempt  2	[0,81 s]
10.0.AMcustom2: Trace Attempt  3	[0,81 s]
10.0.AMcustom2: Trace Attempt  4	[0,84 s]
10.0.AMcustom2: Trace Attempt  5	[0,84 s]
10.0.AMcustom2: Refinement: Adding 1 assumptions
10.0.AMcustom2: Trace Attempt  1	[2,01 s]
10.0.AMcustom2: Trace Attempt  2	[2,01 s]
10.0.AMcustom2: Trace Attempt  3	[2,01 s]
10.0.AMcustom2: Trace Attempt  1	[2,01 s]
10.0.AMcustom2: Trace Attempt  2	[2,01 s]
10.0.AMcustom2: Trace Attempt  3	[2,01 s]
10.0.AMcustom2: Trace Attempt  4	[2,02 s]
10.0.AMcustom2: Trace Attempt  5	[2,02 s]
10.0.AMcustom2: Refinement: Adding 1 assumptions
10.0.AMcustom2: Trace Attempt  1	[3,02 s]
10.0.AMcustom2: Trace Attempt  2	[3,02 s]
10.0.AMcustom2: Trace Attempt  3	[3,02 s]
10.0.AMcustom2: Trace Attempt  1	[3,02 s]
10.0.AMcustom2: Trace Attempt  2	[3,02 s]
10.0.AMcustom2: Trace Attempt  3	[3,02 s]
10.0.AMcustom2: Trace Attempt  4	[3,03 s]
10.0.AMcustom2: Trace Attempt  5	[3,03 s]
10.0.AD: Stopped processing property "property:19"	[26,90 s].
10.0.AD: Morphing to B
10.0.AD: Trace Attempt 23	[0,48 s]
10.0.AD: All properties determined. [0,00 s]
10.0.AD: Exited with Success (@ 0,00 s)
10.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.B: Starting proof for property "property:19"	[0,00 s].
10.0.B: Trace Attempt  1	[0,01 s]
10.0.AMcustom2: Stopped processing property "property:19"	[26,86 s].
10.0.AMcustom2: Morphing to Ncustom3
10.0.AMcustom2: Trace Attempt 23	[3,30 s]
10.0.AMcustom2: All properties determined. [0,00 s]
10.0.AMcustom2: Exited with Success (@ 0,00 s)
10.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.Ncustom3: Starting proof for property "property:19"	[0,00 s].
10.0.Ncustom3: Trace Attempt  1	[0,00 s]
10.0.B: Trace Attempt  2	[0,02 s]
10.0.Ncustom3: Trace Attempt  2	[0,01 s]
10.0.Ncustom3: Trace Attempt  3	[0,01 s]
10.0.B: Trace Attempt  3	[0,02 s]
10.0.B: Trace Attempt  4	[0,03 s]
10.0.Ncustom3: Trace Attempt  4	[0,01 s]
10.0.Ncustom3: Trace Attempt  5	[0,02 s]
10.0.B: Trace Attempt  5	[0,04 s]
10.0.B: Stopped processing property "property:19"	[31,81 s].
10.0.B: Morphing to Tri
10.0.B: Trace Attempt 23	[0,25 s]
10.0.B: All properties determined. [0,00 s]
10.0.B: Exited with Success (@ 0,00 s)
10.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.Ncustom3: Stopped processing property "property:19"	[31,80 s].
10.0.Ncustom3: Morphing to K
10.0.Ncustom3: Trace Attempt 23	[0,07 s]
10.0.Ncustom3: All properties determined. [0,00 s]
10.0.Ncustom3: Exited with Success (@ 0,00 s)
10.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.K: Starting proof for property "property:19"	[0,00 s].
10.0.K: Trace Attempt 23	[0,03 s]
10.0.Tri: Starting proof for property "property:19"	[0,00 s].
10.0.Tri: Trace Attempt  1	[0,00 s]
10.0.Tri:    0.00" ---- Launching main thread ----
10.0.Tri:    0.14" ---- Launching abstraction thread ----
10.0.Tri:    0.16" ---- Launching multi-phase simplification thread ----
10.0.Tri: Trace Attempt  2	[0,42 s]
10.0.Tri: Trace Attempt  3	[0,42 s]
10.0.Tri: Trace Attempt  4	[0,42 s]
10.0.Tri: Trace Attempt  5	[0,42 s]
10.0.Tri:    3.70" Simplification phase 1 complete
10.0.Tri:    4.45" Simplification phase 2 complete
10.0.Tri:    8.32" Simplification phase 3 complete
   8.32" ---- Completed simplification thread ----
10.0.Tri:    8.33" ---- Restarting main thread on simplified netlist ----
10.0.Tri:    8.47" ---- Restarting abstraction thread on simplified netlist ----
10.0.Tri: Stopped processing property "property:19"	[38,38 s].
10.0.Tri: Morphing to N
10.0.Tri: Trace Attempt 23	[1,24 s]
10.0.Tri: All properties determined. [0,00 s]
10.0.Tri: Exited with Success (@ 0,00 s)
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Starting proof for property "property:19"	[0,00 s].
10.0.K: Stopped processing property "property:19"	[38,52 s].
10.0.K: Morphing to AB
10.0.K: All properties determined. [0,00 s]
10.0.K: Exited with Success (@ 0,00 s)
10.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AB: Starting proof for property "property:19"	[0,00 s].
10.0.AB: Trace Attempt  1	[0,00 s]
10.0.AB: Trace Attempt  1	[0,01 s]
10.0.AB: Trace Attempt  2	[0,01 s]
10.0.AB: Trace Attempt  3	[0,01 s]
10.0.AB: Trace Attempt  1	[0,01 s]
10.0.AB: Trace Attempt  2	[0,01 s]
10.0.AB: Trace Attempt  3	[0,01 s]
10.0.AB: Trace Attempt  4	[0,02 s]
10.0.AB: Trace Attempt  5	[0,03 s]
10.0.N: Trace Attempt 23	[0,09 s]
10.0.AB: Trace Attempt  1	[0,06 s]
10.0.AB: Trace Attempt  2	[0,06 s]
10.0.AB: Trace Attempt  3	[0,07 s]
10.0.AB: Trace Attempt  4	[0,07 s]
10.0.AB: Trace Attempt  5	[0,07 s]
10.0.AB: Trace Attempt  1	[0,25 s]
10.0.AB: Trace Attempt  2	[0,25 s]
10.0.AB: Trace Attempt  3	[0,25 s]
10.0.AB: Trace Attempt  4	[0,26 s]
10.0.AB: Trace Attempt  5	[0,26 s]
10.0.N: Stopped processing property "property:19"	[121,73 s].
10.0.N: Morphing to AM
10.0.N: All properties determined. [0,00 s]
10.0.N: Exited with Success (@ 0,00 s)
10.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AM: Starting proof for property "property:19"	[0,00 s].
10.0.AM: Trace Attempt  1	[0,00 s]
10.0.AM: Trace Attempt  1	[0,01 s]
10.0.AM: Trace Attempt  2	[0,02 s]
10.0.AM: Trace Attempt  3	[0,02 s]
10.0.AB: Stopped processing property "property:19"	[121,71 s].
10.0.AB: Morphing to D
10.0.AB: Trace Attempt 23	[0,41 s]
10.0.AB: All properties determined. [0,00 s]
10.0.AB: Exited with Success (@ 0,00 s)
10.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.D: Starting proof for property "property:19"	[0,00 s].
10.0.D: Trace Attempt  1	[0,00 s]
10.0.AM: Trace Attempt  1	[0,04 s]
10.0.AM: Trace Attempt  2	[0,04 s]
10.0.D: Trace Attempt  2	[0,01 s]
10.0.AM: Trace Attempt  3	[0,04 s]
10.0.AM: Trace Attempt  4	[0,05 s]
10.0.AM: Trace Attempt  5	[0,06 s]
10.0.D: Trace Attempt  3	[0,04 s]
10.0.D: Trace Attempt  4	[0,06 s]
10.0.AM: Trace Attempt  1	[0,11 s]
10.0.AM: Trace Attempt  2	[0,11 s]
10.0.D: Trace Attempt  5	[0,08 s]
10.0.AM: Trace Attempt  3	[0,13 s]
10.0.AM: Trace Attempt  4	[0,14 s]
10.0.AM: Trace Attempt  1	[0,38 s]
10.0.AM: Trace Attempt  2	[0,38 s]
10.0.AM: Trace Attempt  3	[0,39 s]
10.0.AM: Stopped processing property "property:19"	[292,53 s].
10.0.AM: Morphing to N
10.0.AM: Trace Attempt 23	[2,02 s]
10.0.AM: All properties determined. [0,00 s]
10.0.AM: Exited with Success (@ 0,00 s)
10.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.N: Starting proof for property "property:19"	[0,00 s].
10.0.D: Stopped processing property "property:19"	[292,59 s].
10.0.D: Morphing to M
10.0.D: Trace Attempt 23	[0,86 s]
10.0.D: All properties determined. [0,00 s]
10.0.D: Exited with Success (@ 0,00 s)
10.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.M: Starting proof for property "property:19"	[0,00 s].
10.0.M: Trace Attempt  1	[0,00 s]
10.0.M: Trace Attempt  2	[0,00 s]
10.0.M: Trace Attempt  3	[0,02 s]
10.0.M: Trace Attempt  4	[0,07 s]
10.0.M: Trace Attempt  5	[0,19 s]
10.0.N: Stopped processing property "property:19"	[460,16 s].
10.0.N: Morphing to Tri
10.0.N: Trace Attempt 23	[0,07 s]
10.0.N: All properties determined. [0,00 s]
10.0.N: Exited with Success (@ 0,00 s)
10.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.Tri: Starting proof for property "property:19"	[0,00 s].
10.0.Tri: Trace Attempt  1	[0,00 s]
10.0.M: Stopped processing property "property:19"	[460,49 s].
10.0.M: Morphing to Hts
10.0.M: Trace Attempt 23	[2,13 s]
10.0.M: All properties determined. [0,00 s]
10.0.M: Exited with Success (@ 0,00 s)
10.0.Tri:    0.01" ---- Launching main thread ----
10.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.Hts: Starting proof for property "property:19"	[0,00 s].
10.0.Hts: Trace Attempt  1	[0,01 s]
10.0.Hts: Trace Attempt  2	[0,01 s]
10.0.Hts: Trace Attempt  3	[0,01 s]
10.0.Hts: Trace Attempt  4	[0,01 s]
10.0.Hts: Trace Attempt  5	[0,01 s]
10.0.Tri:    0.25" ---- Launching abstraction thread ----
10.0.Tri:    0.28" ---- Launching multi-phase simplification thread ----
10.0.Tri: Trace Attempt  3	[1,42 s]
10.0.Tri: Trace Attempt  4	[1,47 s]
10.0.Tri: Trace Attempt  5	[1,58 s]
10.0.Tri:    2.53" Simplification phase 1 complete
10.0.Tri:    5.51" Simplification phase 2 complete
10.0.Tri:    9.33" Simplification phase 3 complete
   9.33" ---- Completed simplification thread ----
10.0.Tri:    9.33" ---- Restarting main thread on simplified netlist ----
10.0.Tri:    9.55" ---- Restarting abstraction thread on simplified netlist ----
10.0.Tri: Stopped processing property "property:19"	[203,25 s].
10.0.Hts: Stopped processing property "property:19"	[202,91 s].
10.0.Tri: Morphing to I
10.0.Tri: Trace Attempt 23	[1,83 s]
10.0.Tri: All properties determined. [0,00 s]
10.0.Tri: Exited with Success (@ 0,00 s)
10.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.Hts: Morphing to Ncustom3
10.0.Hts: Trace Attempt 23	[0,08 s]
10.0.Hts: All properties determined. [0,00 s]
10.0.Hts: Exited with Success (@ 0,00 s)
10.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.I: Starting proof for property "property:19"	[0,00 s].
10.0.Ncustom3: Starting proof for property "property:19"	[0,00 s].
10.0.Ncustom3: Trace Attempt  1	[0,04 s]
10.0.Ncustom3: Trace Attempt  2	[0,06 s]
10.0.Ncustom3: Trace Attempt  3	[0,06 s]
10.0.Ncustom3: Trace Attempt  4	[0,06 s]
10.0.Ncustom3: Trace Attempt  5	[0,06 s]
10.0.I: Trace Attempt 23	[0,15 s]
10.0.I: Stopped processing property "property:19"	[465,62 s].
10.0.I: Morphing to B
10.0.I: All properties determined. [0,00 s]
10.0.I: Exited with Success (@ 0,00 s)
10.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.B: Starting proof for property "property:19"	[0,00 s].
10.0.B: Trace Attempt  1	[0,07 s]
10.0.B: Trace Attempt  2	[0,07 s]
10.0.B: Trace Attempt  3	[0,07 s]
10.0.B: Trace Attempt  4	[0,07 s]
10.0.B: Trace Attempt  5	[0,08 s]
10.0.Ncustom3: Stopped processing property "property:19"	[466,13 s].
10.0.Ncustom3: Morphing to AD
10.0.Ncustom3: Trace Attempt 23	[0,12 s]
10.0.Ncustom3: All properties determined. [0,00 s]
10.0.Ncustom3: Exited with Success (@ 0,00 s)
10.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AD: Starting proof for property "property:19"	[0,00 s].
10.0.AD: Trace Attempt  1	[0,00 s]
10.0.AD: Trace Attempt  1	[0,04 s]
10.0.AD: Trace Attempt  2	[0,04 s]
10.0.AD: Trace Attempt  3	[0,05 s]
10.0.AD: Trace Attempt  1	[0,05 s]
10.0.AD: Trace Attempt  2	[0,05 s]
10.0.AD: Trace Attempt  3	[0,05 s]
10.0.AD: Trace Attempt  4	[0,05 s]
10.0.AD: Trace Attempt  5	[0,05 s]
10.0.AD: Trace Attempt  1	[0,10 s]
10.0.AD: Trace Attempt  2	[0,11 s]
10.0.AD: Trace Attempt  3	[0,13 s]
10.0.AD: Trace Attempt  4	[0,14 s]
10.0.AD: Trace Attempt  5	[0,17 s]
10.0.AD: Trace Attempt  1	[0,46 s]
10.0.AD: Trace Attempt  2	[0,46 s]
10.0.AD: Trace Attempt  3	[0,47 s]
10.0.AD: Trace Attempt  4	[0,49 s]
10.0.AD: Trace Attempt  5	[0,52 s]
10.0.B: Trace Attempt 24	[423,75 s]
10.0.B: Stopped processing property "property:19"	[672,41 s].
10.0.B: Morphing to Tri
10.0.B: All properties determined. [0,00 s]
10.0.B: Exited with Success (@ 0,00 s)
10.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AD: Stopped processing property "property:19"	[672,55 s].
10.0.AD: Morphing to AMcustom2
10.0.AD: Trace Attempt 23	[1,45 s]
10.0.AD: All properties determined. [0,00 s]
10.0.AD: Exited with Success (@ 0,00 s)
10.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AMcustom2: Starting proof for property "property:19"	[0,00 s].
10.0.AMcustom2: Trace Attempt  1	[0,00 s]
10.0.AMcustom2: Trace Attempt  2	[0,00 s]
10.0.AMcustom2: Trace Attempt  3	[0,00 s]
10.0.AMcustom2: Trace Attempt  1	[0,00 s]
10.0.AMcustom2: Trace Attempt  2	[0,00 s]
10.0.AMcustom2: Trace Attempt  3	[0,01 s]
10.0.AMcustom2: Trace Attempt  4	[0,01 s]
10.0.AMcustom2: Trace Attempt  5	[0,02 s]
10.0.Tri: Starting proof for property "property:19"	[0,00 s].
10.0.Tri: Trace Attempt  1	[0,00 s]
10.0.AMcustom2: Trace Attempt  1	[0,20 s]
10.0.AMcustom2: Trace Attempt  2	[0,20 s]
10.0.AMcustom2: Trace Attempt  3	[0,21 s]
10.0.Tri:    0.00" ---- Launching main thread ----
10.0.AMcustom2: Refinement: Adding 2 assumptions
10.0.AMcustom2: Trace Attempt  1	[0,99 s]
10.0.AMcustom2: Trace Attempt  2	[0,99 s]
10.0.AMcustom2: Trace Attempt  3	[1,00 s]
10.0.AMcustom2: Trace Attempt  1	[1,00 s]
10.0.AMcustom2: Trace Attempt  2	[1,00 s]
10.0.AMcustom2: Trace Attempt  3	[1,00 s]
10.0.AMcustom2: Trace Attempt  4	[1,02 s]
10.0.AMcustom2: Trace Attempt  5	[1,03 s]
10.0.Tri:    0.31" ---- Launching abstraction thread ----
10.0.Tri:    0.38" ---- Launching multi-phase simplification thread ----
10.0.Tri: Trace Attempt  2	[1,77 s]
10.0.Tri: Trace Attempt  3	[1,80 s]
10.0.AMcustom2: Refinement: Adding 1 assumptions
10.0.AMcustom2: Trace Attempt  1	[1,98 s]
10.0.AMcustom2: Trace Attempt  2	[1,99 s]
10.0.AMcustom2: Trace Attempt  3	[2,00 s]
10.0.AMcustom2: Trace Attempt  1	[2,00 s]
10.0.AMcustom2: Trace Attempt  2	[2,00 s]
10.0.AMcustom2: Trace Attempt  3	[2,00 s]
10.0.AMcustom2: Trace Attempt  4	[2,01 s]
10.0.AMcustom2: Trace Attempt  5	[2,02 s]
10.0.Tri: Trace Attempt  4	[2,12 s]
10.0.Tri: Trace Attempt  5	[2,14 s]
10.0.AMcustom2: Refinement: Adding 1 assumptions
10.0.AMcustom2: Trace Attempt  1	[3,67 s]
10.0.AMcustom2: Trace Attempt  2	[3,67 s]
10.0.AMcustom2: Trace Attempt  3	[3,67 s]
10.0.AMcustom2: Trace Attempt  1	[3,67 s]
10.0.AMcustom2: Trace Attempt  2	[3,67 s]
10.0.AMcustom2: Trace Attempt  3	[3,67 s]
10.0.AMcustom2: Trace Attempt  4	[3,68 s]
10.0.AMcustom2: Trace Attempt  5	[3,69 s]
10.0.Tri:    5.09" Simplification phase 1 complete
10.0.Tri:    7.17" Simplification phase 2 complete
10.0.Tri:    9.73" Simplification phase 3 complete
   9.73" ---- Completed simplification thread ----
   9.73" ---- Restarting main thread on simplified netlist ----
10.0.Tri:    9.86" ---- Restarting abstraction thread on simplified netlist ----
10.0.Tri: Stopped processing property "property:19"	[401,84 s].
10.0.Tri: Morphing to K
10.0.Tri: Trace Attempt 23	[3,15 s]
10.0.Tri: All properties determined. [0,00 s]
10.0.Tri: Exited with Success (@ 0,00 s)
10.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.K: Starting proof for property "property:19"	[0,00 s].
10.0.AMcustom2: Stopped processing property "property:19"	[402,32 s].
10.0.AMcustom2: Morphing to AB
10.0.AMcustom2: Trace Attempt 23	[4,05 s]
10.0.AMcustom2: All properties determined. [0,00 s]
10.0.AMcustom2: Exited with Success (@ 0,00 s)
10.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
10.0.AB: Starting proof for property "property:19"	[0,00 s].
10.0.AB: Trace Attempt  1	[0,01 s]
10.0.AB: Trace Attempt  1	[0,01 s]
10.0.AB: Trace Attempt  2	[0,01 s]
10.0.AB: Trace Attempt  3	[0,01 s]
10.0.AB: Trace Attempt  1	[0,01 s]
10.0.AB: Trace Attempt  2	[0,01 s]
10.0.AB: Trace Attempt  3	[0,01 s]
10.0.AB: Trace Attempt  4	[0,02 s]
10.0.AB: Trace Attempt  5	[0,03 s]
10.0.AB: Trace Attempt  1	[0,06 s]
10.0.AB: Trace Attempt  2	[0,07 s]
10.0.AB: Trace Attempt  3	[0,07 s]
10.0.AB: Trace Attempt  4	[0,07 s]
10.0.AB: Trace Attempt  5	[0,07 s]
10.0.AB: Trace Attempt  1	[0,17 s]
10.0.AB: Trace Attempt  2	[0,17 s]
10.0.AB: Trace Attempt  3	[0,17 s]
10.0.AB: Trace Attempt  4	[0,17 s]
10.0.AB: Trace Attempt  5	[0,17 s]
[formal] % complexity_manager -property {formal::property:19}
WARNING (WG002): "complexity_manager" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
[formal] % complexity_manager -property {formal::property:18}
WARNING (WG002): "complexity_manager" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
[formal] % formal_profiler -property {formal::property:23} -engine B
ERROR (ELC001): This feature cannot run without the "advp" license.
    FlexNet error message: ERROR (LMF-03018): License call failed for feature jasper_advp, version 2017.000 and quantity 1. The license server search path is defined as 5280@150.164.33.32:5280@150.164.33.32. The FLEXnet error message is as follows,
    FLEXnet ERROR(-18, 0, 0): License server system does not support this feature.

Run 'lic_error LMF-03018' for more information.
    Contact support@cadence.com for more information.


INFO (IIM002): *** Stopping all proof jobs ***
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 10: Initiating shutdown of proof [3481,32]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IIM002): *** Stopping all proof jobs ***
10.0.AB: Stopped processing property "property:19"	[659,83 s].
10.0.AB: Trace Attempt 23	[0,23 s]
10.0.AB: Interrupted. [1931,90 s]
10.0.K: Stopped processing property "property:19"	[660,21 s].
10.0.K: Trace Attempt 23	[0,15 s]
10.0.K: Interrupted. [1597,49 s]
10.0.K: Exited with Success (@ 3481,80 s)
10.0.AB: Exited with Success (@ 3481,81 s)
10: ProofGrid usable level: 0
10: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      K        0.17     3480.47        0.00      100.00 %
     AB        0.18     3480.35        0.00       99.99 %
    all        0.18     3480.41        0.00       99.99 %

    Data read    : 103.27 kiB
    Data written : 21.83 kiB

10: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % assert {always w_error_counter = 2 |-> o_syndrome = 0 and w_consume_error and w_error_counter = 2 |-> w_erroneous_symbol = o_symbol}
INFO (IPM004): The name "property:24" is assigned to assertion "always w_error_counter = 2 |-> o_syndrome = 0 and w_consume_error and w_error_counter = 2 |-> w_erroneous_symbol = o_symbol".
property:24
[formal] % prove -bg -property {formal::property:24}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 11
INFO (IPF031): Settings used for proof thread 11:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
11: Using multistage preprocessing
11: Starting reduce
11: Finished reduce in 0.071s
11.0.PRE: Performing Proof Simplification...
11.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.N: Proof Simplification Iteration 1	[0.00 s]
11.0.N: Proof Simplification Iteration 2	[0.01 s]
11.0.N: Proof Simplification Iteration 3	[0.01 s]
11.0.N: Proof Simplification Iteration 4	[0.01 s]
11.0.N: Proof Simplification Iteration 5	[0.01 s]
11.0.N: Proof Simplification Iteration 6	[0.01 s]
11.0.N: Proof Simplification Iteration 7	[0.02 s]
11.0.N: Proof Simplification Iteration 8	[0.02 s]
11.0.N: Proof Simplification Iteration 9	[0.02 s]
11.0.N: Proof Simplification Iteration 10	[0.02 s]
11.0.N: Proof Simplification Iteration 11	[0.02 s]
11.0.N: Proof Simplification Iteration 12	[0.03 s]
11.0.N: Proof Simplification Iteration 13	[0.03 s]
11.0.PRE: Proof Simplification completed in 0,03 s
11: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
11: =============================== ProofGrid start ===============================
11: ProofGrid usable level: 1
11: ProofGrid is starting event handling
11.0.N: Proofgrid shell started at 12132@optmaS1(local) jg_23313_optmaS1_81
11.0.AM: Proofgrid shell started at 12135@optmaS1(local) jg_23313_optmaS1_81
11.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.N: Last scan. Per property time limit: 0s
11.0.N: Starting proof for property "property:24"	[0,00 s].
11.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.AM: Last scan. Per property time limit: 0s
11.0.AM: Starting proof for property "property:24"	[0,00 s].
11.0.N: Trace Attempt  1	[0,02 s]
11.0.N: Trace Attempt  2	[0,02 s]
11.0.N: Trace Attempt  3	[0,02 s]
11.0.N: Trace Attempt  3	[0,02 s]
11.0.N: Trace Attempt  4	[0,03 s]
11.0.N: Trace Attempt  4	[0,03 s]
11.0.AM: Trace Attempt  1	[0,02 s]
11.0.AM: Trace Attempt  1	[0,02 s]
11.0.AM: Trace Attempt  2	[0,02 s]
11.0.N: Trace Attempt  5	[0,04 s]
11.0.AM: Trace Attempt  3	[0,04 s]
11.0.AM: Trace Attempt  1	[0,04 s]
11.0.AM: Trace Attempt  2	[0,04 s]
11.0.AM: Trace Attempt  3	[0,04 s]
11.0.AM: Trace Attempt  4	[0,05 s]
11.0.AM: Trace Attempt  5	[0,05 s]
11.0.AM: Trace Attempt  1	[0,10 s]
11.0.AM: Trace Attempt  2	[0,10 s]
11.0.AM: Trace Attempt  3	[0,11 s]
11.0.AM: Trace Attempt  4	[0,12 s]
11.0.AM: Trace Attempt  1	[0,25 s]
11.0.AM: Trace Attempt  2	[0,26 s]
11.0.AM: Trace Attempt  3	[0,30 s]
11.0.N: Stopped processing property "property:24"	[24,61 s].
11.0.N: Morphing to B
11.0.N: Trace Attempt 23	[0,39 s]
11.0.N: All properties determined. [0,00 s]
11.0.N: Exited with Success (@ 0,00 s)
11.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.B: Starting proof for property "property:24"	[0,00 s].
11.0.B: Trace Attempt  1	[0,00 s]
11.0.AM: Stopped processing property "property:24"	[24,61 s].
11.0.AM: Morphing to Tri
11.0.AM: Trace Attempt 23	[0,53 s]
11.0.AM: All properties determined. [0,00 s]
11.0.AM: Exited with Success (@ 0,00 s)
11.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.B: Trace Attempt  2	[0,01 s]
11.0.B: Trace Attempt  3	[0,02 s]
11.0.B: Trace Attempt  4	[0,03 s]
11.0.B: Trace Attempt  5	[0,04 s]
11.0.Tri: Starting proof for property "property:24"	[0,00 s].
11.0.Tri: Trace Attempt  1	[0,00 s]
11.0.Tri:    0.00" ---- Launching main thread ----
11.0.Tri:    0.13" ---- Launching abstraction thread ----
11.0.Tri:    0.15" ---- Launching multi-phase simplification thread ----
11.0.Tri: Trace Attempt  3	[0,72 s]
11.0.Tri: Trace Attempt  4	[0,73 s]
11.0.Tri: Trace Attempt  5	[0,79 s]
11.0.Tri:    2.64" Simplification phase 1 complete
11.0.Tri:    5.71" Simplification phase 2 complete
11.0.Tri:    8.87" Simplification phase 3 complete
11.0.Tri:    8.87" ---- Completed simplification thread ----
11.0.Tri:    8.87" ---- Restarting main thread on simplified netlist ----
11.0.Tri:    8.94" ---- Restarting abstraction thread on simplified netlist ----
11.0.B: Stopped processing property "property:24"	[18,82 s].
11.0.B: Morphing to Hts
11.0.B: Trace Attempt 23	[0,20 s]
11.0.B: All properties determined. [0,00 s]
11.0.B: Exited with Success (@ 0,00 s)
11.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.Hts: Starting proof for property "property:24"	[0,00 s].
11.0.Hts: Trace Attempt  1	[0,02 s]
11.0.Hts: Trace Attempt  2	[0,02 s]
11.0.Hts: Trace Attempt  3	[0,02 s]
11.0.Hts: Trace Attempt  4	[0,02 s]
11.0.Hts: Trace Attempt  5	[0,03 s]
11.0.Tri: Stopped processing property "property:24"	[18,98 s].
11.0.Tri: Morphing to I
11.0.Tri: Trace Attempt 23	[2,26 s]
11.0.Tri: All properties determined. [0,00 s]
11.0.Tri: Exited with Success (@ 0,00 s)
11.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
11.0.I: Starting proof for property "property:24"	[0,00 s].
11.0.I: Trace Attempt 19	[0,08 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 11: Initiating shutdown of proof [50,52]
11.0.Hts: Stopped processing property "property:24"	[7,01 s].
11.0.Hts: Trace Attempt 23	[0,08 s]
11.0.Hts: Interrupted. [32,68 s]
11.0.Hts: Exited with Success (@ 50,54 s)
11.0.I: Stopped processing property "property:24"	[6,85 s].
11.0.I: Trace Attempt 23	[0,32 s]
11.0.I: Interrupted. [21,62 s]
11.0.I: Exited with Success (@ 50,56 s)
11: ProofGrid usable level: 0
11: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Hts        0.40       50.50        0.00       99.22 %
      I        0.38       50.31        0.00       99.26 %
    all        0.39       50.40        0.00       99.24 %

    Data read    : 8.39 kiB
    Data written : 4.23 kiB

11: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % prove -bg -property {formal::property:24} -mode Ht
ERROR (ESW104): Invalid command formation.
    Problem occurs with "-property -mode".


[formal] % prove -bg -property {formal::property:24} -engine Ht
background 12
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 12:
    orchestration                 = off (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Ht, total 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
12: Using multistage preprocessing
12: Starting reduce
12: Finished reduce in 0.013s
12.0.PRE: Performing Proof Simplification...
12.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.Ht: Proof Simplification Iteration 1	[0.00 s]
12.0.Ht: Proof Simplification Iteration 2	[0.01 s]
12.0.Ht: Proof Simplification Iteration 3	[0.02 s]
12.0.Ht: Proof Simplification Iteration 4	[0.03 s]
12.0.Ht: Proof Simplification Iteration 5	[0.03 s]
12.0.Ht: Proof Simplification Iteration 6	[0.03 s]
12.0.Ht: Proof Simplification Iteration 7	[0.04 s]
12.0.Ht: Proof Simplification Iteration 8	[0.04 s]
12.0.Ht: Proof Simplification Iteration 9	[0.05 s]
12.0.Ht: Proof Simplification Iteration 10	[0.06 s]
12.0.Ht: Proof Simplification Iteration 11	[0.06 s]
12.0.Ht: Proof Simplification Iteration 12	[0.07 s]
12.0.Ht: Proof Simplification Iteration 13	[0.07 s]
12.0.PRE: Proof Simplification completed in 0,06 s
12: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
12: =============================== ProofGrid start ===============================
12: ProofGrid usable level: 1
12: ProofGrid is starting event handling
12.0.Ht: Proofgrid shell started at 14161@optmaS1(local) jg_23313_optmaS1_82
12.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
12.0.Ht: Trace Attempt  1	[0,01 s]
12.0.Ht: Trace Attempt  2	[0,01 s]
12.0.Ht: Trace Attempt  3	[0,01 s]
12.0.Ht: Trace Attempt  4	[0,01 s]
12.0.Ht: Trace Attempt  5	[0,01 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 12: Initiating shutdown of proof [26,57]
12.0.Ht: Interrupted (multi)
12.0.Ht: Trace Attempt 23	[0,04 s]
12.0.Ht: Interrupted. [21,28 s]
12.0.Ht: Exited with Success (@ 26,59 s)
12: ProofGrid usable level: 0
12: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     1
     engine jobs started                           :     1
     jobs where 15 minute load exceeded core count :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Ht        0.10       26.57        0.00       99.61 %
    all        0.10       26.57        0.00       99.61 %

    Data read    : 1.05 kiB
    Data written : 668.00 B

12: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % assert {always w_error_counter = 2 |-> o_syndrome = 0 and w_consume_error |-> w_erroneous_symbol = o_symbol}
INFO (IPM004): The name "property:25" is assigned to assertion "always w_error_counter = 2 |-> o_syndrome = 0 and w_consume_error |-> w_erroneous_symbol = o_symbol".
property:25
[formal] % prove -bg -property {formal::property:25}
background 13
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 13:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
13: Using multistage preprocessing
13: Starting reduce
13: Finished reduce in 0.008s
13.0.PRE: Performing Proof Simplification...
13.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.N: Proof Simplification Iteration 1	[0.00 s]
13.0.N: Proof Simplification Iteration 2	[0.01 s]
13.0.N: Proof Simplification Iteration 3	[0.01 s]
13.0.N: Proof Simplification Iteration 4	[0.01 s]
13.0.N: Proof Simplification Iteration 5	[0.02 s]
13.0.N: Proof Simplification Iteration 6	[0.02 s]
13.0.N: Proof Simplification Iteration 7	[0.02 s]
13.0.N: Proof Simplification Iteration 8	[0.02 s]
13.0.N: Proof Simplification Iteration 9	[0.02 s]
13.0.N: Proof Simplification Iteration 10	[0.03 s]
13.0.N: Proof Simplification Iteration 11	[0.03 s]
13.0.N: Proof Simplification Iteration 12	[0.03 s]
13.0.N: Proof Simplification Iteration 13	[0.03 s]
13.0.PRE: Proof Simplification completed in 0,03 s
13: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
13: =============================== ProofGrid start ===============================
13: ProofGrid usable level: 1
13: ProofGrid is starting event handling
13.0.AM: Proofgrid shell started at 15102@optmaS1(local) jg_23313_optmaS1_83
13.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.AM: Last scan. Per property time limit: 0s
13.0.AM: Starting proof for property "property:25"	[0,00 s].
13.0.N: Proofgrid shell started at 15101@optmaS1(local) jg_23313_optmaS1_83
13.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.N: Last scan. Per property time limit: 0s
13.0.N: Starting proof for property "property:25"	[0,00 s].
13.0.N: Trace Attempt  1	[0,00 s]
13.0.N: Trace Attempt  2	[0,00 s]
13.0.AM: Trace Attempt  1	[0,03 s]
13.0.N: Trace Attempt  2	[0,01 s]
13.0.AM: Trace Attempt  1	[0,03 s]
13.0.AM: Trace Attempt  2	[0,03 s]
13.0.N: Trace Attempt  3	[0,01 s]
13.0.N: Trace Attempt  3	[0,02 s]
13.0.AM: Trace Attempt  3	[0,04 s]
13.0.N: Trace Attempt  4	[0,02 s]
13.0.AM: Trace Attempt  1	[0,05 s]
13.0.AM: Trace Attempt  2	[0,05 s]
13.0.AM: Trace Attempt  3	[0,05 s]
13.0.AM: Trace Attempt  4	[0,05 s]
13.0.AM: Trace Attempt  5	[0,06 s]
13.0.N: Trace Attempt  4	[0,05 s]
13.0.N: Trace Attempt  5	[0,06 s]
13.0.AM: Trace Attempt  1	[0,09 s]
13.0.AM: Trace Attempt  2	[0,09 s]
13.0.AM: Trace Attempt  3	[0,10 s]
13.0.AM: Trace Attempt  4	[0,12 s]
13.0.AM: Trace Attempt  5	[0,13 s]
13.0.AM: Trace Attempt  1	[0,38 s]
13.0.AM: Trace Attempt  2	[0,38 s]
13.0.AM: Trace Attempt  3	[0,38 s]
[formal] % prove -all ht
ERROR (ECD018): Command does not accept argument "ht".


[formal] % prove -add ht
13.0.Ht: Proofgrid shell started at 15624@optmaS1(local) jg_23313_optmaS1_83
13.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.Ht: Trace Attempt  1	[0,01 s]
13.0.Ht: Trace Attempt  2	[0,01 s]
13.0.Ht: Trace Attempt  3	[0,01 s]
13.0.Ht: Trace Attempt  4	[0,01 s]
13.0.Ht: Trace Attempt  5	[0,01 s]
13.0.N: Stopped processing property "property:25"	[21,62 s].
13.0.N: Morphing to B
13.0.N: Trace Attempt 23	[0,24 s]
13.0.N: All properties determined. [0,00 s]
13.0.N: Exited with Success (@ 0,00 s)
13.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.B: Starting proof for property "property:25"	[0,00 s].
13.0.B: Trace Attempt  1	[0,00 s]
13.0.B: Trace Attempt  2	[0,00 s]
13.0.AM: Stopped processing property "property:25"	[21,65 s].
13.0.AM: Morphing to Tri
13.0.AM: Trace Attempt 23	[0,91 s]
13.0.AM: All properties determined. [0,00 s]
13.0.AM: Exited with Success (@ 0,00 s)
13.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.B: Trace Attempt  3	[0,01 s]
13.0.B: Trace Attempt  4	[0,01 s]
13.0.B: Trace Attempt  5	[0,02 s]
13.0.Tri: Starting proof for property "property:25"	[0,00 s].
13.0.Tri: Trace Attempt  1	[0,00 s]
13.0.Tri:    0.00" ---- Launching main thread ----
13.0.Tri:    0.14" ---- Launching abstraction thread ----
13.0.Tri:    0.16" ---- Launching multi-phase simplification thread ----
13.0.Tri: Trace Attempt  2	[0,46 s]
13.0.Tri: Trace Attempt  3	[0,46 s]
13.0.Tri: Trace Attempt  4	[0,67 s]
13.0.Tri: Trace Attempt  5	[0,70 s]
[formal] % prove -add Tri
ERROR (EPF056): Engine already running: "Tri". You can use "prove -per_engine_max_jobs" to run additional engine jobs.

13.0.Tri:    5.20" Simplification phase 1 complete
13.0.Tri:    6.04" Simplification phase 2 complete
13.0.Tri:   10.68" Simplification phase 3 complete
  10.68" ---- Completed simplification thread ----
  10.68" ---- Restarting main thread on simplified netlist ----
13.0.Tri:   10.80" ---- Restarting abstraction thread on simplified netlist ----
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.Tri: Stopped processing property "property:25"	[20,59 s].
13.0.Tri: Morphing to I
13.0.Tri: Trace Attempt 23	[2,29 s]
13.0.Tri: All properties determined. [0,00 s]
13.0.Tri: Exited with Success (@ 0,00 s)
13.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.I: Starting proof for property "property:25"	[0,00 s].
13.0.I: Trace Attempt 19	[0,11 s]
13.0.B: Stopped processing property "property:25"	[44,80 s].
13.0.B: Morphing to D
13.0.B: Trace Attempt 23	[0,18 s]
13.0.B: All properties determined. [0,00 s]
13.0.B: Exited with Success (@ 0,00 s)
13.0.I: Stopped processing property "property:25"	[24,16 s].
13.0.I: Morphing to AD
13.0.I: Trace Attempt 23	[0,61 s]
13.0.I: All properties determined. [0,00 s]
13.0.I: Exited with Success (@ 0,00 s)
13.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.AD: Starting proof for property "property:25"	[0,00 s].
13.0.AD: Trace Attempt  1	[0,00 s]
13.0.AD: Trace Attempt  1	[0,01 s]
13.0.AD: Trace Attempt  2	[0,01 s]
13.0.AD: Trace Attempt  3	[0,01 s]
13.0.AD: Trace Attempt  1	[0,01 s]
13.0.AD: Trace Attempt  2	[0,01 s]
13.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.AD: Trace Attempt  3	[0,02 s]
13.0.D: Starting proof for property "property:25"	[0,00 s].
13.0.AD: Trace Attempt  4	[0,02 s]
13.0.AD: Trace Attempt  5	[0,02 s]
13.0.D: Trace Attempt  1	[0,01 s]
13.0.D: Trace Attempt  2	[0,01 s]
13.0.D: Trace Attempt  3	[0,03 s]
13.0.AD: Trace Attempt  1	[0,05 s]
13.0.AD: Trace Attempt  2	[0,05 s]
13.0.AD: Trace Attempt  3	[0,06 s]
13.0.D: Trace Attempt  4	[0,04 s]
13.0.AD: Trace Attempt  4	[0,07 s]
13.0.AD: Trace Attempt  5	[0,08 s]
13.0.D: Trace Attempt  5	[0,10 s]
13.0.AD: Trace Attempt  1	[0,25 s]
13.0.AD: Trace Attempt  2	[0,25 s]
13.0.AD: Trace Attempt  3	[0,26 s]
13.0.AD: Trace Attempt  4	[0,26 s]
13.0.AD: Trace Attempt  5	[0,27 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.AD: Stopped processing property "property:25"	[21,23 s].
13.0.AD: Morphing to M
13.0.AD: Trace Attempt 23	[0,72 s]
13.0.AD: All properties determined. [0,00 s]
13.0.AD: Exited with Success (@ 0,00 s)
13.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.M: Starting proof for property "property:25"	[0,00 s].
13.0.M: Trace Attempt  1	[0,00 s]
13.0.M: Trace Attempt  2	[0,00 s]
13.0.M: Trace Attempt  3	[0,04 s]
13.0.M: Trace Attempt  4	[0,08 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.M: Stopped processing property "property:25"	[23,00 s].
13.0.M: Morphing to AMcustom2
13.0.M: Trace Attempt 23	[0,77 s]
13.0.M: All properties determined. [0,00 s]
13.0.M: Exited with Success (@ 0,00 s)
13.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.AMcustom2: Starting proof for property "property:25"	[0,00 s].
13.0.AMcustom2: Trace Attempt  1	[0,03 s]
13.0.AMcustom2: Trace Attempt  2	[0,03 s]
13.0.AMcustom2: Trace Attempt  3	[0,03 s]
13.0.AMcustom2: Trace Attempt  1	[0,03 s]
13.0.AMcustom2: Trace Attempt  2	[0,04 s]
13.0.AMcustom2: Trace Attempt  3	[0,04 s]
13.0.AMcustom2: Trace Attempt  4	[0,05 s]
13.0.AMcustom2: Trace Attempt  5	[0,05 s]
13.0.AMcustom2: Refinement: Adding 2 assumptions
13.0.AMcustom2: Trace Attempt  1	[1,15 s]
13.0.AMcustom2: Trace Attempt  2	[1,16 s]
13.0.AMcustom2: Trace Attempt  3	[1,16 s]
13.0.AMcustom2: Trace Attempt  1	[1,16 s]
13.0.AMcustom2: Trace Attempt  2	[1,17 s]
13.0.AMcustom2: Trace Attempt  3	[1,17 s]
13.0.AMcustom2: Trace Attempt  4	[1,18 s]
13.0.AMcustom2: Trace Attempt  5	[1,18 s]
13.0.AMcustom2: Refinement: Adding 1 assumptions
13.0.AMcustom2: Trace Attempt  1	[2,60 s]
13.0.AMcustom2: Trace Attempt  2	[2,62 s]
13.0.AMcustom2: Trace Attempt  3	[2,62 s]
13.0.AMcustom2: Trace Attempt  1	[2,62 s]
13.0.AMcustom2: Trace Attempt  2	[2,63 s]
13.0.AMcustom2: Trace Attempt  3	[2,63 s]
13.0.AMcustom2: Trace Attempt  4	[2,64 s]
13.0.AMcustom2: Trace Attempt  5	[2,65 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.AMcustom2: Stopped processing property "property:25"	[27,70 s].
13.0.AMcustom2: Morphing to Ncustom3
13.0.AMcustom2: Trace Attempt 23	[3,12 s]
13.0.AMcustom2: All properties determined. [0,00 s]
13.0.AMcustom2: Exited with Success (@ 0,00 s)
13.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.Ncustom3: Starting proof for property "property:25"	[0,00 s].
13.0.Ncustom3: Trace Attempt  1	[0,00 s]
13.0.Ncustom3: Trace Attempt  2	[0,00 s]
13.0.Ncustom3: Trace Attempt  3	[0,01 s]
13.0.Ncustom3: Trace Attempt  4	[0,01 s]
13.0.Ncustom3: Trace Attempt  5	[0,01 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.Ncustom3: Stopped processing property "property:25"	[16,68 s].
13.0.Ncustom3: Morphing to K
13.0.Ncustom3: Trace Attempt 23	[0,14 s]
13.0.Ncustom3: All properties determined. [0,00 s]
13.0.Ncustom3: Exited with Success (@ 0,00 s)
13.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.K: Starting proof for property "property:25"	[0,00 s].
13.0.K: Trace Attempt 23	[0,17 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.K: Stopped processing property "property:25"	[46,77 s].
13.0.K: Morphing to AB
13.0.K: All properties determined. [0,00 s]
13.0.K: Exited with Success (@ 0,00 s)
13.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.AB: Starting proof for property "property:25"	[0,00 s].
13.0.AB: Trace Attempt  1	[0,02 s]
13.0.AB: Trace Attempt  1	[0,03 s]
13.0.AB: Trace Attempt  2	[0,04 s]
13.0.AB: Trace Attempt  3	[0,04 s]
13.0.AB: Trace Attempt  1	[0,04 s]
13.0.AB: Trace Attempt  2	[0,04 s]
13.0.AB: Trace Attempt  3	[0,04 s]
13.0.AB: Trace Attempt  4	[0,05 s]
13.0.AB: Trace Attempt  5	[0,05 s]
13.0.AB: Trace Attempt  1	[0,09 s]
13.0.AB: Trace Attempt  2	[0,09 s]
13.0.AB: Trace Attempt  3	[0,09 s]
13.0.AB: Trace Attempt  4	[0,09 s]
13.0.AB: Trace Attempt  5	[0,09 s]
13.0.AB: Trace Attempt  1	[0,16 s]
13.0.AB: Trace Attempt  2	[0,17 s]
13.0.AB: Trace Attempt  3	[0,17 s]
13.0.AB: Trace Attempt  4	[0,17 s]
13.0.AB: Trace Attempt  5	[0,17 s]
13.0.Ht: Trace Attempt 24	[257,20 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.D: Stopped processing property "property:25"	[257,51 s].
13.0.D: Morphing to AD
13.0.D: Trace Attempt 23	[1,18 s]
13.0.D: All properties determined. [0,00 s]
13.0.D: Exited with Success (@ 0,00 s)
13.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.AD: Starting proof for property "property:25"	[0,00 s].
13.0.AD: Trace Attempt  1	[0,00 s]
13.0.AD: Trace Attempt  1	[0,01 s]
13.0.AD: Trace Attempt  2	[0,01 s]
13.0.AD: Trace Attempt  3	[0,01 s]
13.0.AD: Trace Attempt  1	[0,01 s]
13.0.AD: Trace Attempt  2	[0,01 s]
13.0.AD: Trace Attempt  3	[0,01 s]
13.0.AD: Trace Attempt  4	[0,02 s]
13.0.AD: Trace Attempt  5	[0,02 s]
13.0.AD: Trace Attempt  1	[0,07 s]
13.0.AD: Trace Attempt  2	[0,07 s]
13.0.AD: Trace Attempt  3	[0,07 s]
13.0.AD: Trace Attempt  4	[0,08 s]
13.0.AD: Trace Attempt  5	[0,09 s]
13.0.AD: Trace Attempt  1	[0,23 s]
13.0.AD: Trace Attempt  2	[0,23 s]
13.0.AD: Trace Attempt  3	[0,24 s]
13.0.AD: Trace Attempt  4	[0,24 s]
13.0.AD: Trace Attempt  5	[0,25 s]
13.0.Ht: Trace Attempt 25	[609,21 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.AD: Stopped processing property "property:25"	[425,60 s].
13.0.AD: Morphing to AM
13.0.AD: Trace Attempt 23	[0,65 s]
13.0.AD: All properties determined. [0,00 s]
13.0.AD: Exited with Success (@ 0,00 s)
13.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.AM: Starting proof for property "property:25"	[0,00 s].
13.0.AM: Trace Attempt  1	[0,00 s]
13.0.AM: Trace Attempt  1	[0,00 s]
13.0.AM: Trace Attempt  2	[0,00 s]
13.0.AM: Trace Attempt  3	[0,01 s]
13.0.AM: Trace Attempt  1	[0,01 s]
13.0.AM: Trace Attempt  2	[0,01 s]
13.0.AM: Trace Attempt  3	[0,01 s]
13.0.AM: Trace Attempt  4	[0,02 s]
13.0.AM: Trace Attempt  5	[0,03 s]
13.0.AM: Trace Attempt  1	[0,06 s]
13.0.AM: Trace Attempt  2	[0,06 s]
13.0.AM: Trace Attempt  3	[0,07 s]
13.0.AM: Trace Attempt  4	[0,08 s]
13.0.AM: Trace Attempt  5	[0,10 s]
13.0.AM: Trace Attempt  1	[0,42 s]
13.0.AM: Trace Attempt  2	[0,43 s]
13.0.AM: Trace Attempt  3	[0,43 s]
13.0.AB: Trace Attempt 24	[625,57 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.AM: Stopped processing property "property:25"	[230,62 s].
13.0.AM: Morphing to I
13.0.AM: Trace Attempt 23	[0,86 s]
13.0.AM: All properties determined. [0,00 s]
13.0.AM: Exited with Success (@ 0,00 s)
13.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.I: Starting proof for property "property:25"	[0,00 s].
13.0.I: Trace Attempt 23	[0,04 s]
13.0.Ht: Trace Attempt 26	[1118,25 s]
13.0.AB: Trace Attempt 25	[1177,35 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.AB: Stopped processing property "property:25"	[1217,94 s].
13.0.AB: Morphing to N
13.0.AB: All properties determined. [0,00 s]
13.0.AB: Exited with Success (@ 0,00 s)
13.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.N: Starting proof for property "property:25"	[0,00 s].
13.0.N: Trace Attempt 23	[0,03 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.N: Stopped processing property "property:25"	[212,93 s].
13.0.N: Morphing to Tri
13.0.N: All properties determined. [0,00 s]
13.0.N: Exited with Success (@ 0,00 s)
13.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.Tri: Starting proof for property "property:25"	[0,00 s].
13.0.Tri: Trace Attempt  1	[0,00 s]
13.0.Tri:    0.00" ---- Launching main thread ----
13.0.Tri:    0.23" ---- Launching abstraction thread ----
13.0.Tri:    0.24" ---- Launching multi-phase simplification thread ----
13.0.Tri: Trace Attempt  2	[0,99 s]
13.0.Tri: Trace Attempt  3	[0,99 s]
13.0.Tri: Trace Attempt  4	[1,16 s]
13.0.Tri: Trace Attempt  5	[1,17 s]
13.0.Tri:    1.91" Simplification phase 1 complete
13.0.Tri:    4.22" Simplification phase 2 complete
13.0.Tri:    6.63" Simplification phase 3 complete
   6.63" ---- Completed simplification thread ----
   6.63" ---- Restarting main thread on simplified netlist ----
13.0.Tri:    6.75" ---- Restarting abstraction thread on simplified netlist ----
13.0.Ht: Trace Attempt 27	[1818,41 s]
13.0.I: Trace Attempt 24	[872,07 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.Tri: Stopped processing property "property:25"	[274,63 s].
13.0.Tri: Morphing to B
13.0.Tri: Trace Attempt 23	[1,72 s]
13.0.Tri: All properties determined. [0,00 s]
13.0.Tri: Exited with Success (@ 0,00 s)
13.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.B: Starting proof for property "property:25"	[0,00 s].
13.0.B: Trace Attempt  1	[0,00 s]
13.0.B: Trace Attempt  2	[0,01 s]
13.0.B: Trace Attempt  3	[0,01 s]
13.0.B: Trace Attempt  4	[0,01 s]
13.0.B: Trace Attempt  5	[0,01 s]
13.0.Ht: Trace Attempt 28	[2008,17 s]
13.0.B: Trace Attempt 24	[137,92 s]
13.0.B: Trace Attempt 25	[289,90 s]
13.0.B: Trace Attempt 26	[402,06 s]
WARNING (WPF042): 13: A single property remains, and one of the engines "Ht", "Hts", "Hp", "Hps", "B", or "Bm" is already running. Ignoring "Hts".
13.0.I: Stopped processing property "property:25"	[1460,42 s].
13.0.I: Morphing to N
13.0.I: Trace Attempt 24	[872,18 s]
13.0.I: All properties determined. [0,00 s]
13.0.I: Exited with Success (@ 0,00 s)
13.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
13.0.N: Starting proof for property "property:25"	[0,00 s].
13.0.Ht: Trace Attempt 29	[2458,45 s]
13.0.Ht: Trace Attempt 30	[2480,49 s]
13.0.Ht: Reached length limit (30) [1848,75 s]
13.0.N: Requesting engine job to terminate
13.0.B: Requesting engine job to terminate
INFO (IPF144): 13: Initiating shutdown of proof [2502,23]
13.0.N: Stopped processing property "property:25"	[62,33 s].
13.0.B: Stopped processing property "property:25"	[595,08 s].
13.0.N: Trace Attempt 24	[0,04 s]
13.0.N: Interrupted. [1866,36 s]
13.0.B: Interrupted. [1610,83 s]
13.0.B: Exited with Success (@ 2502,39 s)
13.0.Ht: Exited with Success (@ 2502,39 s)
13.0.N: Exited with Success (@ 2502,40 s)
13: ProofGrid usable level: 0
13: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     3
     jobs where 1 minute load exceeded core count  :     1
     jobs where 15 minute load exceeded core count :     3

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08     2501.81        0.00      100.00 %
     Ht        0.17     2480.56        0.00       99.99 %
      B        0.06     2501.33        0.00      100.00 %
    all        0.10     2494.57        0.00      100.00 %

    Data read    : 91.99 kiB
    Data written : 14.55 kiB

13: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 13
[formal] % always w_error_counter = 2 |-> o_syndrome = 0 and w_consume_error |-> w_erroneous_symbol = o_symbol
invalid command name "always"


[formal] % assert {always w_error_counter = 2 |-> o_syndrome = 0 and w_consume_error |-> w_erroneous_symbol = o_symbol
}
INFO (IPM004): The name "property:26" is assigned to assertion "always w_error_counter = 2 |-> o_syndrome = 0 and w_consume_error |-> w_erroneous_symbol = o_symbol
".
property:26
[formal] % assert {always w_error_counter = 1 and o_syndrome = 0 and !w_consume_error |-> DUT.w_symbol_correction = 0}
ERROR (ENL064): Parse error on token "!" in expression "always w_error_counter = 1 and o_syndrome = 0 and !w_consume_error |-> DUT.w_symbol_correction = 0".


[formal] % assert {always w_error_counter = 1 and o_syndrome = 0 and not w_consume_error |-> DUT.w_symbol_correction = 0}
INFO (IPM004): The name "property:27" is assigned to assertion "always w_error_counter = 1 and o_syndrome = 0 and not w_consume_error |-> DUT.w_symbol_correction = 0".
property:27
[formal] % prove -bg -property {formal::property:27}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 14
INFO (IPF031): Settings used for proof thread 14:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
14: Using multistage preprocessing
14: Starting reduce
14: Finished reduce in 0.016s
14.0.PRE: Performing Proof Simplification...
14.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
14.0.N: Proof Simplification Iteration 1	[0.00 s]
14.0.N: Proof Simplification Iteration 2	[0.00 s]
14.0.N: Proof Simplification Iteration 3	[0.00 s]
14.0.N: Proof Simplification Iteration 4	[0.00 s]
14.0.N: Proof Simplification Iteration 5	[0.00 s]
14.0.N: Proof Simplification Iteration 6	[0.00 s]
14.0.N: Proof Simplification Iteration 7	[0.00 s]
14.0.N: Proof Simplification Iteration 8	[0.00 s]
14.0.N: Proof Simplification Iteration 9	[0.01 s]
14.0.N: Proof Simplification Iteration 10	[0.01 s]
14.0.N: Proof Simplification Iteration 11	[0.01 s]
14.0.N: Proof Simplification Iteration 12	[0.01 s]
14.0.N: Proof Simplification Iteration 13	[0.01 s]
14.0.PRE: Proof Simplification completed in 0,01 s
14: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
14: =============================== ProofGrid start ===============================
14: ProofGrid usable level: 1
14: ProofGrid is starting event handling
14.0.AM: Proofgrid shell started at 25793@optmaS1(local) jg_23313_optmaS1_84
14.0.N: Proofgrid shell started at 25792@optmaS1(local) jg_23313_optmaS1_84
14.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
14.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
14.0.AM: Last scan. Per property time limit: 0s
14.0.AM: Starting proof for property "property:27"	[0,00 s].
14.0.N: Last scan. Per property time limit: 0s
14.0.N: Starting proof for property "property:27"	[0,00 s].
14.0.AM: Trace Attempt  1	[0,00 s]
14.0.N: Trace Attempt  1	[0,00 s]
14.0.N: Trace Attempt  2	[0,00 s]
14.0.AM: Trace Attempt  1	[0,00 s]
14.0.AM: Trace Attempt  2	[0,00 s]
14.0.AM: Trace Attempt  1	[0,00 s]
14.0.AM: Trace Attempt  2	[0,00 s]
14.0.N: Trace Attempt  2	[0,00 s]
14.0.N: Requesting engine job to stop
14.0.AM: Requesting engine job to stop
INFO (IPF144): 14: Initiating shutdown of proof [0,02]
14.0.AM: A trace with 2 cycles was found. [0,00 s]
INFO (IPF055): 14.0.AM: A counterexample (cex) with 2 cycles was found for the property "property:27" in 0.08 s.
14.0.N: Stopped processing property "property:27"	[0,15 s].
14.0.AM: Stopped processing property "property:27"	[0,15 s].
14.0.AM: All properties determined. [0,00 s]
14.0.N: All properties determined. [0,00 s]
14.0.AM: Exited with Success (@ 0,03 s)
14: ProofGrid usable level: 0
14.0.N: Exited with Success (@ 0,03 s)
14: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.23        0.02        0.00        9.19 %
     AM        0.21        0.02        0.00       10.22 %
    all        0.22        0.02        0.00        9.68 %

    Data read    : 4.62 kiB
    Data written : 1.34 kiB

14: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 14
[formal] % assert {o_valid and w_error_counter = 1 and o_syndrome = 0 and not w_consume_error |-> DUT.w_symbol_correction = 0}
INFO (IPM004): The name "property:28" is assigned to assertion "o_valid and w_error_counter = 1 and o_syndrome = 0 and not w_consume_error |-> DUT.w_symbol_correction = 0".
property:28
[formal] % prove -bg -property {formal::property:28}
background 15
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 15:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
15: Using multistage preprocessing
15: Starting reduce
15: Finished reduce in 0.001s
15.0.PRE: Performing Proof Simplification...
15.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.N: Proof Simplification Iteration 1	[0.00 s]
15.0.N: Proof Simplification Iteration 2	[0.00 s]
15.0.N: Proof Simplification Iteration 3	[0.00 s]
15.0.N: Proof Simplification Iteration 4	[0.00 s]
15.0.N: Proof Simplification Iteration 5	[0.00 s]
15.0.N: Proof Simplification Iteration 6	[0.00 s]
15.0.N: Proof Simplification Iteration 7	[0.00 s]
15.0.N: Proof Simplification Iteration 8	[0.00 s]
15.0.N: Proof Simplification Iteration 9	[0.00 s]
15.0.N: Proof Simplification Iteration 10	[0.01 s]
15.0.N: Proof Simplification Iteration 11	[0.01 s]
15.0.N: Proof Simplification Iteration 12	[0.01 s]
15.0.N: Proof Simplification Iteration 13	[0.01 s]
15.0.PRE: Proof Simplification completed in 0,02 s
15: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
15: =============================== ProofGrid start ===============================
15: ProofGrid usable level: 1
15: ProofGrid is starting event handling
15.0.AM: Proofgrid shell started at 26853@optmaS1(local) jg_23313_optmaS1_85
15.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.AM: Last scan. Per property time limit: 0s
15.0.AM: Starting proof for property "property:28"	[0,00 s].
15.0.AM: Trace Attempt  1	[0,00 s]
15.0.N: Proofgrid shell started at 26852@optmaS1(local) jg_23313_optmaS1_85
15.0.AM: Trace Attempt  1	[0,00 s]
15.0.AM: Trace Attempt  2	[0,00 s]
15.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.N: Last scan. Per property time limit: 0s
15.0.N: Starting proof for property "property:28"	[0,00 s].
15.0.N: Trace Attempt  1	[0,00 s]
15.0.AM: Trace Attempt  3	[0,00 s]
15.0.N: Trace Attempt  2	[0,00 s]
15.0.AM: Trace Attempt  1	[0,00 s]
15.0.AM: Trace Attempt  2	[0,00 s]
15.0.AM: Trace Attempt  3	[0,00 s]
15.0.AM: Trace Attempt  4	[0,01 s]
15.0.N: Trace Attempt  3	[0,00 s]
15.0.N: Trace Attempt  3	[0,00 s]
15.0.N: Trace Attempt  4	[0,00 s]
15.0.N: Trace Attempt  5	[0,00 s]
15.0.AM: Trace Attempt  5	[0,01 s]
15.0.N: Trace Attempt  5	[0,01 s]
15.0.AM: Trace Attempt  1	[0,01 s]
15.0.AM: Trace Attempt  2	[0,01 s]
15.0.AM: Trace Attempt  3	[0,01 s]
15.0.AM: Trace Attempt  1	[0,03 s]
15.0.AM: Trace Attempt  2	[0,03 s]
15.0.AM: Trace Attempt  3	[0,04 s]
15.0.AM: Trace Attempt  1	[17,94 s]
15.0.AM: Trace Attempt  2	[17,94 s]
15.0.AM: Trace Attempt  3	[17,95 s]
15.0.AM: Trace Attempt  5	[17,96 s]
15.0.N: Stopped processing property "property:28"	[22,18 s].
15.0.N: Morphing to B
15.0.N: Trace Attempt 23	[0,07 s]
15.0.N: All properties determined. [0,00 s]
15.0.N: Exited with Success (@ 0,00 s)
15.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.B: Starting proof for property "property:28"	[0,00 s].
15.0.B: Trace Attempt  1	[0,00 s]
15.0.B: Trace Attempt  2	[0,00 s]
15.0.B: Trace Attempt  3	[0,00 s]
15.0.B: Trace Attempt  4	[0,01 s]
15.0.AM: Stopped processing property "property:28"	[22,19 s].
15.0.AM: Morphing to Tri
15.0.AM: Trace Attempt 23	[18,67 s]
15.0.AM: All properties determined. [0,00 s]
15.0.AM: Exited with Success (@ 0,00 s)
15.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.B: Trace Attempt  5	[0,01 s]
15.0.Tri: Starting proof for property "property:28"	[0,00 s].
15.0.Tri: Trace Attempt  1	[0,00 s]
15.0.Tri:    0.00" ---- Launching main thread ----
15.0.Tri:    0.07" ---- Launching abstraction thread ----
15.0.Tri:    0.07" ---- Launching multi-phase simplification thread ----
15.0.Tri: Trace Attempt  2	[0,22 s]
15.0.Tri: Trace Attempt  3	[0,22 s]
15.0.Tri: Trace Attempt  4	[0,22 s]
15.0.Tri: Trace Attempt  5	[0,22 s]
15.0.Tri:    0.90" Simplification phase 1 complete
15.0.Tri:    1.96" Simplification phase 2 complete
15.0.Tri:    2.64" Simplification phase 3 complete
   2.64" ---- Completed simplification thread ----
15.0.Tri:    2.64" ---- Restarting main thread on simplified netlist ----
15.0.Tri:    2.66" ---- Restarting abstraction thread on simplified netlist ----
15.0.B: Trace Attempt 24	[4,68 s]
15.0.B: Trace Attempt 25	[9,95 s]
15.0.B: Trace Attempt 26	[15,60 s]
15.0.B: Trace Attempt 27	[20,47 s]
15.0.B: Stopped processing property "property:28"	[20,97 s].
15.0.B: Morphing to Hts
15.0.B: All properties determined. [0,00 s]
15.0.B: Exited with Success (@ 0,00 s)
15.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.Hts: Starting proof for property "property:28"	[0,00 s].
15.0.Hts: Trace Attempt  1	[0,02 s]
15.0.Hts: Trace Attempt  2	[0,02 s]
15.0.Hts: Trace Attempt  3	[0,02 s]
15.0.Hts: Trace Attempt  4	[0,02 s]
15.0.Hts: Trace Attempt  5	[0,02 s]
15.0.Tri: Stopped processing property "property:28"	[21,03 s].
15.0.Tri: Morphing to I
15.0.Tri: Trace Attempt 23	[0,24 s]
15.0.Tri: All properties determined. [0,00 s]
15.0.Tri: Exited with Success (@ 0,00 s)
15.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.I: Starting proof for property "property:28"	[0,00 s].
15.0.I: Trace Attempt 19	[0,01 s]
15.0.Hts: Trace Attempt 28	[8,15 s]
15.0.Hts: Trace Attempt 29	[17,24 s]
15.0.Hts: Stopped processing property "property:28"	[22,74 s].
15.0.Hts: Morphing to D
15.0.Hts: All properties determined. [0,00 s]
15.0.Hts: Exited with Success (@ 0,00 s)
15.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.D: Starting proof for property "property:28"	[0,00 s].
15.0.D: Trace Attempt  1	[0,01 s]
15.0.D: Trace Attempt  2	[0,01 s]
15.0.D: Trace Attempt  3	[0,02 s]
15.0.D: Trace Attempt  4	[0,02 s]
15.0.D: Trace Attempt  5	[0,03 s]
15.0.I: Stopped processing property "property:28"	[22,79 s].
15.0.I: Morphing to AD
15.0.I: Trace Attempt 23	[0,10 s]
15.0.I: All properties determined. [0,00 s]
15.0.I: Exited with Success (@ 0,00 s)
15.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.AD: Starting proof for property "property:28"	[0,00 s].
15.0.AD: Trace Attempt  1	[0,00 s]
15.0.AD: Trace Attempt  1	[0,00 s]
15.0.AD: Trace Attempt  2	[0,00 s]
15.0.AD: Trace Attempt  3	[0,00 s]
15.0.AD: Trace Attempt  1	[0,00 s]
15.0.AD: Trace Attempt  2	[0,00 s]
15.0.AD: Trace Attempt  3	[0,00 s]
15.0.AD: Trace Attempt  4	[0,01 s]
15.0.AD: Trace Attempt  5	[0,01 s]
15.0.AD: Trace Attempt  1	[0,01 s]
15.0.AD: Trace Attempt  2	[0,01 s]
15.0.AD: Trace Attempt  3	[0,01 s]
15.0.AD: Trace Attempt  4	[0,01 s]
15.0.AD: Trace Attempt  5	[0,02 s]
15.0.AD: Trace Attempt  1	[0,06 s]
15.0.AD: Trace Attempt  2	[0,06 s]
15.0.AD: Trace Attempt  3	[0,06 s]
15.0.AD: Trace Attempt  4	[0,06 s]
15.0.AD: Trace Attempt  5	[0,06 s]
15.0.D: Stopped processing property "property:28"	[9,29 s].
15.0.D: Morphing to M
15.0.D: Trace Attempt 23	[0,21 s]
15.0.D: All properties determined. [0,00 s]
15.0.D: Exited with Success (@ 0,00 s)
15.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.M: Starting proof for property "property:28"	[0,00 s].
15.0.M: Trace Attempt  1	[0,00 s]
15.0.M: Trace Attempt  2	[0,00 s]
15.0.M: Trace Attempt  3	[0,01 s]
15.0.M: Trace Attempt  5	[0,01 s]
15.0.AD: Trace Attempt  1	[17,80 s]
15.0.AD: Trace Attempt  2	[17,80 s]
15.0.AD: Trace Attempt  3	[17,80 s]
15.0.AD: Trace Attempt  4	[17,81 s]
15.0.AD: Trace Attempt  5	[17,81 s]
15.0.AD: Stopped processing property "property:28"	[30,57 s].
15.0.AD: Morphing to D
15.0.AD: Trace Attempt 23	[18,02 s]
15.0.AD: All properties determined. [0,00 s]
15.0.AD: Exited with Success (@ 0,00 s)
15.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.D: Starting proof for property "property:28"	[0,00 s].
15.0.D: Trace Attempt  1	[0,00 s]
15.0.D: Trace Attempt  2	[0,00 s]
15.0.D: Trace Attempt  3	[0,01 s]
15.0.D: Trace Attempt  4	[0,01 s]
15.0.D: Trace Attempt  5	[0,02 s]
15.0.M: Stopped processing property "property:28"	[21,44 s].
15.0.M: Morphing to AMcustom2
15.0.M: Trace Attempt 23	[0,15 s]
15.0.M: All properties determined. [0,00 s]
15.0.M: Exited with Success (@ 0,00 s)
15.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.AMcustom2: Starting proof for property "property:28"	[0,00 s].
15.0.AMcustom2: Trace Attempt  1	[0,00 s]
15.0.AMcustom2: Trace Attempt  2	[0,00 s]
15.0.AMcustom2: Trace Attempt  3	[0,00 s]
15.0.AMcustom2: Trace Attempt  1	[0,00 s]
15.0.AMcustom2: Trace Attempt  2	[0,00 s]
15.0.AMcustom2: Trace Attempt  3	[0,00 s]
15.0.AMcustom2: Trace Attempt  4	[0,00 s]
15.0.AMcustom2: Trace Attempt  5	[0,00 s]
15.0.AMcustom2: Trace Attempt  1	[0,03 s]
15.0.AMcustom2: Trace Attempt  2	[0,03 s]
15.0.AMcustom2: Trace Attempt  3	[0,03 s]
15.0.AMcustom2: Refinement: Adding 1 assumptions
15.0.AMcustom2: Trace Attempt  1	[0,26 s]
15.0.AMcustom2: Trace Attempt  2	[0,26 s]
15.0.AMcustom2: Trace Attempt  3	[0,26 s]
15.0.AMcustom2: Trace Attempt  1	[0,26 s]
15.0.AMcustom2: Trace Attempt  2	[0,26 s]
15.0.AMcustom2: Trace Attempt  3	[0,26 s]
15.0.AMcustom2: Trace Attempt  4	[0,26 s]
15.0.AMcustom2: Trace Attempt  5	[0,26 s]
15.0.AMcustom2: Trace Attempt 24	[23,83 s]
15.0.AMcustom2: Stopped processing property "property:28"	[24,83 s].
15.0.AMcustom2: Morphing to Ncustom3
15.0.AMcustom2: All properties determined. [0,00 s]
15.0.AMcustom2: Exited with Success (@ 0,00 s)
15.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.Ncustom3: Starting proof for property "property:28"	[0,00 s].
15.0.Ncustom3: Trace Attempt  1	[0,00 s]
15.0.Ncustom3: Trace Attempt  2	[0,00 s]
15.0.Ncustom3: Trace Attempt  3	[0,00 s]
15.0.Ncustom3: Trace Attempt  4	[0,00 s]
15.0.Ncustom3: Trace Attempt  5	[0,00 s]
15.0.D: Stopped processing property "property:28"	[28,35 s].
15.0.D: Morphing to B
15.0.D: Trace Attempt 23	[0,21 s]
15.0.D: All properties determined. [0,00 s]
15.0.D: Exited with Success (@ 0,00 s)
15.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.B: Starting proof for property "property:28"	[0,00 s].
15.0.B: Trace Attempt  1	[0,00 s]
15.0.B: Trace Attempt  2	[0,00 s]
15.0.B: Trace Attempt  3	[0,00 s]
15.0.B: Trace Attempt  4	[0,00 s]
15.0.B: Trace Attempt  5	[0,01 s]
15.0.B: Trace Attempt 24	[4,60 s]
15.0.B: Trace Attempt 25	[9,76 s]
15.0.B: Trace Attempt 26	[15,38 s]
15.0.B: Trace Attempt 27	[20,04 s]
15.0.Ncustom3: Trace Attempt 24	[26,99 s]
15.0.Ncustom3: Trace Attempt  1	[27,45 s]
15.0.Ncustom3: Trace Attempt  2	[27,45 s]
15.0.Ncustom3: Trace Attempt  3	[27,46 s]
15.0.B: Stopped processing property "property:28"	[23,99 s].
15.0.B: Morphing to Tri
15.0.B: All properties determined. [0,00 s]
15.0.B: Exited with Success (@ 0,00 s)
15.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.Ncustom3: Stopped processing property "property:28"	[27,47 s].
15.0.Ncustom3: Morphing to K
15.0.Ncustom3: All properties determined. [0,00 s]
15.0.Ncustom3: Exited with Success (@ 0,00 s)
15.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.K: Starting proof for property "property:28"	[0,00 s].
15.0.Tri: Starting proof for property "property:28"	[0,00 s].
15.0.Tri: Trace Attempt  1	[0,00 s]
15.0.K: Trace Attempt 23	[0,03 s]
15.0.Tri:    0.00" ---- Launching main thread ----
15.0.Tri:    0.02" ---- Launching abstraction thread ----
15.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
15.0.Tri: Trace Attempt  2	[0,12 s]
15.0.Tri: Trace Attempt  3	[0,12 s]
15.0.Tri: Trace Attempt  4	[0,12 s]
15.0.Tri: Trace Attempt  5	[0,12 s]
15.0.Tri:    0.84" Simplification phase 1 complete
15.0.Tri:    0.88" Simplification phase 2 complete
15.0.Tri:    1.50" Simplification phase 3 complete
   1.50" ---- Completed simplification thread ----
15.0.Tri:    1.50" ---- Restarting main thread on simplified netlist ----
15.0.Tri:    1.52" ---- Restarting abstraction thread on simplified netlist ----
15.0.K: Trace Attempt  1	[27,63 s]
15.0.K: Trace Attempt  2	[27,63 s]
15.0.K: Trace Attempt  3	[27,63 s]
15.0.K: Trace Attempt  4	[27,63 s]
15.0.K: Trace Attempt  5	[27,63 s]
15.0.Tri: Stopped processing property "property:28"	[28,49 s].
15.0.K: Stopped processing property "property:28"	[28,50 s].
15.0.K: Morphing to AB
15.0.K: Trace Attempt 23	[27,68 s]
15.0.K: All properties determined. [0,00 s]
15.0.K: Exited with Success (@ 0,00 s)
15.0.Tri: Morphing to M
15.0.Tri: Trace Attempt 23	[0,15 s]
15.0.Tri: All properties determined. [0,00 s]
15.0.Tri: Exited with Success (@ 0,00 s)
15.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.AB: Starting proof for property "property:28"	[0,00 s].
15.0.AB: Trace Attempt  1	[0,00 s]
15.0.M: Starting proof for property "property:28"	[0,00 s].
15.0.AB: Trace Attempt  1	[0,00 s]
15.0.AB: Trace Attempt  2	[0,00 s]
15.0.AB: Trace Attempt  3	[0,00 s]
15.0.AB: Trace Attempt  1	[0,00 s]
15.0.AB: Trace Attempt  2	[0,00 s]
15.0.M: Trace Attempt  1	[0,00 s]
15.0.AB: Trace Attempt  3	[0,00 s]
15.0.M: Trace Attempt  2	[0,00 s]
15.0.AB: Trace Attempt  4	[0,00 s]
15.0.AB: Trace Attempt  5	[0,00 s]
15.0.AB: Trace Attempt  1	[0,01 s]
15.0.AB: Trace Attempt  2	[0,01 s]
15.0.AB: Trace Attempt  3	[0,01 s]
15.0.AB: Trace Attempt  4	[0,01 s]
15.0.AB: Trace Attempt  5	[0,01 s]
15.0.M: Trace Attempt  3	[0,01 s]
15.0.M: Trace Attempt  5	[0,02 s]
15.0.AB: Trace Attempt  1	[0,03 s]
15.0.AB: Trace Attempt  2	[0,03 s]
15.0.AB: Trace Attempt  3	[0,03 s]
15.0.AB: Trace Attempt  4	[0,03 s]
15.0.AB: Trace Attempt  5	[0,03 s]
15.0.AB: Trace Attempt  1	[17,73 s]
15.0.AB: Trace Attempt  2	[17,73 s]
15.0.AB: Trace Attempt  3	[17,73 s]
15.0.AB: Trace Attempt  4	[17,73 s]
15.0.AB: Trace Attempt  5	[17,73 s]
15.0.AB: Trace Attempt 24	[29,99 s]
15.0.AB: Trace Attempt 24	[56,91 s]
15.0.M: Stopped processing property "property:28"	[81,05 s].
15.0.M: Morphing to N
15.0.M: Trace Attempt 23	[0,17 s]
15.0.M: All properties determined. [0,00 s]
15.0.M: Exited with Success (@ 0,00 s)
15.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.AB: Stopped processing property "property:28"	[81,05 s].
15.0.AB: Morphing to AM
15.0.AB: All properties determined. [0,00 s]
15.0.AB: Exited with Success (@ 0,00 s)
15.0.N: Starting proof for property "property:28"	[0,00 s].
15.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.AM: Starting proof for property "property:28"	[0,00 s].
15.0.AM: Trace Attempt  1	[0,00 s]
15.0.AM: Trace Attempt  1	[0,00 s]
15.0.AM: Trace Attempt  2	[0,00 s]
15.0.AM: Trace Attempt  3	[0,00 s]
15.0.AM: Trace Attempt  1	[0,00 s]
15.0.AM: Trace Attempt  2	[0,00 s]
15.0.AM: Trace Attempt  3	[0,00 s]
15.0.AM: Trace Attempt  4	[0,00 s]
15.0.AM: Trace Attempt  5	[0,01 s]
15.0.AM: Trace Attempt  1	[0,01 s]
15.0.AM: Trace Attempt  2	[0,01 s]
15.0.AM: Trace Attempt  3	[0,01 s]
15.0.N: Trace Attempt 23	[0,01 s]
15.0.AM: Trace Attempt  1	[0,03 s]
15.0.AM: Trace Attempt  2	[0,03 s]
15.0.AM: Trace Attempt  3	[0,03 s]
15.0.AM: Trace Attempt  1	[18,03 s]
15.0.AM: Trace Attempt  2	[18,03 s]
15.0.AM: Trace Attempt  3	[18,04 s]
15.0.AM: Trace Attempt  5	[18,04 s]
15.0.N: Trace Attempt 24	[27,25 s]
15.0.N: Trace Attempt  1	[27,67 s]
15.0.N: Trace Attempt  2	[27,67 s]
15.0.N: Trace Attempt  3	[27,67 s]
15.0.N: Trace Attempt  5	[27,68 s]
15.0.N: Stopped processing property "property:28"	[208,74 s].
15.0.N: Morphing to Hts
15.0.N: Trace Attempt 23	[28,93 s]
15.0.N: All properties determined. [0,00 s]
15.0.N: Exited with Success (@ 0,00 s)
15.0.AM: Stopped processing property "property:28"	[208,74 s].
15.0.AM: Morphing to D
15.0.AM: Trace Attempt 23	[18,83 s]
15.0.AM: All properties determined. [0,00 s]
15.0.AM: Exited with Success (@ 0,00 s)
15.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.Hts: Starting proof for property "property:28"	[0,00 s].
15.0.Hts: Trace Attempt  1	[0,00 s]
15.0.Hts: Trace Attempt  2	[0,00 s]
15.0.Hts: Trace Attempt  3	[0,00 s]
15.0.Hts: Trace Attempt  4	[0,00 s]
15.0.Hts: Trace Attempt  5	[0,00 s]
15.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
15.0.D: Starting proof for property "property:28"	[0,00 s].
15.0.D: Trace Attempt 23	[0,02 s]
15.0.Hts: Trace Attempt 30	[10,64 s]
15.0.Hts: Stopped processing property "property:28"	[10,65 s].
15.0.Hts: Requesting engine job to stop
15.0.D: Requesting engine job to stop
INFO (IPF144): 15: Initiating shutdown of proof [477,91]
15.0.Hts: Interrupted. [428,20 s]
15.0.D: Stopped processing property "property:28"	[10,65 s].
15.0.D: Interrupted. [477,65 s]
15.0.Hts: Exited with Success (@ 477,95 s)
15: ProofGrid usable level: 0
15.0.D: Exited with Success (@ 477,95 s)
15: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Hts        0.03      473.22        0.00       99.99 %
      D        0.03      477.74        0.00       99.99 %
    all        0.03      475.48        0.00       99.99 %

    Data read    : 37.39 kiB
    Data written : 14.50 kiB

15: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 15
[formal] % assume always w_error_counter = 2 |-> o_syndrome = 0 and w_consume_error |-> w_erroneous_symbol = o_symbol
ERROR (ENL063): Syntax error near "" in expression "always".


[formal] % assume w_inc_error_counter -bound 2
INFO (IPM005): The name "formal::assume:8" is assigned to assumption "w_inc_error_counter".
assume:8
[formal] % prove -bg -property {formal::property:25}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 16
INFO (IPF031): Settings used for proof thread 16:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
16: Using multistage preprocessing
16: Starting reduce
16: Finished reduce in 0.001s
16.0.PRE: Performing Proof Simplification...
16.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
16.0.N: Proof Simplification Iteration 1	[0.00 s]
16.0.N: Proof Simplification Iteration 2	[0.00 s]
16.0.N: Proof Simplification Iteration 3	[0.00 s]
16.0.N: Proof Simplification Iteration 4	[0.00 s]
16.0.N: Proof Simplification Iteration 5	[0.00 s]
16.0.N: Proof Simplification Iteration 6	[0.00 s]
16.0.N: Proof Simplification Iteration 7	[0.00 s]
16.0.N: Proof Simplification Iteration 8	[0.01 s]
16.0.N: Proof Simplification Iteration 9	[0.01 s]
16.0.N: Proof Simplification Iteration 10	[0.01 s]
16.0.N: Proof Simplification Iteration 11	[0.01 s]
16.0.N: Proof Simplification Iteration 12	[0.01 s]
16.0.N: Proof Simplification Iteration 13	[0.01 s]
16.0.PRE: Proof Simplification completed in 0,01 s
16: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
16: =============================== ProofGrid start ===============================
16: ProofGrid usable level: 1
16: ProofGrid is starting event handling
16.0.AM: Proofgrid shell started at 22395@optmaS1(local) jg_23313_optmaS1_86
16.0.N: Proofgrid shell started at 22394@optmaS1(local) jg_23313_optmaS1_86
16.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
16.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
16.0.N: Last scan. Per property time limit: 0s
16.0.N: Starting proof for property "property:25"	[0,00 s].
16.0.AM: Last scan. Per property time limit: 0s
16.0.AM: Starting proof for property "property:25"	[0,00 s].
16.0.AM: Trace Attempt  1	[0,00 s]
16.0.N: Trace Attempt  1	[0,00 s]
16.0.N: Trace Attempt  2	[0,00 s]
16.0.AM: Trace Attempt  1	[0,00 s]
16.0.AM: Trace Attempt  2	[0,00 s]
16.0.N: Trace Attempt  2	[0,00 s]
16.0.N: Trace Attempt  3	[0,01 s]
16.0.AM: Trace Attempt  3	[0,01 s]
16.0.AM: Trace Attempt  1	[0,01 s]
16.0.N: Trace Attempt  3	[0,01 s]
16.0.AM: Trace Attempt  2	[0,01 s]
16.0.AM: Trace Attempt  3	[0,01 s]
16.0.N: Trace Attempt  4	[0,01 s]
16.0.AM: Trace Attempt  4	[0,01 s]
16.0.AM: Trace Attempt  5	[0,01 s]
16.0.N: Trace Attempt  4	[0,01 s]
16.0.N: Trace Attempt  5	[0,02 s]
16.0.AM: Trace Attempt  1	[0,03 s]
16.0.AM: Trace Attempt  2	[0,03 s]
16.0.AM: Trace Attempt  3	[0,03 s]
16.0.AM: Trace Attempt  4	[0,04 s]
16.0.AM: Trace Attempt  5	[0,05 s]
16.0.AM: Trace Attempt  1	[0,17 s]
16.0.AM: Trace Attempt  2	[0,17 s]
16.0.AM: Trace Attempt  3	[0,17 s]
16.0.AM: Trace Attempt 24	[12,11 s]
16.0.AM: Trace Attempt 25	[22,78 s]
16.0.AM: Stopped processing property "property:25"	[22,86 s].
16.0.AM: Morphing to Tri
16.0.AM: All properties determined. [0,00 s]
16.0.AM: Exited with Success (@ 0,00 s)
16.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
16.0.Tri: Starting proof for property "property:25"	[0,00 s].
16.0.Tri: Trace Attempt  1	[0,00 s]
16.0.Tri:    0.00" ---- Launching main thread ----
16.0.N: Stopped processing property "property:25"	[22,90 s].
16.0.N: Morphing to B
16.0.N: Trace Attempt 23	[0,15 s]
16.0.N: All properties determined. [0,00 s]
16.0.N: Exited with Success (@ 0,00 s)
16.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
16.0.B: Starting proof for property "property:25"	[0,00 s].
16.0.B: Trace Attempt  1	[0,00 s]
16.0.B: Trace Attempt  2	[0,00 s]
16.0.B: Trace Attempt  3	[0,01 s]
16.0.B: Trace Attempt  4	[0,01 s]
16.0.B: Trace Attempt  5	[0,01 s]
16.0.Tri:    0.02" ---- Launching abstraction thread ----
16.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
16.0.Tri: Trace Attempt  2	[0,09 s]
16.0.Tri: Trace Attempt  3	[0,09 s]
16.0.Tri: Trace Attempt  4	[0,09 s]
16.0.Tri: Trace Attempt  5	[0,09 s]
16.0.Tri:    1.64" Simplification phase 1 complete
16.0.Tri:    1.69" Simplification phase 2 complete
16.0.Tri:    2.64" Simplification phase 3 complete
   2.64" ---- Completed simplification thread ----
16.0.Tri:    2.64" ---- Restarting main thread on simplified netlist ----
16.0.Tri:    2.66" ---- Restarting abstraction thread on simplified netlist ----
16.0.B: Trace Attempt 25	[6,83 s]
16.0.B: Trace Attempt 30	[6,85 s]
16.0.B: Stopped processing property "property:25"	[6,85 s].
16.0.B: Requesting engine job to stop
16.0.Tri: Requesting engine job to stop
INFO (IPF144): 16: Initiating shutdown of proof [29,75]
16.0.B: Interrupted. [29,67 s]
16.0.B: Exited with Success (@ 29,76 s)
16: ProofGrid usable level: 0
16.0.Tri: Stopped processing property "property:25"	[6,91 s].
16.0.Tri: Trace Attempt 23	[0,12 s]
16.0.Tri: Interrupted. [22,79 s]
16.0.Tri: Exited with Success (@ 29,78 s)
16: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.05       29.64        0.00       99.84 %
    Tri        0.05       29.68        0.00       99.85 %
    all        0.05       29.66        0.00       99.85 %

    Data read    : 7.39 kiB
    Data written : 2.90 kiB

16: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 16
[formal] % assume -disable formal::assume:8
formal::assume:8
[formal] % assume w_inc_error_counter -bound 1
INFO (IPM005): The name "formal::assume:9" is assigned to assumption "w_inc_error_counter".
assume:9
[formal] % prove -bg -property {formal::property:25}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 17
INFO (IPF031): Settings used for proof thread 17:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
17: Using multistage preprocessing
17: Starting reduce
17: Finished reduce in 0.002s
17.0.PRE: Performing Proof Simplification...
17.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.N: Proof Simplification Iteration 1	[0.00 s]
17.0.N: Proof Simplification Iteration 2	[0.00 s]
17.0.N: Proof Simplification Iteration 3	[0.00 s]
17.0.N: Proof Simplification Iteration 4	[0.00 s]
17.0.N: Proof Simplification Iteration 5	[0.00 s]
17.0.N: Proof Simplification Iteration 6	[0.00 s]
17.0.N: Proof Simplification Iteration 7	[0.00 s]
17.0.N: Proof Simplification Iteration 8	[0.01 s]
17.0.N: Proof Simplification Iteration 9	[0.01 s]
17.0.N: Proof Simplification Iteration 10	[0.01 s]
17.0.N: Proof Simplification Iteration 11	[0.01 s]
17.0.N: Proof Simplification Iteration 12	[0.01 s]
17.0.N: Proof Simplification Iteration 13	[0.01 s]
17.0.PRE: Proof Simplification completed in 0,01 s
17: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
17: =============================== ProofGrid start ===============================
17: ProofGrid usable level: 1
17: ProofGrid is starting event handling
17.0.N: Proofgrid shell started at 23897@optmaS1(local) jg_23313_optmaS1_87
17.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.AM: Proofgrid shell started at 23898@optmaS1(local) jg_23313_optmaS1_87
17.0.N: Last scan. Per property time limit: 0s
17.0.N: Starting proof for property "property:25"	[0,00 s].
17.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.N: Trace Attempt  1	[0,00 s]
17.0.N: Trace Attempt  2	[0,00 s]
17.0.AM: Last scan. Per property time limit: 0s
17.0.AM: Starting proof for property "property:25"	[0,00 s].
17.0.AM: Trace Attempt  1	[0,00 s]
17.0.N: Trace Attempt  2	[0,00 s]
17.0.AM: Trace Attempt  1	[0,00 s]
17.0.AM: Trace Attempt  2	[0,00 s]
17.0.N: Trace Attempt  3	[0,00 s]
17.0.N: Trace Attempt  3	[0,01 s]
17.0.AM: Trace Attempt  3	[0,00 s]
17.0.N: Trace Attempt  4	[0,01 s]
17.0.AM: Trace Attempt  1	[0,01 s]
17.0.AM: Trace Attempt  2	[0,01 s]
17.0.AM: Trace Attempt  3	[0,01 s]
17.0.N: Trace Attempt  4	[0,01 s]
17.0.AM: Trace Attempt  4	[0,01 s]
17.0.AM: Trace Attempt  5	[0,01 s]
17.0.N: Trace Attempt  5	[0,01 s]
17.0.N: Trace Attempt  5	[0,01 s]
17.0.AM: Trace Attempt  1	[0,02 s]
17.0.AM: Trace Attempt  2	[0,02 s]
17.0.AM: Trace Attempt  3	[0,02 s]
17.0.AM: Trace Attempt  4	[0,03 s]
17.0.AM: Trace Attempt  1	[0,11 s]
17.0.AM: Trace Attempt  2	[0,11 s]
17.0.AM: Trace Attempt  3	[0,11 s]
17.0.AM: Trace Attempt  1	[0,16 s]
17.0.AM: Trace Attempt  2	[0,16 s]
17.0.AM: Trace Attempt  3	[0,16 s]
17.0.N: Stopped processing property "property:25"	[23,26 s].
17.0.N: Morphing to B
17.0.N: Trace Attempt 23	[0,11 s]
17.0.N: All properties determined. [0,00 s]
17.0.N: Exited with Success (@ 0,00 s)
17.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.B: Starting proof for property "property:25"	[0,00 s].
17.0.B: Trace Attempt  1	[0,00 s]
17.0.B: Trace Attempt  2	[0,00 s]
17.0.B: Trace Attempt  3	[0,01 s]
17.0.B: Trace Attempt  4	[0,01 s]
17.0.B: Trace Attempt  5	[0,01 s]
17.0.AM: Stopped processing property "property:25"	[23,27 s].
17.0.AM: Morphing to Tri
17.0.AM: Trace Attempt 23	[0,21 s]
17.0.AM: All properties determined. [0,00 s]
17.0.AM: Exited with Success (@ 0,00 s)
17.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.Tri: Starting proof for property "property:25"	[0,00 s].
17.0.Tri: Trace Attempt  1	[0,00 s]
17.0.Tri:    0.00" ---- Launching main thread ----
17.0.Tri:    0.02" ---- Launching abstraction thread ----
17.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
17.0.Tri: Trace Attempt  2	[0,09 s]
17.0.Tri: Trace Attempt  3	[0,09 s]
17.0.Tri: Trace Attempt  4	[0,09 s]
17.0.Tri: Trace Attempt  5	[0,09 s]
17.0.Tri:    0.86" Simplification phase 1 complete
17.0.Tri:    1.33" Simplification phase 2 complete
17.0.Tri:    2.49" Simplification phase 3 complete
17.0.Tri:    2.49" ---- Completed simplification thread ----
17.0.Tri:    2.49" ---- Restarting main thread on simplified netlist ----
17.0.Tri:    2.51" ---- Restarting abstraction thread on simplified netlist ----
17.0.B: Stopped processing property "property:25"	[8,18 s].
17.0.B: Morphing to Hts
17.0.B: Trace Attempt 23	[0,05 s]
17.0.B: All properties determined. [0,00 s]
17.0.B: Exited with Success (@ 0,00 s)
17.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.Hts: Starting proof for property "property:25"	[0,00 s].
17.0.Tri: Stopped processing property "property:25"	[8,17 s].
17.0.Hts: Trace Attempt  1	[0,00 s]
17.0.Hts: Trace Attempt  2	[0,00 s]
17.0.Hts: Trace Attempt  3	[0,00 s]
17.0.Hts: Trace Attempt  4	[0,00 s]
17.0.Hts: Trace Attempt  5	[0,00 s]
17.0.Tri: Morphing to I
17.0.Tri: Trace Attempt 23	[0,12 s]
17.0.Tri: All properties determined. [0,00 s]
17.0.Tri: Exited with Success (@ 0,00 s)
17.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.I: Starting proof for property "property:25"	[0,00 s].
17.0.I: Trace Attempt 19	[0,02 s]
17.0.Hts: Stopped processing property "property:25"	[22,15 s].
17.0.Hts: Morphing to D
17.0.Hts: Trace Attempt 23	[0,02 s]
17.0.Hts: All properties determined. [0,00 s]
17.0.Hts: Exited with Success (@ 0,00 s)
17.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.D: Starting proof for property "property:25"	[0,00 s].
17.0.D: Trace Attempt  1	[0,00 s]
17.0.D: Trace Attempt  2	[0,00 s]
17.0.D: Trace Attempt  3	[0,01 s]
17.0.D: Trace Attempt  4	[0,01 s]
17.0.I: Stopped processing property "property:25"	[22,16 s].
17.0.I: Morphing to AD
17.0.I: Trace Attempt 23	[0,12 s]
17.0.I: All properties determined. [0,00 s]
17.0.I: Exited with Success (@ 0,00 s)
17.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.AD: Starting proof for property "property:25"	[0,00 s].
17.0.AD: Trace Attempt  1	[0,00 s]
17.0.AD: Trace Attempt  1	[0,00 s]
17.0.AD: Trace Attempt  2	[0,00 s]
17.0.AD: Trace Attempt  3	[0,00 s]
17.0.AD: Trace Attempt  1	[0,00 s]
17.0.AD: Trace Attempt  2	[0,00 s]
17.0.AD: Trace Attempt  3	[0,00 s]
17.0.AD: Trace Attempt  4	[0,01 s]
17.0.D: Trace Attempt  5	[0,02 s]
17.0.AD: Trace Attempt  5	[0,01 s]
17.0.AD: Trace Attempt  1	[0,02 s]
17.0.AD: Trace Attempt  2	[0,02 s]
17.0.AD: Trace Attempt  3	[0,02 s]
17.0.AD: Trace Attempt  4	[0,02 s]
17.0.AD: Trace Attempt  5	[0,03 s]
17.0.AD: Trace Attempt  1	[0,07 s]
17.0.AD: Trace Attempt  2	[0,07 s]
17.0.AD: Trace Attempt  3	[0,08 s]
17.0.AD: Trace Attempt  4	[0,08 s]
17.0.AD: Trace Attempt  5	[0,08 s]
17.0.AD: Trace Attempt  1	[0,17 s]
17.0.AD: Trace Attempt  2	[0,17 s]
17.0.AD: Trace Attempt  3	[0,17 s]
17.0.AD: Trace Attempt  4	[0,17 s]
17.0.AD: Trace Attempt  5	[0,17 s]
17.0.D: Stopped processing property "property:25"	[23,37 s].
17.0.D: Morphing to B
17.0.D: Trace Attempt 23	[0,27 s]
17.0.D: All properties determined. [0,00 s]
17.0.D: Exited with Success (@ 0,00 s)
17.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.B: Starting proof for property "property:25"	[0,00 s].
17.0.B: Trace Attempt  1	[0,00 s]
17.0.B: Trace Attempt  2	[0,00 s]
17.0.B: Trace Attempt  3	[0,00 s]
17.0.B: Trace Attempt  4	[0,01 s]
17.0.B: Trace Attempt  5	[0,01 s]
17.0.AD: Stopped processing property "property:25"	[23,36 s].
17.0.AD: Morphing to M
17.0.AD: Trace Attempt 23	[0,31 s]
17.0.AD: All properties determined. [0,00 s]
17.0.AD: Exited with Success (@ 0,00 s)
17.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.M: Starting proof for property "property:25"	[0,00 s].
17.0.M: Trace Attempt  1	[0,00 s]
17.0.M: Trace Attempt  2	[0,00 s]
17.0.M: Trace Attempt  3	[0,01 s]
17.0.M: Trace Attempt  4	[0,02 s]
17.0.M: Trace Attempt  5	[0,04 s]
17.0.B: Stopped processing property "property:25"	[21,89 s].
17.0.B: Morphing to Tri
17.0.B: Trace Attempt 23	[0,05 s]
17.0.B: All properties determined. [0,00 s]
17.0.B: Exited with Success (@ 0,00 s)
17.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.Tri: Starting proof for property "property:25"	[0,00 s].
17.0.Tri: Trace Attempt  1	[0,00 s]
17.0.Tri:    0.00" ---- Launching main thread ----
17.0.Tri:    0.02" ---- Launching abstraction thread ----
17.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
17.0.M: Stopped processing property "property:25"	[21,95 s].
17.0.M: Morphing to AMcustom2
17.0.M: Trace Attempt 23	[0,85 s]
17.0.M: All properties determined. [0,00 s]
17.0.M: Exited with Success (@ 0,00 s)
17.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.AMcustom2: Starting proof for property "property:25"	[0,00 s].
17.0.AMcustom2: Trace Attempt  1	[0,00 s]
17.0.AMcustom2: Trace Attempt  2	[0,00 s]
17.0.AMcustom2: Trace Attempt  3	[0,00 s]
17.0.AMcustom2: Trace Attempt  1	[0,00 s]
17.0.AMcustom2: Trace Attempt  2	[0,00 s]
17.0.AMcustom2: Trace Attempt  3	[0,00 s]
17.0.AMcustom2: Trace Attempt  4	[0,01 s]
17.0.AMcustom2: Trace Attempt  5	[0,01 s]
17.0.Tri: Trace Attempt  2	[0,11 s]
17.0.Tri: Trace Attempt  3	[0,11 s]
17.0.Tri: Trace Attempt  4	[0,11 s]
17.0.Tri: Trace Attempt  5	[0,11 s]
17.0.AMcustom2: Refinement: Adding 1 assumptions
17.0.AMcustom2: Trace Attempt  1	[0,42 s]
17.0.AMcustom2: Trace Attempt  2	[0,42 s]
17.0.AMcustom2: Trace Attempt  3	[0,42 s]
17.0.AMcustom2: Trace Attempt  1	[0,42 s]
17.0.AMcustom2: Trace Attempt  2	[0,42 s]
17.0.AMcustom2: Trace Attempt  3	[0,42 s]
17.0.AMcustom2: Trace Attempt  4	[0,43 s]
17.0.AMcustom2: Trace Attempt  5	[0,43 s]
17.0.AMcustom2: Refinement: Adding 1 assumptions
17.0.AMcustom2: Trace Attempt  1	[0,74 s]
17.0.AMcustom2: Trace Attempt  2	[0,74 s]
17.0.AMcustom2: Trace Attempt  3	[0,74 s]
17.0.AMcustom2: Trace Attempt  1	[0,74 s]
17.0.AMcustom2: Trace Attempt  2	[0,74 s]
17.0.AMcustom2: Trace Attempt  3	[0,74 s]
17.0.AMcustom2: Trace Attempt  4	[0,75 s]
17.0.AMcustom2: Trace Attempt  5	[0,75 s]
17.0.Tri:    0.86" Simplification phase 1 complete
17.0.AMcustom2: Refinement: Adding 1 assumptions
17.0.AMcustom2: Trace Attempt  1	[1,00 s]
17.0.AMcustom2: Trace Attempt  2	[1,00 s]
17.0.AMcustom2: Trace Attempt  3	[1,00 s]
17.0.AMcustom2: Trace Attempt  1	[1,00 s]
17.0.AMcustom2: Trace Attempt  2	[1,00 s]
17.0.AMcustom2: Trace Attempt  3	[1,00 s]
17.0.AMcustom2: Trace Attempt  4	[1,01 s]
17.0.AMcustom2: Trace Attempt  5	[1,01 s]
17.0.Tri:    1.32" Simplification phase 2 complete
17.0.AMcustom2: Refinement: Adding 2 assumptions
17.0.AMcustom2: Trace Attempt  1	[1,28 s]
17.0.AMcustom2: Trace Attempt  2	[1,28 s]
17.0.AMcustom2: Trace Attempt  3	[1,28 s]
17.0.AMcustom2: Trace Attempt  1	[1,28 s]
17.0.AMcustom2: Trace Attempt  2	[1,28 s]
17.0.AMcustom2: Trace Attempt  3	[1,28 s]
17.0.AMcustom2: Trace Attempt  4	[1,29 s]
17.0.AMcustom2: Trace Attempt  5	[1,29 s]
17.0.Tri:    2.47" Simplification phase 3 complete
17.0.Tri:    2.47" ---- Completed simplification thread ----
17.0.Tri:    2.47" ---- Restarting main thread on simplified netlist ----
17.0.Tri:    2.49" ---- Restarting abstraction thread on simplified netlist ----
17.0.Tri: Stopped processing property "property:25"	[24,23 s].
17.0.Tri: Morphing to B
17.0.Tri: Trace Attempt 23	[0,16 s]
17.0.Tri: All properties determined. [0,00 s]
17.0.Tri: Exited with Success (@ 0,00 s)
17.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.B: Starting proof for property "property:25"	[0,00 s].
17.0.B: Trace Attempt  1	[0,00 s]
17.0.AMcustom2: Stopped processing property "property:25"	[24,16 s].
17.0.AMcustom2: Morphing to Ncustom3
17.0.AMcustom2: Trace Attempt 23	[1,41 s]
17.0.AMcustom2: All properties determined. [0,00 s]
17.0.AMcustom2: Exited with Success (@ 0,00 s)
17.0.B: Trace Attempt  2	[0,00 s]
17.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.Ncustom3: Starting proof for property "property:25"	[0,00 s].
17.0.Ncustom3: Trace Attempt  1	[0,00 s]
17.0.B: Trace Attempt  3	[0,01 s]
17.0.Ncustom3: Trace Attempt  2	[0,00 s]
17.0.Ncustom3: Trace Attempt  3	[0,00 s]
17.0.Ncustom3: Trace Attempt  4	[0,00 s]
17.0.B: Trace Attempt  4	[0,01 s]
17.0.Ncustom3: Trace Attempt  5	[0,00 s]
17.0.B: Trace Attempt  5	[0,01 s]
17.0.B: Stopped processing property "property:25"	[8,07 s].
17.0.B: Morphing to K
17.0.B: Trace Attempt 23	[0,06 s]
17.0.B: All properties determined. [0,00 s]
17.0.B: Exited with Success (@ 0,00 s)
17.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.K: Starting proof for property "property:25"	[0,00 s].
17.0.K: Trace Attempt 23	[0,02 s]
17.0.Ncustom3: Stopped processing property "property:25"	[52,10 s].
17.0.Ncustom3: Morphing to B
17.0.Ncustom3: Trace Attempt 23	[0,02 s]
17.0.Ncustom3: All properties determined. [0,00 s]
17.0.Ncustom3: Exited with Success (@ 0,00 s)
17.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.B: Starting proof for property "property:25"	[0,00 s].
17.0.B: Trace Attempt  1	[0,00 s]
17.0.B: Trace Attempt  2	[0,00 s]
17.0.B: Trace Attempt  3	[0,00 s]
17.0.B: Trace Attempt  4	[0,01 s]
17.0.B: Trace Attempt  5	[0,01 s]
17.0.K: Stopped processing property "property:25"	[44,06 s].
17.0.K: Morphing to AB
17.0.K: All properties determined. [0,00 s]
17.0.K: Exited with Success (@ 0,00 s)
17.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.AB: Starting proof for property "property:25"	[0,00 s].
17.0.AB: Trace Attempt  1	[0,00 s]
17.0.AB: Trace Attempt  1	[0,00 s]
17.0.AB: Trace Attempt  2	[0,00 s]
17.0.AB: Trace Attempt  3	[0,00 s]
17.0.AB: Trace Attempt  1	[0,00 s]
17.0.AB: Trace Attempt  2	[0,00 s]
17.0.AB: Trace Attempt  3	[0,00 s]
17.0.AB: Trace Attempt  4	[0,01 s]
17.0.AB: Trace Attempt  5	[0,01 s]
17.0.AB: Trace Attempt  1	[0,03 s]
17.0.AB: Trace Attempt  2	[0,03 s]
17.0.AB: Trace Attempt  3	[0,03 s]
17.0.AB: Trace Attempt  4	[0,03 s]
17.0.AB: Trace Attempt  5	[0,03 s]
17.0.AB: Trace Attempt  1	[0,08 s]
17.0.AB: Trace Attempt  2	[0,08 s]
17.0.AB: Trace Attempt  3	[0,08 s]
17.0.AB: Trace Attempt  4	[0,08 s]
17.0.AB: Trace Attempt  5	[0,08 s]
17.0.AB: Trace Attempt  1	[0,12 s]
17.0.AB: Trace Attempt  2	[0,12 s]
17.0.AB: Trace Attempt  3	[0,12 s]
17.0.AB: Trace Attempt  4	[0,12 s]
17.0.AB: Trace Attempt  5	[0,12 s]
17.0.B: Stopped processing property "property:25"	[95,80 s].
17.0.B: Morphing to Tri
17.0.B: Trace Attempt 23	[0,05 s]
17.0.B: All properties determined. [0,00 s]
17.0.B: Exited with Success (@ 0,00 s)
17.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.Tri: Starting proof for property "property:25"	[0,00 s].
17.0.Tri: Trace Attempt  1	[0,00 s]
17.0.AB: Stopped processing property "property:25"	[95,77 s].
17.0.AB: Morphing to M
17.0.AB: Trace Attempt 23	[0,14 s]
17.0.AB: All properties determined. [0,00 s]
17.0.AB: Exited with Success (@ 0,00 s)
17.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.M: Starting proof for property "property:25"	[0,00 s].
17.0.M: Trace Attempt  1	[0,00 s]
17.0.M: Trace Attempt  2	[0,00 s]
17.0.M: Trace Attempt  3	[0,01 s]
17.0.Tri:    0.00" ---- Launching main thread ----
17.0.M: Trace Attempt  4	[0,02 s]
17.0.Tri:    0.02" ---- Launching abstraction thread ----
17.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
17.0.M: Trace Attempt  5	[0,04 s]
17.0.Tri: Trace Attempt  2	[0,08 s]
17.0.Tri: Trace Attempt  3	[0,08 s]
17.0.Tri: Trace Attempt  4	[0,08 s]
17.0.Tri: Trace Attempt  5	[0,09 s]
17.0.Tri:    1.60" Simplification phase 1 complete
17.0.Tri:    1.65" Simplification phase 2 complete
17.0.Tri:    2.51" Simplification phase 3 complete
   2.51" ---- Completed simplification thread ----
17.0.Tri:    2.51" ---- Restarting main thread on simplified netlist ----
17.0.Tri:    2.54" ---- Restarting abstraction thread on simplified netlist ----
17.0.Tri: Stopped processing property "property:25"	[122,97 s].
17.0.Tri: Morphing to Hts
17.0.Tri: Trace Attempt 23	[0,12 s]
17.0.Tri: All properties determined. [0,00 s]
17.0.Tri: Exited with Success (@ 0,00 s)
17.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.Hts: Starting proof for property "property:25"	[0,00 s].
17.0.Hts: Trace Attempt  1	[0,00 s]
17.0.Hts: Trace Attempt  2	[0,00 s]
17.0.Hts: Trace Attempt  3	[0,00 s]
17.0.Hts: Trace Attempt  4	[0,00 s]
17.0.Hts: Trace Attempt  5	[0,01 s]
17.0.M: Stopped processing property "property:25"	[123,22 s].
17.0.M: Morphing to I
17.0.M: Trace Attempt 23	[0,89 s]
17.0.M: All properties determined. [0,00 s]
17.0.M: Exited with Success (@ 0,00 s)
17.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
17.0.I: Starting proof for property "property:25"	[0,00 s].
17.0.I: Trace Attempt 23	[0,06 s]
17.0.Hts: Trace Attempt 24	[207,89 s]
17.0.Hts: Trace Attempt 25	[223,86 s]
17.0.Hts: Trace Attempt 26	[237,03 s]
17.0.Hts: Trace Attempt 27	[251,53 s]
17.0.Hts: Trace Attempt 28	[265,69 s]
17.0.Hts: Trace Attempt 29	[281,24 s]
17.0.Hts: Trace Attempt 30	[284,99 s]
17.0.Hts: Stopped processing property "property:25"	[284,99 s].
17.0.Hts: Requesting engine job to stop
17.0.I: Requesting engine job to stop
INFO (IPF144): 17: Initiating shutdown of proof [678,98]
17.0.Hts: Interrupted. [490,37 s]
17.0.Hts: Exited with Success (@ 679,05 s)
17: ProofGrid usable level: 0
17.0.I: Stopped processing property "property:25"	[284,81 s].
17.0.I: Interrupted. [585,39 s]
17.0.I: Exited with Success (@ 679,09 s)
17: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Hts        0.03      678.67        0.00      100.00 %
      I        0.03      678.50        0.00      100.00 %
    all        0.03      678.59        0.00      100.00 %

    Data read    : 38.38 kiB
    Data written : 14.55 kiB

17: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 17
[formal] % assume -disable formal::assume:9
formal::assume:9
[formal] % prove -bg -property {formal::property:25}
background 18
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 18:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
18: Using multistage preprocessing
18: Starting reduce
18: Finished reduce in 0.002s
18.0.PRE: Performing Proof Simplification...
18.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.N: Proof Simplification Iteration 1	[0.00 s]
18.0.N: Proof Simplification Iteration 2	[0.00 s]
18.0.N: Proof Simplification Iteration 3	[0.00 s]
18.0.N: Proof Simplification Iteration 4	[0.00 s]
18.0.N: Proof Simplification Iteration 5	[0.01 s]
18.0.N: Proof Simplification Iteration 6	[0.01 s]
18.0.N: Proof Simplification Iteration 7	[0.01 s]
18.0.N: Proof Simplification Iteration 8	[0.01 s]
18.0.N: Proof Simplification Iteration 9	[0.01 s]
18.0.N: Proof Simplification Iteration 10	[0.01 s]
18.0.N: Proof Simplification Iteration 11	[0.01 s]
18.0.N: Proof Simplification Iteration 12	[0.01 s]
18.0.N: Proof Simplification Iteration 13	[0.01 s]
18.0.PRE: Proof Simplification completed in 0,04 s
18: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
18: =============================== ProofGrid start ===============================
18: ProofGrid usable level: 1
18: ProofGrid is starting event handling
18.0.N: Proofgrid shell started at 7291@optmaS1(local) jg_23313_optmaS1_88
18.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.N: Last scan. Per property time limit: 0s
18.0.N: Starting proof for property "property:25"	[0,00 s].
18.0.N: Trace Attempt  1	[0,00 s]
18.0.N: Trace Attempt  2	[0,00 s]
18.0.N: Trace Attempt  2	[0,01 s]
18.0.N: Trace Attempt  3	[0,01 s]
18.0.N: Trace Attempt  3	[0,03 s]
18.0.N: Trace Attempt  4	[0,03 s]
18.0.N: Trace Attempt  4	[0,04 s]
18.0.N: Trace Attempt  5	[0,06 s]
18.0.AM: Proofgrid shell started at 7292@optmaS1(local) jg_23313_optmaS1_88
18.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.AM: Last scan. Per property time limit: 0s
18.0.AM: Starting proof for property "property:25"	[0,00 s].
18.0.AM: Trace Attempt  1	[0,00 s]
18.0.AM: Trace Attempt  1	[0,01 s]
18.0.AM: Trace Attempt  2	[0,01 s]
18.0.AM: Trace Attempt  3	[0,02 s]
18.0.AM: Trace Attempt  1	[0,04 s]
18.0.AM: Trace Attempt  2	[0,04 s]
18.0.AM: Trace Attempt  3	[0,04 s]
18.0.AM: Trace Attempt  4	[0,06 s]
18.0.AM: Trace Attempt  5	[0,06 s]
18.0.AM: Trace Attempt  1	[0,12 s]
18.0.AM: Trace Attempt  2	[0,12 s]
18.0.AM: Trace Attempt  3	[0,14 s]
18.0.AM: Trace Attempt  4	[0,16 s]
18.0.AM: Trace Attempt  5	[0,17 s]
18.0.AM: Trace Attempt  1	[0,51 s]
18.0.AM: Trace Attempt  2	[0,51 s]
18.0.AM: Trace Attempt  3	[0,52 s]
18.0.N: Stopped processing property "property:25"	[25,67 s].
18.0.N: Morphing to B
18.0.N: Trace Attempt 23	[0,38 s]
18.0.N: All properties determined. [0,00 s]
18.0.N: Exited with Success (@ 0,00 s)
18.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.B: Starting proof for property "property:25"	[0,00 s].
18.0.B: Trace Attempt  1	[0,00 s]
18.0.B: Trace Attempt  2	[0,01 s]
18.0.AM: Stopped processing property "property:25"	[25,58 s].
18.0.AM: Morphing to Tri
18.0.AM: Trace Attempt 23	[1,01 s]
18.0.AM: All properties determined. [0,00 s]
18.0.AM: Exited with Success (@ 0,00 s)
18.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.B: Trace Attempt  3	[0,02 s]
18.0.Tri: Starting proof for property "property:25"	[0,00 s].
18.0.Tri: Trace Attempt  1	[0,00 s]
18.0.B: Trace Attempt  4	[0,03 s]
18.0.B: Trace Attempt  5	[0,03 s]
18.0.Tri:    0.00" ---- Launching main thread ----
18.0.Tri:    0.09" ---- Launching abstraction thread ----
18.0.Tri:    0.11" ---- Launching multi-phase simplification thread ----
18.0.Tri: Trace Attempt  2	[0,26 s]
18.0.Tri: Trace Attempt  3	[0,26 s]
18.0.Tri: Trace Attempt  4	[0,26 s]
18.0.Tri: Trace Attempt  5	[0,26 s]
18.0.Tri:    1.81" Simplification phase 1 complete
18.0.Tri:    3.18" Simplification phase 2 complete
18.0.Tri:    5.58" Simplification phase 3 complete
   5.58" ---- Completed simplification thread ----
18.0.Tri:    5.58" ---- Restarting main thread on simplified netlist ----
18.0.Tri:    5.69" ---- Restarting abstraction thread on simplified netlist ----
18.0.B: Stopped processing property "property:25"	[15,38 s].
18.0.B: Morphing to Hts
18.0.B: Trace Attempt 23	[0,23 s]
18.0.B: All properties determined. [0,00 s]
18.0.B: Exited with Success (@ 0,00 s)
18.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.Hts: Starting proof for property "property:25"	[0,00 s].
18.0.Hts: Trace Attempt  1	[0,00 s]
18.0.Hts: Trace Attempt  2	[0,00 s]
18.0.Hts: Trace Attempt  3	[0,00 s]
18.0.Hts: Trace Attempt  4	[0,00 s]
18.0.Hts: Trace Attempt  5	[0,01 s]
18.0.Tri: Stopped processing property "property:25"	[15,39 s].
18.0.Tri: Morphing to I
18.0.Tri: Trace Attempt 23	[1,60 s]
18.0.Tri: All properties determined. [0,00 s]
18.0.Tri: Exited with Success (@ 0,00 s)
18.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.I: Starting proof for property "property:25"	[0,00 s].
18.0.I: Trace Attempt 19	[0,04 s]
18.0.Hts: Stopped processing property "property:25"	[22,81 s].
18.0.Hts: Morphing to D
18.0.Hts: Trace Attempt 23	[0,06 s]
18.0.Hts: All properties determined. [0,00 s]
18.0.Hts: Exited with Success (@ 0,00 s)
18.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.D: Starting proof for property "property:25"	[0,00 s].
18.0.D: Trace Attempt  1	[0,00 s]
18.0.D: Trace Attempt  2	[0,00 s]
18.0.D: Trace Attempt  3	[0,01 s]
18.0.D: Trace Attempt  4	[0,02 s]
18.0.I: Stopped processing property "property:25"	[22,83 s].
18.0.I: Morphing to AD
18.0.I: Trace Attempt 23	[0,25 s]
18.0.I: All properties determined. [0,00 s]
18.0.I: Exited with Success (@ 0,00 s)
18.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.AD: Starting proof for property "property:25"	[0,00 s].
18.0.AD: Trace Attempt  1	[0,00 s]
18.0.AD: Trace Attempt  1	[0,00 s]
18.0.AD: Trace Attempt  2	[0,00 s]
18.0.AD: Trace Attempt  3	[0,00 s]
18.0.D: Trace Attempt  5	[0,04 s]
18.0.AD: Trace Attempt  1	[0,01 s]
18.0.AD: Trace Attempt  2	[0,01 s]
18.0.AD: Trace Attempt  3	[0,01 s]
18.0.AD: Trace Attempt  4	[0,01 s]
18.0.AD: Trace Attempt  5	[0,04 s]
18.0.AD: Trace Attempt  1	[0,09 s]
18.0.AD: Trace Attempt  2	[0,10 s]
18.0.AD: Trace Attempt  3	[0,10 s]
18.0.AD: Trace Attempt  4	[0,11 s]
18.0.AD: Trace Attempt  5	[0,12 s]
18.0.AD: Trace Attempt  1	[0,33 s]
18.0.AD: Trace Attempt  2	[0,33 s]
18.0.AD: Trace Attempt  3	[0,33 s]
18.0.AD: Trace Attempt  4	[0,35 s]
18.0.AD: Trace Attempt  5	[0,37 s]
18.0.D: Stopped processing property "property:25"	[22,03 s].
18.0.D: Morphing to B
18.0.D: Trace Attempt 23	[0,56 s]
18.0.D: All properties determined. [0,00 s]
18.0.D: Exited with Success (@ 0,00 s)
18.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.B: Starting proof for property "property:25"	[0,00 s].
18.0.B: Trace Attempt  1	[0,00 s]
18.0.B: Trace Attempt  2	[0,00 s]
18.0.B: Trace Attempt  3	[0,01 s]
18.0.B: Trace Attempt  4	[0,01 s]
18.0.AD: Stopped processing property "property:25"	[22,05 s].
18.0.AD: Morphing to M
18.0.AD: Trace Attempt 23	[1,00 s]
18.0.AD: All properties determined. [0,00 s]
18.0.AD: Exited with Success (@ 0,00 s)
18.0.B: Trace Attempt  5	[0,01 s]
18.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.M: Starting proof for property "property:25"	[0,00 s].
18.0.M: Trace Attempt  1	[0,01 s]
18.0.M: Trace Attempt  2	[0,01 s]
18.0.M: Trace Attempt  3	[0,05 s]
18.0.M: Trace Attempt  4	[0,11 s]
18.0.B: Stopped processing property "property:25"	[24,20 s].
18.0.B: Morphing to Tri
18.0.B: Trace Attempt 23	[0,12 s]
18.0.B: All properties determined. [0,00 s]
18.0.B: Exited with Success (@ 0,00 s)
18.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.Tri: Starting proof for property "property:25"	[0,00 s].
18.0.Tri: Trace Attempt  1	[0,01 s]
18.0.M: Stopped processing property "property:25"	[24,26 s].
18.0.M: Morphing to AMcustom2
18.0.M: Trace Attempt 23	[0,66 s]
18.0.M: All properties determined. [0,00 s]
18.0.M: Exited with Success (@ 0,00 s)
18.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.AMcustom2: Starting proof for property "property:25"	[0,00 s].
18.0.AMcustom2: Trace Attempt  1	[0,00 s]
18.0.AMcustom2: Trace Attempt  2	[0,00 s]
18.0.AMcustom2: Trace Attempt  3	[0,00 s]
18.0.AMcustom2: Trace Attempt  1	[0,00 s]
18.0.AMcustom2: Trace Attempt  2	[0,00 s]
18.0.AMcustom2: Trace Attempt  3	[0,01 s]
18.0.AMcustom2: Trace Attempt  4	[0,01 s]
18.0.AMcustom2: Trace Attempt  5	[0,01 s]
18.0.Tri:    0.00" ---- Launching main thread ----
18.0.Tri:    0.12" ---- Launching abstraction thread ----
18.0.Tri:    0.14" ---- Launching multi-phase simplification thread ----
18.0.Tri: Trace Attempt  2	[0,30 s]
18.0.Tri: Trace Attempt  3	[0,30 s]
18.0.Tri: Trace Attempt  4	[0,31 s]
18.0.Tri: Trace Attempt  5	[0,31 s]
18.0.AMcustom2: Refinement: Adding 2 assumptions
18.0.AMcustom2: Trace Attempt  1	[0,71 s]
18.0.AMcustom2: Trace Attempt  2	[0,71 s]
18.0.AMcustom2: Trace Attempt  3	[0,72 s]
18.0.AMcustom2: Trace Attempt  1	[0,72 s]
18.0.AMcustom2: Trace Attempt  2	[0,72 s]
18.0.AMcustom2: Trace Attempt  3	[0,72 s]
18.0.AMcustom2: Trace Attempt  4	[0,73 s]
18.0.AMcustom2: Trace Attempt  5	[0,74 s]
18.0.AMcustom2: Refinement: Adding 1 assumptions
18.0.AMcustom2: Trace Attempt  1	[1,32 s]
18.0.AMcustom2: Trace Attempt  2	[1,32 s]
18.0.AMcustom2: Trace Attempt  3	[1,32 s]
18.0.AMcustom2: Trace Attempt  1	[1,32 s]
18.0.AMcustom2: Trace Attempt  2	[1,32 s]
18.0.AMcustom2: Trace Attempt  3	[1,32 s]
18.0.AMcustom2: Trace Attempt  4	[1,33 s]
18.0.AMcustom2: Trace Attempt  5	[1,33 s]
18.0.Tri:    1.79" Simplification phase 1 complete
18.0.Tri:    3.05" Simplification phase 2 complete
18.0.Tri:    4.70" Simplification phase 3 complete
   4.70" ---- Completed simplification thread ----
   4.70" ---- Restarting main thread on simplified netlist ----
18.0.Tri:    4.77" ---- Restarting abstraction thread on simplified netlist ----
18.0.Tri: Stopped processing property "property:25"	[27,57 s].
18.0.Tri: Morphing to D
18.0.Tri: Trace Attempt 23	[1,42 s]
18.0.Tri: All properties determined. [0,00 s]
18.0.Tri: Exited with Success (@ 0,00 s)
18.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.D: Starting proof for property "property:25"	[0,00 s].
18.0.AMcustom2: Stopped processing property "property:25"	[27,55 s].
18.0.AMcustom2: Morphing to Ncustom3
18.0.AMcustom2: Trace Attempt 23	[1,57 s]
18.0.AMcustom2: All properties determined. [0,00 s]
18.0.AMcustom2: Exited with Success (@ 0,00 s)
18.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.Ncustom3: Starting proof for property "property:25"	[0,00 s].
18.0.Ncustom3: Trace Attempt  1	[0,00 s]
18.0.Ncustom3: Trace Attempt  2	[0,00 s]
18.0.Ncustom3: Trace Attempt  3	[0,00 s]
18.0.Ncustom3: Trace Attempt  4	[0,01 s]
18.0.Ncustom3: Trace Attempt  5	[0,01 s]
18.0.D: Trace Attempt 23	[0,08 s]
18.0.Ncustom3: Stopped processing property "property:25"	[21,17 s].
18.0.Ncustom3: Morphing to K
18.0.Ncustom3: Trace Attempt 23	[0,06 s]
18.0.Ncustom3: All properties determined. [0,00 s]
18.0.Ncustom3: Exited with Success (@ 0,00 s)
18.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
18.0.K: Starting proof for property "property:25"	[0,00 s].
18.0.K: Trace Attempt 23	[0,09 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 18: Initiating shutdown of proof [177,07]
18.0.K: Stopped processing property "property:25"	[18,12 s].
18.0.K: Interrupted. [128,51 s]
18.0.D: Stopped processing property "property:25"	[39,33 s].
18.0.D: Interrupted. [118,19 s]
18.0.D: Exited with Success (@ 177,12 s)
18.0.K: Exited with Success (@ 177,12 s)
18: ProofGrid usable level: 0
18: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    12
     engine jobs started                           :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      D        0.09      176.93        0.00       99.95 %
      K        0.18      176.75        0.00       99.90 %
    all        0.14      176.84        0.00       99.92 %

    Data read    : 21.50 kiB
    Data written : 10.29 kiB

18: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % cover {DUT.RS_CHIEN_FORNEY_INST.w_has_error}
INFO (IPM033): The name "cover:4" is assigned to cover "DUT.RS_CHIEN_FORNEY_INST.w_has_error".
cover:4
[formal] % prove -bg -property {formal::cover:4}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 19
INFO (IPF031): Settings used for proof thread 19:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
19: Using multistage preprocessing
19: Starting reduce
19: Finished reduce in 0.012s
19.0.PRE: Performing Proof Simplification...
19.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
19.0.N: Proof Simplification Iteration 1	[0.00 s]
19.0.N: Proof Simplification Iteration 2	[0.00 s]
19.0.N: Proof Simplification Iteration 3	[0.00 s]
19.0.N: Proof Simplification Iteration 4	[0.00 s]
19.0.N: Proof Simplification Iteration 5	[0.00 s]
19.0.N: Proof Simplification Iteration 6	[0.00 s]
19.0.PRE: Proof Simplification completed in 0,01 s
19: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
19: =============================== ProofGrid start ===============================
19: ProofGrid usable level: 1
19: ProofGrid is starting event handling
19.0.B: Proofgrid shell started at 12809@optmaS1(local) jg_23313_optmaS1_89
19.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
19.0.B: Last scan. Per property time limit: 0s
19.0.B: Starting proof for property "cover:4"	[0,00 s].
19.0.B: Trace Attempt  1	[0,00 s]
19.0.B: Requesting engine job to stop
INFO (IPF144): 19: Initiating shutdown of proof [0,00]
19.0.B: A trace with 1 cycles was found. [0,00 s]
INFO (IPF047): 19.0.B: The cover property "cover:4" was covered in 1 cycles in 0.00 s.
19.0.B: Stopped processing property "cover:4"	[0,00 s].
19.0.B: All properties determined. [0,00 s]
19.0.N: Proofgrid shell started at 12808@optmaS1(local) jg_23313_optmaS1_89
19.0.N: Requesting engine job to terminate
19.0.B: Exited with Success (@ 0,04 s)
19: ProofGrid usable level: 0
19.0.N: Interrupted. [0,00 s]
19.0.N: Exited with Success (@ 0,05 s)
19: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.00        0.00        0.00 %
      B        0.07        0.00        0.00        6.36 %
    all        0.09        0.00        0.00        2.40 %

    Data read    : 1.57 kiB
    Data written : 671.00 B

19: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 19
[formal] % visualize -property formal::cover:4 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:4".
covered
[formal] % assert { w_consume_error |-> w_erroneous_symbol = o_symbol}
INFO (IPM004): The name "property:29" is assigned to assertion " w_consume_error |-> w_erroneous_symbol = o_symbol".
property:29
[formal] % cover {o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)}
INFO (IPM033): The name "cover:5" is assigned to cover "o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)".
cover:5
[formal] % prove -bg -property {formal::cover:5}
background 20
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 20:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
20: Using multistage preprocessing
20: Starting reduce
20: Finished reduce in 0.015s
20.0.PRE: Performing Proof Simplification...
20.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
20.0.N: Proof Simplification Iteration 1	[0.00 s]
20.0.N: Proof Simplification Iteration 2	[0.00 s]
20.0.N: Proof Simplification Iteration 3	[0.01 s]
20.0.N: Proof Simplification Iteration 4	[0.01 s]
20.0.N: Proof Simplification Iteration 5	[0.01 s]
20.0.N: Proof Simplification Iteration 6	[0.01 s]
20.0.PRE: Proof Simplification completed in 0,01 s
20: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
20: =============================== ProofGrid start ===============================
20: ProofGrid usable level: 1
20: ProofGrid is starting event handling
20.0.N: Proofgrid shell started at 14760@optmaS1(local) jg_23313_optmaS1_90
20.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
20.0.N: Last scan. Per property time limit: 0s
20.0.N: Starting proof for property "cover:5"	[0,00 s].
20.0.N: Trace Attempt  1	[0,01 s]
20.0.N: Trace Attempt  2	[0,02 s]
20.0.N: Trace Attempt  3	[0,02 s]
20.0.N: Trace Attempt  3	[0,02 s]
20.0.N: Trace Attempt  4	[0,03 s]
20.0.N: Trace Attempt  5	[0,03 s]
20.0.N: Trace Attempt  5	[0,03 s]
20.0.B: Proofgrid shell started at 14761@optmaS1(local) jg_23313_optmaS1_90
20.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
20.0.B: Last scan. Per property time limit: 0s
20.0.B: Starting proof for property "cover:5"	[0,00 s].
20.0.B: Trace Attempt  1	[0,00 s]
20.0.B: Trace Attempt  2	[0,00 s]
20.0.B: Trace Attempt  3	[0,00 s]
20.0.B: Trace Attempt  4	[0,01 s]
20.0.B: Trace Attempt  5	[0,02 s]
20.0.N: Requesting engine job to stop
20.0.B: Requesting engine job to stop
INFO (IPF144): 20: Initiating shutdown of proof [0,20]
20.0.B: Trace Attempt 23	[0,15 s]
20.0.B: A trace with 23 cycles was found. [0,16 s]
INFO (IPF047): 20.0.B: The cover property "cover:5" was covered in 23 cycles in 0.17 s.
20.0.B: Stopped processing property "cover:5"	[0,17 s].
20.0.B: All properties determined. [0,05 s]
20.0.B: Exited with Success (@ 0,21 s)
20: ProofGrid usable level: 0
20.0.N: Stopped processing property "cover:5"	[0,21 s].
20.0.N: Trace Attempt 23	[0,21 s]
20.0.N: All properties determined. [0,10 s]
20.0.N: Exited with Success (@ 0,24 s)
20: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        0.20        0.00       75.06 %
      B        0.11        0.16        0.00       60.11 %
    all        0.09        0.18        0.00       67.59 %

    Data read    : 8.05 kiB
    Data written : 1.44 kiB

20: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 20
[formal] % visualize -property formal::cover:5 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:5".
covered
[formal] % cover {o_syndrome = 0 and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)}
INFO (IPM033): The name "cover:6" is assigned to cover "o_syndrome = 0 and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)".
cover:6
[formal] % prove -bg -property {formal::cover:6}
background 21
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 21:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
21: Using multistage preprocessing
21: Starting reduce
21: Finished reduce in 0.001s
21.0.PRE: Performing Proof Simplification...
21.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
21.0.N: Proof Simplification Iteration 1	[0.00 s]
21.0.N: Proof Simplification Iteration 2	[0.00 s]
21.0.N: Proof Simplification Iteration 3	[0.00 s]
21.0.N: Proof Simplification Iteration 4	[0.00 s]
21.0.N: Proof Simplification Iteration 5	[0.00 s]
21.0.N: Proof Simplification Iteration 6	[0.00 s]
21.0.N: Proof Simplification Iteration 7	[0.01 s]
21.0.N: Proof Simplification Iteration 8	[0.01 s]
21.0.N: Proof Simplification Iteration 9	[0.01 s]
21.0.N: Proof Simplification Iteration 10	[0.01 s]
21.0.N: Proof Simplification Iteration 11	[0.01 s]
21.0.N: Proof Simplification Iteration 12	[0.01 s]
21.0.N: Proof Simplification Iteration 13	[0.01 s]
21.0.PRE: Proof Simplification completed in 0,02 s
21: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
21: =============================== ProofGrid start ===============================
21: ProofGrid usable level: 1
21: ProofGrid is starting event handling
21.0.B: Proofgrid shell started at 16346@optmaS1(local) jg_23313_optmaS1_91
21.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
21.0.B: Last scan. Per property time limit: 0s
21.0.B: Starting proof for property "cover:6"	[0,00 s].
21.0.B: Trace Attempt  1	[0,00 s]
21.0.B: Trace Attempt  2	[0,00 s]
21.0.B: Trace Attempt  3	[0,00 s]
21.0.B: Trace Attempt  4	[0,01 s]
21.0.B: Trace Attempt  5	[0,01 s]
21.0.N: Proofgrid shell started at 16345@optmaS1(local) jg_23313_optmaS1_91
21.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
21.0.N: Last scan. Per property time limit: 0s
21.0.N: Starting proof for property "cover:6"	[0,00 s].
21.0.N: Trace Attempt  1	[0,00 s]
21.0.N: Trace Attempt  2	[0,00 s]
21.0.N: Trace Attempt  3	[0,00 s]
21.0.N: Trace Attempt  3	[0,00 s]
21.0.N: Trace Attempt  4	[0,01 s]
21.0.N: Trace Attempt  5	[0,01 s]
21.0.N: Trace Attempt  5	[0,01 s]
21.0.N: Requesting engine job to stop
21.0.B: Requesting engine job to stop
INFO (IPF144): 21: Initiating shutdown of proof [0,07]
21.0.B: Trace Attempt 23	[0,06 s]
21.0.B: A trace with 23 cycles was found. [0,07 s]
INFO (IPF047): 21.0.B: The cover property "cover:6" was covered in 23 cycles in 0.07 s.
21.0.B: Stopped processing property "cover:6"	[0,07 s].
21.0.B: All properties determined. [0,06 s]
21.0.B: Exited with Success (@ 0,08 s)
21: ProofGrid usable level: 0
21.0.N: Stopped processing property "cover:6"	[0,04 s].
21.0.N: Trace Attempt 12	[0,04 s]
21.0.N: All properties determined. [0,03 s]
21.0.N: Exited with Success (@ 0,09 s)
21: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.03        0.00       21.91 %
      B        0.05        0.07        0.00       59.19 %
    all        0.07        0.05        0.00       40.34 %

    Data read    : 8.00 kiB
    Data written : 1.38 kiB

21: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 21
[formal] % visualize -property formal::cover:6 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:6".
covered
[formal] % assert {always w_error_counter = 2 |-> o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) |-> w_consume_error}
INFO (IPM004): The name "property:30" is assigned to assertion "always w_error_counter = 2 |-> o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) |-> w_consume_error".
property:30
[formal] % prove -bg -property {formal::property:30}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 22
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 22:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
22: Using multistage preprocessing
22: Starting reduce
22: Finished reduce in 0.012s
22.0.PRE: Performing Proof Simplification...
22.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
22.0.N: Proof Simplification Iteration 1	[0.00 s]
22.0.N: Proof Simplification Iteration 2	[0.00 s]
22.0.N: Proof Simplification Iteration 3	[0.01 s]
22.0.N: Proof Simplification Iteration 4	[0.01 s]
22.0.N: Proof Simplification Iteration 5	[0.01 s]
22.0.N: Proof Simplification Iteration 6	[0.02 s]
22.0.N: Proof Simplification Iteration 7	[0.02 s]
22.0.N: Proof Simplification Iteration 8	[0.03 s]
22.0.N: Proof Simplification Iteration 9	[0.03 s]
22.0.N: Proof Simplification Iteration 10	[0.03 s]
22.0.N: Proof Simplification Iteration 11	[0.03 s]
22.0.N: Proof Simplification Iteration 12	[0.04 s]
22.0.N: Proof Simplification Iteration 13	[0.04 s]
22.0.PRE: Proof Simplification completed in 0,03 s
22: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
22: =============================== ProofGrid start ===============================
22: ProofGrid usable level: 1
22: ProofGrid is starting event handling
22.0.N: Proofgrid shell started at 19216@optmaS1(local) jg_23313_optmaS1_92
22.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
22.0.N: Last scan. Per property time limit: 0s
22.0.N: Starting proof for property "property:30"	[0,00 s].
22.0.N: Trace Attempt  1	[0,00 s]
22.0.N: Trace Attempt  2	[0,00 s]
22.0.N: Trace Attempt  3	[0,00 s]
22.0.N: Trace Attempt  3	[0,00 s]
22.0.N: Requesting engine job to stop
INFO (IPF144): 22: Initiating shutdown of proof [0,01]
22.0.N: A trace with 3 cycles was found. [0,01 s]
INFO (IPF055): 22.0.N: A counterexample (cex) with 3 cycles was found for the property "property:30" in 0.03 s.
22.0.N: Stopped processing property "property:30"	[0,03 s].
22.0.N: All properties determined. [0,01 s]
22.0.AM: Proofgrid shell started at 19217@optmaS1(local) jg_23313_optmaS1_92
22.0.AM: Requesting engine job to terminate
22.0.N: Exited with Success (@ 0,04 s)
22: ProofGrid usable level: 0
22.0.AM: Interrupted. [0,00 s]
22.0.AM: Exited with Success (@ 0,07 s)
22: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.01        0.00        6.79 %
     AM        0.14        0.00        0.00        0.00 %
    all        0.12        0.00        0.00        2.97 %

    Data read    : 2.53 kiB
    Data written : 690.00 B

22: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 22
[formal] % assert {always w_error_counter = 2 |-> o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid|-> w_consume_error}
INFO (IPM004): The name "property:31" is assigned to assertion "always w_error_counter = 2 |-> o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid|-> w_consume_error".
property:31
[formal] % prove -bg -property {formal::property:31}
background 23
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 23:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
23: Using multistage preprocessing
23: Starting reduce
23: Finished reduce in 0.001s
23.0.PRE: Performing Proof Simplification...
23.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.N: Proof Simplification Iteration 1	[0.00 s]
23.0.N: Proof Simplification Iteration 2	[0.00 s]
23.0.N: Proof Simplification Iteration 3	[0.00 s]
23.0.N: Proof Simplification Iteration 4	[0.00 s]
23.0.N: Proof Simplification Iteration 5	[0.00 s]
23.0.N: Proof Simplification Iteration 6	[0.00 s]
23.0.N: Proof Simplification Iteration 7	[0.01 s]
23.0.N: Proof Simplification Iteration 8	[0.01 s]
23.0.N: Proof Simplification Iteration 9	[0.01 s]
23.0.N: Proof Simplification Iteration 10	[0.01 s]
23.0.N: Proof Simplification Iteration 11	[0.01 s]
23.0.N: Proof Simplification Iteration 12	[0.01 s]
23.0.N: Proof Simplification Iteration 13	[0.01 s]
23.0.PRE: Proof Simplification completed in 0,01 s
23: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
23: =============================== ProofGrid start ===============================
23: ProofGrid usable level: 1
23: ProofGrid is starting event handling
23.0.N: Proofgrid shell started at 19896@optmaS1(local) jg_23313_optmaS1_93
23.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.N: Last scan. Per property time limit: 0s
23.0.N: Starting proof for property "property:31"	[0,00 s].
23.0.N: Trace Attempt  1	[0,00 s]
23.0.N: Trace Attempt  2	[0,00 s]
23.0.N: Trace Attempt  3	[0,00 s]
23.0.N: Trace Attempt  3	[0,00 s]
23.0.N: Trace Attempt  4	[0,01 s]
23.0.N: Trace Attempt  5	[0,01 s]
23.0.N: Trace Attempt  5	[0,01 s]
23.0.AM: Proofgrid shell started at 19897@optmaS1(local) jg_23313_optmaS1_93
23.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.AM: Last scan. Per property time limit: 0s
23.0.AM: Starting proof for property "property:31"	[0,00 s].
23.0.AM: Trace Attempt  1	[0,00 s]
23.0.AM: Trace Attempt  1	[0,00 s]
23.0.AM: Trace Attempt  2	[0,00 s]
23.0.AM: Trace Attempt  3	[0,00 s]
23.0.AM: Trace Attempt  1	[0,00 s]
23.0.AM: Trace Attempt  2	[0,00 s]
23.0.AM: Trace Attempt  3	[0,00 s]
23.0.AM: Trace Attempt  4	[0,01 s]
23.0.AM: Trace Attempt  5	[0,01 s]
23.0.AM: Trace Attempt  1	[0,02 s]
23.0.AM: Trace Attempt  2	[0,02 s]
23.0.AM: Trace Attempt  3	[0,02 s]
23.0.AM: Trace Attempt  1	[0,07 s]
23.0.AM: Trace Attempt  2	[0,07 s]
23.0.AM: Trace Attempt  3	[0,07 s]
23.0.N: Stopped processing property "property:31"	[25,20 s].
23.0.N: Morphing to B
23.0.N: Trace Attempt 23	[0,13 s]
23.0.N: All properties determined. [0,00 s]
23.0.N: Exited with Success (@ 0,00 s)
23.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.B: Starting proof for property "property:31"	[0,00 s].
23.0.B: Trace Attempt  1	[0,00 s]
23.0.B: Trace Attempt  2	[0,00 s]
23.0.B: Trace Attempt  3	[0,01 s]
23.0.AM: Stopped processing property "property:31"	[25,17 s].
23.0.AM: Morphing to Tri
23.0.AM: Trace Attempt 23	[0,11 s]
23.0.AM: All properties determined. [0,00 s]
23.0.AM: Exited with Success (@ 0,00 s)
23.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.B: Trace Attempt  4	[0,01 s]
23.0.B: Trace Attempt  5	[0,01 s]
23.0.Tri: Starting proof for property "property:31"	[0,00 s].
23.0.Tri: Trace Attempt  1	[0,00 s]
23.0.Tri:    0.00" ---- Launching main thread ----
23.0.Tri:    0.10" ---- Launching abstraction thread ----
23.0.Tri:    0.12" ---- Launching multi-phase simplification thread ----
23.0.Tri: Trace Attempt  2	[0,25 s]
23.0.Tri: Trace Attempt  3	[0,25 s]
23.0.Tri: Trace Attempt  4	[0,25 s]
23.0.Tri: Trace Attempt  5	[0,25 s]
23.0.Tri:    1.69" Simplification phase 1 complete
23.0.Tri:    1.87" Simplification phase 2 complete
23.0.Tri:    2.49" Simplification phase 3 complete
   2.49" ---- Completed simplification thread ----
   2.49" ---- Restarting main thread on simplified netlist ----
23.0.Tri:    2.58" ---- Restarting abstraction thread on simplified netlist ----
23.0.B: Stopped processing property "property:31"	[21,75 s].
23.0.B: Morphing to Hts
23.0.B: Trace Attempt 23	[0,10 s]
23.0.B: All properties determined. [0,00 s]
23.0.B: Exited with Success (@ 0,00 s)
23.0.Tri: Stopped processing property "property:31"	[21,73 s].
23.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.Hts: Starting proof for property "property:31"	[0,00 s].
23.0.Tri: Morphing to I
23.0.Tri: Trace Attempt 23	[1,01 s]
23.0.Tri: All properties determined. [0,00 s]
23.0.Tri: Exited with Success (@ 0,00 s)
23.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.I: Starting proof for property "property:31"	[0,00 s].
23.0.Hts: Trace Attempt  1	[0,00 s]
23.0.Hts: Trace Attempt  2	[0,00 s]
23.0.Hts: Trace Attempt  3	[0,00 s]
23.0.Hts: Trace Attempt  4	[0,00 s]
23.0.Hts: Trace Attempt  5	[0,00 s]
23.0.I: Trace Attempt 19	[0,03 s]
23.0.Hts: Stopped processing property "property:31"	[24,37 s].
23.0.Hts: Morphing to D
23.0.Hts: Trace Attempt 23	[0,04 s]
23.0.Hts: All properties determined. [0,00 s]
23.0.Hts: Exited with Success (@ 0,00 s)
23.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.D: Starting proof for property "property:31"	[0,00 s].
23.0.D: Trace Attempt  1	[0,00 s]
23.0.D: Trace Attempt  2	[0,00 s]
23.0.D: Trace Attempt  3	[0,01 s]
23.0.D: Trace Attempt  4	[0,01 s]
23.0.D: Trace Attempt  5	[0,02 s]
23.0.I: Stopped processing property "property:31"	[24,40 s].
23.0.I: Morphing to AD
23.0.I: Trace Attempt 23	[0,34 s]
23.0.I: All properties determined. [0,00 s]
23.0.I: Exited with Success (@ 0,00 s)
23.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.AD: Starting proof for property "property:31"	[0,00 s].
23.0.AD: Trace Attempt  1	[0,00 s]
23.0.AD: Trace Attempt  1	[0,00 s]
23.0.AD: Trace Attempt  2	[0,01 s]
23.0.AD: Trace Attempt  3	[0,01 s]
23.0.AD: Trace Attempt  1	[0,01 s]
23.0.AD: Trace Attempt  2	[0,01 s]
23.0.AD: Trace Attempt  3	[0,01 s]
23.0.AD: Trace Attempt  4	[0,01 s]
23.0.AD: Trace Attempt  5	[0,01 s]
23.0.AD: Trace Attempt  1	[0,02 s]
23.0.AD: Trace Attempt  2	[0,02 s]
23.0.AD: Trace Attempt  3	[0,03 s]
23.0.AD: Trace Attempt  4	[0,03 s]
23.0.AD: Trace Attempt  5	[0,05 s]
23.0.AD: Trace Attempt  1	[0,14 s]
23.0.AD: Trace Attempt  2	[0,14 s]
23.0.AD: Trace Attempt  3	[0,15 s]
23.0.AD: Trace Attempt  4	[0,15 s]
23.0.AD: Trace Attempt  5	[0,16 s]
23.0.D: Stopped processing property "property:31"	[23,19 s].
23.0.D: Morphing to B
23.0.D: Trace Attempt 23	[0,65 s]
23.0.D: All properties determined. [0,00 s]
23.0.D: Exited with Success (@ 0,00 s)
23.0.AD: Stopped processing property "property:31"	[23,16 s].
23.0.AD: Morphing to M
23.0.AD: Trace Attempt 23	[0,30 s]
23.0.AD: All properties determined. [0,00 s]
23.0.AD: Exited with Success (@ 0,00 s)
23.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.M: Starting proof for property "property:31"	[0,00 s].
23.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.B: Starting proof for property "property:31"	[0,00 s].
23.0.M: Trace Attempt  1	[0,00 s]
23.0.M: Trace Attempt  2	[0,00 s]
23.0.B: Trace Attempt  1	[0,00 s]
23.0.B: Trace Attempt  2	[0,00 s]
23.0.B: Trace Attempt  3	[0,01 s]
23.0.M: Trace Attempt  3	[0,01 s]
23.0.B: Trace Attempt  4	[0,01 s]
23.0.B: Trace Attempt  5	[0,01 s]
23.0.M: Trace Attempt  5	[0,02 s]
23.0.B: Stopped processing property "property:31"	[23,40 s].
23.0.B: Morphing to Tri
23.0.B: Trace Attempt 23	[0,10 s]
23.0.B: All properties determined. [0,00 s]
23.0.B: Exited with Success (@ 0,00 s)
23.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.Tri: Starting proof for property "property:31"	[0,00 s].
23.0.Tri: Trace Attempt  1	[0,00 s]
23.0.M: Stopped processing property "property:31"	[23,45 s].
23.0.M: Morphing to AMcustom2
23.0.M: Trace Attempt 23	[1,87 s]
23.0.M: All properties determined. [0,00 s]
23.0.M: Exited with Success (@ 0,00 s)
23.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.AMcustom2: Starting proof for property "property:31"	[0,00 s].
23.0.AMcustom2: Trace Attempt  1	[0,00 s]
23.0.AMcustom2: Trace Attempt  2	[0,00 s]
23.0.AMcustom2: Trace Attempt  3	[0,00 s]
23.0.AMcustom2: Trace Attempt  1	[0,00 s]
23.0.AMcustom2: Trace Attempt  2	[0,00 s]
23.0.AMcustom2: Trace Attempt  3	[0,00 s]
23.0.AMcustom2: Trace Attempt  4	[0,01 s]
23.0.AMcustom2: Trace Attempt  5	[0,01 s]
23.0.Tri:    0.00" ---- Launching main thread ----
23.0.Tri:    0.10" ---- Launching abstraction thread ----
23.0.Tri:    0.10" ---- Launching multi-phase simplification thread ----
23.0.Tri: Trace Attempt  2	[0,22 s]
23.0.Tri: Trace Attempt  3	[0,22 s]
23.0.Tri: Trace Attempt  4	[0,22 s]
23.0.Tri: Trace Attempt  5	[0,22 s]
23.0.AMcustom2: Refinement: Adding 1 assumptions
23.0.AMcustom2: Trace Attempt  1	[0,30 s]
23.0.AMcustom2: Trace Attempt  2	[0,30 s]
23.0.AMcustom2: Trace Attempt  3	[0,30 s]
23.0.AMcustom2: Trace Attempt  1	[0,30 s]
23.0.AMcustom2: Trace Attempt  2	[0,30 s]
23.0.AMcustom2: Trace Attempt  3	[0,30 s]
23.0.AMcustom2: Trace Attempt  4	[0,31 s]
23.0.AMcustom2: Trace Attempt  5	[0,31 s]
23.0.AMcustom2: Refinement: Adding 2 assumptions
23.0.AMcustom2: Trace Attempt  1	[0,56 s]
23.0.AMcustom2: Trace Attempt  2	[0,56 s]
23.0.AMcustom2: Trace Attempt  3	[0,56 s]
23.0.AMcustom2: Trace Attempt  1	[0,56 s]
23.0.AMcustom2: Trace Attempt  2	[0,56 s]
23.0.AMcustom2: Trace Attempt  3	[0,56 s]
23.0.AMcustom2: Trace Attempt  4	[0,56 s]
23.0.AMcustom2: Trace Attempt  5	[0,56 s]
23.0.Tri:    2.43" Simplification phase 1 complete
23.0.Tri:    2.63" Simplification phase 2 complete
23.0.Tri:    2.74" Simplification phase 3 complete
   2.74" ---- Completed simplification thread ----
   2.74" ---- Restarting main thread on simplified netlist ----
23.0.Tri:    2.84" ---- Restarting abstraction thread on simplified netlist ----
23.0.Tri: Stopped processing property "property:31"	[26,82 s].
23.0.AMcustom2: Stopped processing property "property:31"	[26,78 s].
23.0.AMcustom2: Morphing to Ncustom3
23.0.AMcustom2: Trace Attempt 23	[0,68 s]
23.0.AMcustom2: All properties determined. [0,00 s]
23.0.AMcustom2: Exited with Success (@ 0,00 s)
23.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.Ncustom3: Starting proof for property "property:31"	[0,00 s].
23.0.Tri: Morphing to B
23.0.Tri: Trace Attempt 23	[1,22 s]
23.0.Tri: All properties determined. [0,00 s]
23.0.Tri: Exited with Success (@ 0,00 s)
23.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.Ncustom3: Trace Attempt  1	[0,00 s]
23.0.Ncustom3: Trace Attempt  2	[0,00 s]
23.0.Ncustom3: Trace Attempt  3	[0,00 s]
23.0.Ncustom3: Trace Attempt  4	[0,00 s]
23.0.Ncustom3: Trace Attempt  5	[0,00 s]
23.0.B: Starting proof for property "property:31"	[0,00 s].
23.0.B: Trace Attempt  1	[0,00 s]
23.0.B: Trace Attempt  2	[0,00 s]
23.0.B: Trace Attempt  3	[0,00 s]
23.0.B: Trace Attempt  4	[0,01 s]
23.0.B: Trace Attempt  5	[0,01 s]
23.0.B: Stopped processing property "property:31"	[22,09 s].
23.0.B: Morphing to K
23.0.B: Trace Attempt 23	[0,06 s]
23.0.B: All properties determined. [0,00 s]
23.0.B: Exited with Success (@ 0,00 s)
23.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.K: Starting proof for property "property:31"	[0,00 s].
23.0.K: Trace Attempt 23	[0,02 s]
23.0.Ncustom3: Stopped processing property "property:31"	[67,70 s].
23.0.Ncustom3: Morphing to B
23.0.Ncustom3: Trace Attempt 23	[0,02 s]
23.0.Ncustom3: All properties determined. [0,00 s]
23.0.Ncustom3: Exited with Success (@ 0,00 s)
23.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.B: Starting proof for property "property:31"	[0,00 s].
23.0.B: Trace Attempt  1	[0,00 s]
23.0.B: Trace Attempt  2	[0,00 s]
23.0.B: Trace Attempt  3	[0,00 s]
23.0.B: Trace Attempt  4	[0,01 s]
23.0.B: Trace Attempt  5	[0,01 s]
23.0.K: Stopped processing property "property:31"	[46,61 s].
23.0.K: Morphing to AB
23.0.K: All properties determined. [0,00 s]
23.0.K: Exited with Success (@ 0,00 s)
23.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.AB: Starting proof for property "property:31"	[0,00 s].
23.0.AB: Trace Attempt  1	[0,00 s]
23.0.AB: Trace Attempt  1	[0,00 s]
23.0.AB: Trace Attempt  2	[0,00 s]
23.0.AB: Trace Attempt  3	[0,00 s]
23.0.AB: Trace Attempt  1	[0,00 s]
23.0.AB: Trace Attempt  2	[0,00 s]
23.0.AB: Trace Attempt  3	[0,00 s]
23.0.AB: Trace Attempt  4	[0,00 s]
23.0.AB: Trace Attempt  5	[0,01 s]
23.0.AB: Trace Attempt  1	[0,01 s]
23.0.AB: Trace Attempt  2	[0,01 s]
23.0.AB: Trace Attempt  3	[0,01 s]
23.0.AB: Trace Attempt  4	[0,01 s]
23.0.AB: Trace Attempt  5	[0,01 s]
23.0.AB: Trace Attempt  1	[0,03 s]
23.0.AB: Trace Attempt  2	[0,03 s]
23.0.AB: Trace Attempt  3	[0,03 s]
23.0.AB: Trace Attempt  4	[0,03 s]
23.0.AB: Trace Attempt  5	[0,03 s]
23.0.B: Stopped processing property "property:31"	[72,65 s].
23.0.B: Morphing to N
23.0.B: Trace Attempt 23	[0,07 s]
23.0.B: All properties determined. [0,00 s]
23.0.B: Exited with Success (@ 0,00 s)
23.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.N: Starting proof for property "property:31"	[0,00 s].
23.0.AB: Stopped processing property "property:31"	[71,68 s].
23.0.AB: Morphing to D
23.0.AB: Trace Attempt 23	[0,06 s]
23.0.AB: All properties determined. [0,00 s]
23.0.AB: Exited with Success (@ 0,00 s)
23.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.D: Starting proof for property "property:31"	[0,00 s].
23.0.N: Trace Attempt 23	[0,05 s]
23.0.D: Trace Attempt 23	[0,04 s]
23.0.D: Stopped processing property "property:31"	[233,61 s].
23.0.D: Morphing to AD
23.0.D: All properties determined. [0,00 s]
23.0.D: Exited with Success (@ 0,00 s)
23.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.AD: Starting proof for property "property:31"	[0,00 s].
23.0.AD: Trace Attempt  1	[0,00 s]
23.0.AD: Trace Attempt  1	[0,00 s]
23.0.AD: Trace Attempt  2	[0,00 s]
23.0.AD: Trace Attempt  3	[0,00 s]
23.0.AD: Trace Attempt  1	[0,00 s]
23.0.AD: Trace Attempt  2	[0,00 s]
23.0.AD: Trace Attempt  3	[0,00 s]
23.0.AD: Trace Attempt  4	[0,00 s]
23.0.AD: Trace Attempt  5	[0,00 s]
23.0.AD: Trace Attempt  1	[0,01 s]
23.0.AD: Trace Attempt  2	[0,01 s]
23.0.AD: Trace Attempt  3	[0,01 s]
23.0.AD: Trace Attempt  4	[0,01 s]
23.0.AD: Trace Attempt  5	[0,01 s]
23.0.AD: Trace Attempt  1	[0,04 s]
23.0.AD: Trace Attempt  2	[0,04 s]
23.0.AD: Trace Attempt  3	[0,04 s]
23.0.AD: Trace Attempt  4	[0,04 s]
23.0.AD: Trace Attempt  5	[0,04 s]
23.0.N: Stopped processing property "property:31"	[234,49 s].
23.0.N: Morphing to AM
23.0.N: All properties determined. [0,00 s]
23.0.N: Exited with Success (@ 0,00 s)
23.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.AM: Starting proof for property "property:31"	[0,00 s].
23.0.AM: Trace Attempt  1	[0,00 s]
23.0.AM: Trace Attempt  1	[0,00 s]
23.0.AM: Trace Attempt  2	[0,00 s]
23.0.AM: Trace Attempt  3	[0,00 s]
23.0.AM: Trace Attempt  1	[0,00 s]
23.0.AM: Trace Attempt  2	[0,00 s]
23.0.AM: Trace Attempt  3	[0,00 s]
23.0.AM: Trace Attempt  4	[0,00 s]
23.0.AM: Trace Attempt  5	[0,00 s]
23.0.AM: Trace Attempt  1	[0,01 s]
23.0.AM: Trace Attempt  2	[0,01 s]
23.0.AM: Trace Attempt  3	[0,01 s]
23.0.AM: Trace Attempt  1	[0,02 s]
23.0.AM: Trace Attempt  2	[0,02 s]
23.0.AM: Trace Attempt  3	[0,03 s]
23.0.AM: Stopped processing property "property:31"	[430,55 s].
23.0.AM: Morphing to Hts
23.0.AM: Trace Attempt 23	[0,05 s]
23.0.AM: All properties determined. [0,00 s]
23.0.AM: Exited with Success (@ 0,00 s)
23.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.Hts: Starting proof for property "property:31"	[0,00 s].
23.0.Hts: Trace Attempt  1	[0,00 s]
23.0.Hts: Trace Attempt  2	[0,00 s]
23.0.Hts: Trace Attempt  3	[0,00 s]
23.0.Hts: Trace Attempt  4	[0,00 s]
23.0.Hts: Trace Attempt  5	[0,00 s]
23.0.AD: Stopped processing property "property:31"	[431,42 s].
23.0.AD: Morphing to I
23.0.AD: Trace Attempt 23	[0,10 s]
23.0.AD: All properties determined. [0,00 s]
23.0.AD: Exited with Success (@ 0,00 s)
23.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.I: Starting proof for property "property:31"	[0,00 s].
23.0.I: Trace Attempt 23	[0,02 s]
23.0.Hts: Stopped processing property "property:31"	[259,11 s].
23.0.Hts: Morphing to Tri
23.0.Hts: Trace Attempt 23	[0,01 s]
23.0.Hts: All properties determined. [0,00 s]
23.0.Hts: Exited with Success (@ 0,00 s)
23.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.Tri: Starting proof for property "property:31"	[0,00 s].
23.0.Tri: Trace Attempt  1	[0,00 s]
23.0.Tri:    0.00" ---- Launching main thread ----
23.0.Tri:    0.02" ---- Launching abstraction thread ----
23.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
23.0.I: Stopped processing property "property:31"	[259,18 s].
23.0.I: Morphing to M
23.0.I: All properties determined. [0,00 s]
23.0.I: Exited with Success (@ 0,00 s)
23.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.M: Starting proof for property "property:31"	[0,00 s].
23.0.M: Trace Attempt  1	[0,00 s]
23.0.M: Trace Attempt  2	[0,00 s]
23.0.M: Trace Attempt  3	[0,01 s]
23.0.Tri: Trace Attempt  2	[0,09 s]
23.0.Tri: Trace Attempt  3	[0,09 s]
23.0.Tri: Trace Attempt  4	[0,09 s]
23.0.Tri: Trace Attempt  5	[0,09 s]
23.0.M: Trace Attempt  5	[0,02 s]
23.0.Tri:    1.58" Simplification phase 1 complete
23.0.Tri:    1.64" Simplification phase 2 complete
23.0.Tri:    1.72" Simplification phase 3 complete
23.0.Tri:    1.72" ---- Completed simplification thread ----
23.0.Tri:    1.73" ---- Restarting main thread on simplified netlist ----
23.0.Tri:    1.75" ---- Restarting abstraction thread on simplified netlist ----
23.0.Tri: Stopped processing property "property:31"	[578,73 s].
23.0.Tri: Morphing to B
23.0.Tri: Trace Attempt 23	[0,11 s]
23.0.Tri: All properties determined. [0,00 s]
23.0.Tri: Exited with Success (@ 0,00 s)
23.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.B: Starting proof for property "property:31"	[0,00 s].
23.0.B: Trace Attempt  1	[0,00 s]
23.0.B: Trace Attempt  2	[0,00 s]
23.0.B: Trace Attempt  3	[0,00 s]
23.0.B: Trace Attempt  4	[0,01 s]
23.0.B: Trace Attempt  5	[0,01 s]
23.0.M: Stopped processing property "property:31"	[578,78 s].
23.0.M: Morphing to AMcustom2
23.0.M: Trace Attempt 23	[1,37 s]
23.0.M: All properties determined. [0,00 s]
23.0.M: Exited with Success (@ 0,00 s)
23.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.AMcustom2: Starting proof for property "property:31"	[0,00 s].
23.0.AMcustom2: Trace Attempt  1	[0,00 s]
23.0.AMcustom2: Trace Attempt  2	[0,00 s]
23.0.AMcustom2: Trace Attempt  3	[0,00 s]
23.0.AMcustom2: Trace Attempt  1	[0,00 s]
23.0.AMcustom2: Trace Attempt  2	[0,00 s]
23.0.AMcustom2: Trace Attempt  3	[0,00 s]
23.0.AMcustom2: Trace Attempt  4	[0,00 s]
23.0.AMcustom2: Trace Attempt  5	[0,00 s]
23.0.AMcustom2: Refinement: Adding 1 assumptions
23.0.AMcustom2: Trace Attempt  1	[0,16 s]
23.0.AMcustom2: Trace Attempt  2	[0,16 s]
23.0.AMcustom2: Trace Attempt  3	[0,16 s]
23.0.AMcustom2: Trace Attempt  1	[0,16 s]
23.0.AMcustom2: Trace Attempt  2	[0,16 s]
23.0.AMcustom2: Trace Attempt  3	[0,16 s]
23.0.AMcustom2: Trace Attempt  4	[0,16 s]
23.0.AMcustom2: Trace Attempt  5	[0,16 s]
23.0.AMcustom2: Refinement: Adding 2 assumptions
23.0.AMcustom2: Trace Attempt  1	[0,27 s]
23.0.AMcustom2: Trace Attempt  2	[0,27 s]
23.0.AMcustom2: Trace Attempt  3	[0,27 s]
23.0.AMcustom2: Trace Attempt  1	[0,27 s]
23.0.AMcustom2: Trace Attempt  2	[0,27 s]
23.0.AMcustom2: Trace Attempt  3	[0,27 s]
23.0.AMcustom2: Trace Attempt  4	[0,27 s]
23.0.AMcustom2: Trace Attempt  5	[0,27 s]
23.0.B: Stopped processing property "property:31"	[251,26 s].
23.0.B: Morphing to Ncustom3
23.0.B: Trace Attempt 23	[0,04 s]
23.0.B: All properties determined. [0,00 s]
23.0.B: Exited with Success (@ 0,00 s)
23.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.Ncustom3: Starting proof for property "property:31"	[0,00 s].
23.0.Ncustom3: Trace Attempt  1	[0,00 s]
23.0.Ncustom3: Trace Attempt  2	[0,00 s]
23.0.Ncustom3: Trace Attempt  3	[0,00 s]
23.0.Ncustom3: Trace Attempt  4	[0,00 s]
23.0.Ncustom3: Trace Attempt  5	[0,01 s]
23.0.AMcustom2: Stopped processing property "property:31"	[251,15 s].
23.0.AMcustom2: Morphing to K
23.0.AMcustom2: Trace Attempt 23	[0,33 s]
23.0.AMcustom2: All properties determined. [0,00 s]
23.0.AMcustom2: Exited with Success (@ 0,00 s)
23.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.K: Starting proof for property "property:31"	[0,00 s].
23.0.Ncustom3: Stopped processing property "property:31"	[532,59 s].
23.0.Ncustom3: Morphing to N
23.0.Ncustom3: Trace Attempt 23	[0,04 s]
23.0.Ncustom3: All properties determined. [0,00 s]
23.0.Ncustom3: Exited with Success (@ 0,00 s)
23.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.N: Starting proof for property "property:31"	[0,00 s].
23.0.K: Stopped processing property "property:31"	[532,69 s].
23.0.K: Morphing to AB
23.0.K: Trace Attempt 23	[0,02 s]
23.0.K: All properties determined. [0,00 s]
23.0.K: Exited with Success (@ 0,00 s)
23.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.AB: Starting proof for property "property:31"	[0,00 s].
23.0.AB: Trace Attempt  1	[0,00 s]
23.0.AB: Trace Attempt  1	[0,00 s]
23.0.AB: Trace Attempt  2	[0,00 s]
23.0.AB: Trace Attempt  3	[0,00 s]
23.0.AB: Trace Attempt  1	[0,00 s]
23.0.AB: Trace Attempt  2	[0,00 s]
23.0.AB: Trace Attempt  3	[0,00 s]
23.0.AB: Trace Attempt  4	[0,01 s]
23.0.AB: Trace Attempt  5	[0,01 s]
23.0.AB: Trace Attempt  1	[0,01 s]
23.0.AB: Trace Attempt  2	[0,01 s]
23.0.AB: Trace Attempt  3	[0,01 s]
23.0.AB: Trace Attempt  4	[0,01 s]
23.0.AB: Trace Attempt  5	[0,01 s]
23.0.AB: Trace Attempt  1	[0,05 s]
23.0.AB: Trace Attempt  2	[0,05 s]
23.0.AB: Trace Attempt  3	[0,05 s]
23.0.AB: Trace Attempt  4	[0,05 s]
23.0.AB: Trace Attempt  5	[0,05 s]
23.0.N: Stopped processing property "property:31"	[1056,59 s].
23.0.N: Morphing to B
23.0.N: Trace Attempt 23	[0,03 s]
23.0.N: All properties determined. [0,00 s]
23.0.N: Exited with Success (@ 0,00 s)
23.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.B: Starting proof for property "property:31"	[0,00 s].
23.0.B: Trace Attempt  1	[0,00 s]
23.0.B: Trace Attempt  2	[0,00 s]
23.0.B: Trace Attempt  3	[0,01 s]
23.0.AB: Stopped processing property "property:31"	[1056,48 s].
23.0.AB: Morphing to D
23.0.AB: Trace Attempt 23	[0,07 s]
23.0.AB: All properties determined. [0,00 s]
23.0.AB: Exited with Success (@ 0,00 s)
23.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
23.0.B: Trace Attempt  4	[0,01 s]
23.0.D: Starting proof for property "property:31"	[0,00 s].
23.0.B: Trace Attempt  5	[0,01 s]
23.0.B: Trace Attempt 24	[563,27 s]
23.0.B: Requesting engine job to stop
23.0.D: Requesting engine job to stop
INFO (IPF144): 23: Initiating shutdown of proof [4191,81]
23.0.B: A trace with 24 cycles was found. [563,33 s]
INFO (IPF055): 23.0.B: A counterexample (cex) with 24 cycles was found for the property "property:31" in 563.36 s.
23.0.B: Stopped processing property "property:31"	[563,36 s].
23.0.B: All properties determined. [3078,96 s]
23.0.B: Exited with Success (@ 4191,97 s)
23: ProofGrid usable level: 0
23.0.D: Stopped processing property "property:31"	[563,50 s].
23.0.D: Trace Attempt 23	[0,03 s]
23.0.D: All properties determined. [3648,19 s]
23.0.D: Exited with Success (@ 4192,02 s)
23: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.10     4189.76        0.00      100.00 %
      D        0.06     4190.17        0.00      100.00 %
    all        0.08     4189.97        0.00      100.00 %

    Data read    : 116.23 kiB
    Data written : 23.42 kiB

23: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 23
[formal] % visualize -violation -property formal::property:31 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:31".
cex
[formal] % always w_error_counter = 2 |-> $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) and o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid |-> w_consume_error
can't read "past(DUT.RS_CHIEN_FORNEY_INST.w_select_input)": no such variable

[formal] % always w_error_counter = 2 |-> $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) and o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid |-> w_consume_error
can't read "past(DUT.RS_CHIEN_FORNEY_INST.w_select_input)": no such variable

[formal] % always w_error_counter = 2 |->  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
can't read "past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)": no such variable

[formal] % assert {always w_error_counter = 2 |->  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error}
INFO (IPM004): The name "property:32" is assigned to assertion "always w_error_counter = 2 |->  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error".
property:32
[formal] % prove -bg -property {formal::property:32}
background 24
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 24:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
24: Using multistage preprocessing
24: Starting reduce
24: Finished reduce in 0.03s
24.0.PRE: Performing Proof Simplification...
24.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.N: Proof Simplification Iteration 1	[0.00 s]
24.0.N: Proof Simplification Iteration 2	[0.00 s]
24.0.N: Proof Simplification Iteration 3	[0.00 s]
24.0.N: Proof Simplification Iteration 4	[0.00 s]
24.0.N: Proof Simplification Iteration 5	[0.00 s]
24.0.N: Proof Simplification Iteration 6	[0.00 s]
24.0.N: Proof Simplification Iteration 7	[0.00 s]
24.0.N: Proof Simplification Iteration 8	[0.00 s]
24.0.N: Proof Simplification Iteration 9	[0.01 s]
24.0.N: Proof Simplification Iteration 10	[0.01 s]
24.0.N: Proof Simplification Iteration 11	[0.01 s]
24.0.N: Proof Simplification Iteration 12	[0.01 s]
24.0.N: Proof Simplification Iteration 13	[0.01 s]
24.0.PRE: Proof Simplification completed in 0,03 s
24: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
24: =============================== ProofGrid start ===============================
24: ProofGrid usable level: 1
24: ProofGrid is starting event handling
24.0.AM: Proofgrid shell started at 1981@optmaS1(local) jg_23313_optmaS1_94
24.0.N: Proofgrid shell started at 1980@optmaS1(local) jg_23313_optmaS1_94
24.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.AM: Last scan. Per property time limit: 0s
24.0.AM: Starting proof for property "property:32"	[0,00 s].
24.0.N: Last scan. Per property time limit: 0s
24.0.N: Starting proof for property "property:32"	[0,00 s].
24.0.AM: Trace Attempt  1	[0,04 s]
24.0.N: Trace Attempt  1	[0,04 s]
24.0.N: Trace Attempt  2	[0,04 s]
24.0.N: Trace Attempt  3	[0,04 s]
24.0.AM: Trace Attempt  1	[0,04 s]
24.0.AM: Trace Attempt  2	[0,04 s]
24.0.N: Trace Attempt  3	[0,04 s]
24.0.N: Trace Attempt  4	[0,04 s]
24.0.N: Trace Attempt  5	[0,04 s]
24.0.N: Trace Attempt  5	[0,04 s]
24.0.AM: Trace Attempt  3	[0,04 s]
24.0.AM: Trace Attempt  1	[0,04 s]
24.0.AM: Trace Attempt  2	[0,04 s]
24.0.AM: Trace Attempt  3	[0,04 s]
24.0.AM: Trace Attempt  4	[0,04 s]
24.0.AM: Trace Attempt  5	[0,04 s]
24.0.AM: Trace Attempt  1	[0,05 s]
24.0.AM: Trace Attempt  2	[0,05 s]
24.0.AM: Trace Attempt  3	[0,05 s]
24.0.AM: Trace Attempt  1	[0,07 s]
24.0.AM: Trace Attempt  2	[0,07 s]
24.0.AM: Trace Attempt  3	[0,07 s]
24.0.AM: Trace Attempt  5	[0,07 s]
24.0.N: Stopped processing property "property:32"	[21,71 s].
24.0.N: Morphing to B
24.0.N: Trace Attempt 23	[0,10 s]
24.0.N: All properties determined. [0,00 s]
24.0.N: Exited with Success (@ 0,00 s)
24.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.B: Starting proof for property "property:32"	[0,00 s].
24.0.B: Trace Attempt  1	[0,00 s]
24.0.B: Trace Attempt  2	[0,00 s]
24.0.B: Trace Attempt  3	[0,00 s]
24.0.AM: Stopped processing property "property:32"	[21,72 s].
24.0.AM: Morphing to Tri
24.0.AM: Trace Attempt 23	[0,14 s]
24.0.AM: All properties determined. [0,00 s]
24.0.AM: Exited with Success (@ 0,00 s)
24.0.B: Trace Attempt  4	[0,01 s]
24.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.B: Trace Attempt  5	[0,01 s]
24.0.Tri: Starting proof for property "property:32"	[0,00 s].
24.0.Tri: Trace Attempt  1	[0,00 s]
24.0.Tri:    0.00" ---- Launching main thread ----
24.0.Tri:    0.08" ---- Launching abstraction thread ----
24.0.Tri:    0.08" ---- Launching multi-phase simplification thread ----
24.0.Tri: Trace Attempt  2	[0,23 s]
24.0.Tri: Trace Attempt  3	[0,23 s]
24.0.Tri: Trace Attempt  4	[0,23 s]
24.0.Tri: Trace Attempt  5	[0,23 s]
24.0.Tri:    0.88" Simplification phase 1 complete
24.0.Tri:    1.81" Simplification phase 2 complete
24.0.Tri:    2.48" Simplification phase 3 complete
24.0.Tri:    2.48" ---- Completed simplification thread ----
24.0.Tri:    2.48" ---- Restarting main thread on simplified netlist ----
24.0.Tri:    2.50" ---- Restarting abstraction thread on simplified netlist ----
24.0.B: Stopped processing property "property:32"	[20,81 s].
24.0.B: Morphing to Hts
24.0.B: Trace Attempt 23	[0,04 s]
24.0.B: All properties determined. [0,00 s]
24.0.B: Exited with Success (@ 0,00 s)
24.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.Hts: Starting proof for property "property:32"	[0,00 s].
24.0.Hts: Trace Attempt  1	[0,00 s]
24.0.Hts: Trace Attempt  2	[0,00 s]
24.0.Hts: Trace Attempt  3	[0,00 s]
24.0.Hts: Trace Attempt  4	[0,00 s]
24.0.Hts: Trace Attempt  5	[0,00 s]
24.0.Tri: Stopped processing property "property:32"	[20,88 s].
24.0.Tri: Morphing to I
24.0.Tri: Trace Attempt 23	[0,25 s]
24.0.Tri: All properties determined. [0,00 s]
24.0.Tri: Exited with Success (@ 0,00 s)
24.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.I: Starting proof for property "property:32"	[0,00 s].
24.0.I: Trace Attempt 19	[0,02 s]
24.0.Hts: Stopped processing property "property:32"	[22,76 s].
24.0.Hts: Morphing to D
24.0.Hts: Trace Attempt 23	[0,01 s]
24.0.Hts: All properties determined. [0,00 s]
24.0.Hts: Exited with Success (@ 0,00 s)
24.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.D: Starting proof for property "property:32"	[0,00 s].
24.0.I: Stopped processing property "property:32"	[22,68 s].
24.0.I: Morphing to AD
24.0.I: Trace Attempt 23	[0,15 s]
24.0.I: All properties determined. [0,00 s]
24.0.I: Exited with Success (@ 0,00 s)
24.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.AD: Starting proof for property "property:32"	[0,00 s].
24.0.AD: Trace Attempt  1	[0,00 s]
24.0.D: Trace Attempt  1	[0,01 s]
24.0.AD: Trace Attempt  1	[0,00 s]
24.0.AD: Trace Attempt  2	[0,00 s]
24.0.D: Trace Attempt  2	[0,01 s]
24.0.AD: Trace Attempt  3	[0,00 s]
24.0.AD: Trace Attempt  1	[0,00 s]
24.0.AD: Trace Attempt  2	[0,00 s]
24.0.AD: Trace Attempt  3	[0,00 s]
24.0.AD: Trace Attempt  4	[0,00 s]
24.0.AD: Trace Attempt  5	[0,00 s]
24.0.D: Trace Attempt  3	[0,01 s]
24.0.AD: Trace Attempt  1	[0,01 s]
24.0.AD: Trace Attempt  2	[0,01 s]
24.0.AD: Trace Attempt  3	[0,01 s]
24.0.AD: Trace Attempt  4	[0,01 s]
24.0.AD: Trace Attempt  5	[0,01 s]
24.0.D: Trace Attempt  4	[0,02 s]
24.0.D: Trace Attempt  5	[0,03 s]
24.0.AD: Trace Attempt  1	[0,03 s]
24.0.AD: Trace Attempt  2	[0,03 s]
24.0.AD: Trace Attempt  3	[0,03 s]
24.0.AD: Trace Attempt  4	[0,03 s]
24.0.AD: Trace Attempt  5	[0,04 s]
24.0.AD: Stopped processing property "property:32"	[6,75 s].
24.0.AD: Morphing to M
24.0.AD: Trace Attempt 23	[0,13 s]
24.0.AD: All properties determined. [0,00 s]
24.0.AD: Exited with Success (@ 0,00 s)
24.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.M: Starting proof for property "property:32"	[0,00 s].
24.0.M: Trace Attempt  1	[0,00 s]
24.0.M: Trace Attempt  2	[0,00 s]
24.0.M: Trace Attempt  3	[0,01 s]
24.0.M: Trace Attempt  5	[0,02 s]
24.0.D: Stopped processing property "property:32"	[28,95 s].
24.0.D: Morphing to AD
24.0.D: Trace Attempt 23	[0,24 s]
24.0.D: All properties determined. [0,00 s]
24.0.D: Exited with Success (@ 0,00 s)
24.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.AD: Starting proof for property "property:32"	[0,00 s].
24.0.AD: Trace Attempt  1	[0,00 s]
24.0.AD: Trace Attempt  1	[0,01 s]
24.0.AD: Trace Attempt  2	[0,01 s]
24.0.AD: Trace Attempt  3	[0,01 s]
24.0.AD: Trace Attempt  1	[0,01 s]
24.0.AD: Trace Attempt  2	[0,01 s]
24.0.AD: Trace Attempt  3	[0,01 s]
24.0.AD: Trace Attempt  4	[0,01 s]
24.0.AD: Trace Attempt  5	[0,01 s]
24.0.AD: Trace Attempt  1	[0,02 s]
24.0.AD: Trace Attempt  2	[0,02 s]
24.0.AD: Trace Attempt  3	[0,02 s]
24.0.AD: Trace Attempt  4	[0,02 s]
24.0.AD: Trace Attempt  5	[0,02 s]
24.0.M: Stopped processing property "property:32"	[22,23 s].
24.0.M: Morphing to AMcustom2
24.0.M: Trace Attempt 23	[0,15 s]
24.0.M: All properties determined. [0,00 s]
24.0.M: Exited with Success (@ 0,00 s)
24.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.AMcustom2: Starting proof for property "property:32"	[0,00 s].
24.0.AMcustom2: Trace Attempt  1	[0,00 s]
24.0.AMcustom2: Trace Attempt  2	[0,00 s]
24.0.AMcustom2: Trace Attempt  3	[0,00 s]
24.0.AMcustom2: Trace Attempt  1	[0,00 s]
24.0.AMcustom2: Trace Attempt  2	[0,00 s]
24.0.AMcustom2: Trace Attempt  3	[0,00 s]
24.0.AMcustom2: Trace Attempt  4	[0,00 s]
24.0.AMcustom2: Trace Attempt  5	[0,00 s]
24.0.AD: Trace Attempt  1	[0,05 s]
24.0.AD: Trace Attempt  2	[0,05 s]
24.0.AD: Trace Attempt  3	[0,05 s]
24.0.AD: Trace Attempt  4	[0,05 s]
24.0.AD: Trace Attempt  5	[0,05 s]
24.0.AMcustom2: Refinement: Adding 2 assumptions
24.0.AMcustom2: Trace Attempt  1	[0,16 s]
24.0.AMcustom2: Trace Attempt  2	[0,16 s]
24.0.AMcustom2: Trace Attempt  3	[0,16 s]
24.0.AMcustom2: Trace Attempt  1	[0,16 s]
24.0.AMcustom2: Trace Attempt  2	[0,16 s]
24.0.AMcustom2: Trace Attempt  3	[0,16 s]
24.0.AMcustom2: Trace Attempt  4	[0,16 s]
24.0.AMcustom2: Trace Attempt  5	[0,16 s]
24.0.AD: Stopped processing property "property:32"	[23,28 s].
24.0.AD: Morphing to B
24.0.AD: Trace Attempt 23	[0,15 s]
24.0.AD: All properties determined. [0,00 s]
24.0.AD: Exited with Success (@ 0,00 s)
24.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.B: Starting proof for property "property:32"	[0,00 s].
24.0.B: Trace Attempt  1	[0,00 s]
24.0.B: Trace Attempt  2	[0,00 s]
24.0.B: Trace Attempt  3	[0,00 s]
24.0.B: Trace Attempt  4	[0,00 s]
24.0.B: Trace Attempt  5	[0,01 s]
24.0.AMcustom2: Stopped processing property "property:32"	[23,25 s].
24.0.AMcustom2: Morphing to Ncustom3
24.0.AMcustom2: Trace Attempt 23	[0,21 s]
24.0.AMcustom2: All properties determined. [0,00 s]
24.0.AMcustom2: Exited with Success (@ 0,00 s)
24.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.Ncustom3: Starting proof for property "property:32"	[0,00 s].
24.0.Ncustom3: Trace Attempt  1	[0,00 s]
24.0.Ncustom3: Trace Attempt  2	[0,00 s]
24.0.Ncustom3: Trace Attempt  3	[0,00 s]
24.0.Ncustom3: Trace Attempt  4	[0,00 s]
24.0.Ncustom3: Trace Attempt  5	[0,00 s]
24.0.B: Stopped processing property "property:32"	[27,57 s].
24.0.B: Morphing to Tri
24.0.B: Trace Attempt 23	[0,04 s]
24.0.B: All properties determined. [0,00 s]
24.0.B: Exited with Success (@ 0,00 s)
24.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.Tri: Starting proof for property "property:32"	[0,00 s].
24.0.Tri: Trace Attempt  1	[0,00 s]
24.0.Ncustom3: Stopped processing property "property:32"	[27,57 s].
24.0.Ncustom3: Morphing to K
24.0.Ncustom3: Trace Attempt 23	[0,01 s]
24.0.Ncustom3: All properties determined. [0,00 s]
24.0.Ncustom3: Exited with Success (@ 0,00 s)
24.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.K: Starting proof for property "property:32"	[0,00 s].
24.0.K: Trace Attempt 23	[0,01 s]
24.0.Tri:    0.00" ---- Launching main thread ----
24.0.Tri:    0.02" ---- Launching abstraction thread ----
24.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
24.0.Tri: Trace Attempt  2	[0,09 s]
24.0.Tri: Trace Attempt  3	[0,09 s]
24.0.Tri: Trace Attempt  4	[0,09 s]
24.0.Tri: Trace Attempt  5	[0,09 s]
24.0.Tri:    0.83" Simplification phase 1 complete
24.0.Tri:    0.87" Simplification phase 2 complete
24.0.Tri:    1.43" Simplification phase 3 complete
24.0.Tri:    1.43" ---- Completed simplification thread ----
24.0.Tri:    1.43" ---- Restarting main thread on simplified netlist ----
24.0.Tri:    1.45" ---- Restarting abstraction thread on simplified netlist ----
24.0.Tri: Stopped processing property "property:32"	[33,43 s].
24.0.Tri: Morphing to N
24.0.Tri: Trace Attempt 23	[0,11 s]
24.0.Tri: All properties determined. [0,00 s]
24.0.Tri: Exited with Success (@ 0,00 s)
24.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.N: Starting proof for property "property:32"	[0,00 s].
24.0.K: Stopped processing property "property:32"	[33,44 s].
24.0.K: Morphing to AB
24.0.K: All properties determined. [0,00 s]
24.0.K: Exited with Success (@ 0,00 s)
24.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
24.0.AB: Starting proof for property "property:32"	[0,00 s].
24.0.AB: Trace Attempt  1	[0,00 s]
24.0.AB: Trace Attempt  1	[0,00 s]
24.0.AB: Trace Attempt  2	[0,00 s]
24.0.AB: Trace Attempt  3	[0,00 s]
24.0.AB: Trace Attempt  1	[0,00 s]
24.0.AB: Trace Attempt  2	[0,00 s]
24.0.AB: Trace Attempt  3	[0,00 s]
24.0.AB: Trace Attempt  4	[0,00 s]
24.0.AB: Trace Attempt  5	[0,01 s]
24.0.AB: Trace Attempt  1	[0,01 s]
24.0.AB: Trace Attempt  2	[0,01 s]
24.0.AB: Trace Attempt  3	[0,01 s]
24.0.AB: Trace Attempt  4	[0,01 s]
24.0.AB: Trace Attempt  5	[0,01 s]
24.0.N: Trace Attempt 23	[0,02 s]
24.0.AB: Trace Attempt  1	[0,03 s]
24.0.AB: Trace Attempt  2	[0,03 s]
24.0.AB: Trace Attempt  3	[0,03 s]
24.0.AB: Trace Attempt  4	[0,03 s]
24.0.AB: Trace Attempt  5	[0,03 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 24: Initiating shutdown of proof [226,24]
24.0.AB: Stopped processing property "property:32"	[47,64 s].
24.0.AB: Trace Attempt 23	[0,06 s]
24.0.AB: Interrupted. [205,16 s]
24.0.N: Stopped processing property "property:32"	[47,66 s].
24.0.N: Interrupted. [192,60 s]
24.0.AB: Exited with Success (@ 226,28 s)
24.0.N: Exited with Success (@ 226,28 s)
24: ProofGrid usable level: 0
24: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.60      226.05        0.00       99.74 %
     AB        0.35      226.04        0.00       99.85 %
    all        0.47      226.05        0.00       99.79 %

    Data read    : 23.89 kiB
    Data written : 11.71 kiB

24: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % assume -enable formal::assume:9
formal::assume:9
[formal] % prove -bg -property {formal::property:32}
background 25
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 25:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
25: Using multistage preprocessing
25: Starting reduce
25: Finished reduce in 0.004s
25.0.PRE: Performing Proof Simplification...
25.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
25.0.N: Proof Simplification Iteration 1	[0.00 s]
25.0.N: Proof Simplification Iteration 2	[0.00 s]
25.0.N: Proof Simplification Iteration 3	[0.00 s]
25.0.N: Proof Simplification Iteration 4	[0.00 s]
25.0.N: Proof Simplification Iteration 5	[0.00 s]
25.0.N: Proof Simplification Iteration 6	[0.00 s]
25.0.N: Proof Simplification Iteration 7	[0.00 s]
25.0.N: Proof Simplification Iteration 8	[0.00 s]
25.0.N: Proof Simplification Iteration 9	[0.00 s]
25.0.N: Proof Simplification Iteration 10	[0.01 s]
25.0.N: Proof Simplification Iteration 11	[0.01 s]
25.0.N: Proof Simplification Iteration 12	[0.01 s]
25.0.N: Proof Simplification Iteration 13	[0.01 s]
25.0.PRE: Proof Simplification completed in 0,01 s
25: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
25: =============================== ProofGrid start ===============================
25: ProofGrid usable level: 1
25: ProofGrid is starting event handling
25.0.N: Proofgrid shell started at 8408@optmaS1(local) jg_23313_optmaS1_95
25.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
25.0.AM: Proofgrid shell started at 8409@optmaS1(local) jg_23313_optmaS1_95
25.0.N: Last scan. Per property time limit: 0s
25.0.N: Starting proof for property "property:32"	[0,00 s].
25.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
25.0.AM: Last scan. Per property time limit: 0s
25.0.AM: Starting proof for property "property:32"	[0,00 s].
25.0.N: Trace Attempt  1	[0,00 s]
25.0.N: Trace Attempt  2	[0,00 s]
25.0.N: Trace Attempt  3	[0,00 s]
25.0.AM: Trace Attempt  1	[0,00 s]
25.0.AM: Trace Attempt  1	[0,00 s]
25.0.AM: Trace Attempt  2	[0,00 s]
25.0.AM: Trace Attempt  3	[0,00 s]
25.0.N: Trace Attempt  3	[0,00 s]
25.0.AM: Trace Attempt  1	[0,00 s]
25.0.AM: Trace Attempt  2	[0,00 s]
25.0.AM: Trace Attempt  3	[0,00 s]
25.0.N: Trace Attempt  4	[0,01 s]
25.0.N: Trace Attempt  5	[0,01 s]
25.0.AM: Trace Attempt  4	[0,01 s]
25.0.AM: Trace Attempt  5	[0,01 s]
25.0.N: Trace Attempt  5	[0,01 s]
25.0.AM: Trace Attempt  1	[0,01 s]
25.0.AM: Trace Attempt  2	[0,01 s]
25.0.AM: Trace Attempt  3	[0,01 s]
25.0.AM: Trace Attempt  1	[0,04 s]
25.0.AM: Trace Attempt  2	[0,04 s]
25.0.AM: Trace Attempt  3	[0,05 s]
25.0.AM: Trace Attempt  1	[0,13 s]
25.0.AM: Trace Attempt  2	[0,13 s]
25.0.AM: Trace Attempt  3	[0,14 s]
25.0.AM: Trace Attempt  5	[0,14 s]
25.0.N: Trace Attempt  1	[0,20 s]
25.0.N: Trace Attempt  2	[0,20 s]
25.0.AM: Stopped processing property "property:32"	[0,20 s].
25.0.N: Requesting engine job to stop
25.0.AM: Requesting engine job to stop
INFO (IPF144): 25: Initiating shutdown of proof [0,20]
25.0.AM: Trace Attempt 18	[0,20 s]
25.0.AM: Interrupted. [0,20 s]
25.0.AM: Exited with Success (@ 0,21 s)
25: ProofGrid usable level: 0
25.0.N: Stopped processing property "property:32"	[0,21 s].
25.0.N: Interrupted. [0,20 s]
25.0.N: Exited with Success (@ 0,21 s)
25: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.20        0.00       86.85 %
     AM        0.03        0.20        0.00       86.93 %
    all        0.03        0.20        0.00       86.89 %

    Data read    : 4.92 kiB
    Data written : 1.55 kiB

25: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 25
[formal] % assume -bound 2 -name {formal::assume:9} {##1 1 |-> w_inc_error_counter} -type temporary -update_db -replace;
assume:9
[formal] % prove -bg -property {formal::cover:6}
background 26
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 26:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
26: Using multistage preprocessing
26: Starting reduce
26: Finished reduce in 0.001s
26.0.PRE: Performing Proof Simplification...
26.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
26.0.N: Proof Simplification Iteration 1	[0.00 s]
26.0.N: Proof Simplification Iteration 2	[0.00 s]
26.0.N: Proof Simplification Iteration 3	[0.00 s]
26.0.N: Proof Simplification Iteration 4	[0.00 s]
26.0.N: Proof Simplification Iteration 5	[0.00 s]
26.0.N: Proof Simplification Iteration 6	[0.00 s]
26.0.N: Proof Simplification Iteration 7	[0.00 s]
26.0.N: Proof Simplification Iteration 8	[0.00 s]
26.0.N: Proof Simplification Iteration 9	[0.00 s]
26.0.N: Proof Simplification Iteration 10	[0.00 s]
26.0.N: Proof Simplification Iteration 11	[0.00 s]
26.0.N: Proof Simplification Iteration 12	[0.01 s]
26.0.N: Proof Simplification Iteration 13	[0.01 s]
26.0.PRE: Proof Simplification completed in 0,01 s
26: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
26: =============================== ProofGrid start ===============================
26: ProofGrid usable level: 1
26: ProofGrid is starting event handling
26.0.B: Proofgrid shell started at 10705@optmaS1(local) jg_23313_optmaS1_96
26.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
26.0.B: Last scan. Per property time limit: 0s
26.0.B: Starting proof for property "cover:6"	[0,00 s].
26.0.N: Proofgrid shell started at 10704@optmaS1(local) jg_23313_optmaS1_96
26.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
26.0.B: Trace Attempt  1	[0,00 s]
26.0.N: Last scan. Per property time limit: 0s
26.0.N: Starting proof for property "cover:6"	[0,00 s].
26.0.N: Trace Attempt  1	[0,00 s]
26.0.B: Trace Attempt  2	[0,00 s]
26.0.N: Trace Attempt  2	[0,00 s]
26.0.N: Trace Attempt  3	[0,00 s]
26.0.B: Trace Attempt  3	[0,00 s]
26.0.B: Trace Attempt  4	[0,00 s]
26.0.N: Trace Attempt  3	[0,00 s]
26.0.B: Trace Attempt  5	[0,01 s]
26.0.N: Trace Attempt  4	[0,01 s]
26.0.N: Trace Attempt  5	[0,01 s]
26.0.N: Trace Attempt  5	[0,01 s]
26.0.N: Requesting engine job to stop
26.0.B: Requesting engine job to stop
INFO (IPF144): 26: Initiating shutdown of proof [0,04]
26.0.B: Trace Attempt 23	[0,03 s]
26.0.B: A trace with 23 cycles was found. [0,04 s]
INFO (IPF047): 26.0.B: The cover property "cover:6" was covered in 23 cycles in 0.05 s.
26.0.B: Stopped processing property "cover:6"	[0,05 s].
26.0.B: All properties determined. [0,04 s]
26.0.B: Exited with Success (@ 0,04 s)
26: ProofGrid usable level: 0
26.0.N: Stopped processing property "cover:6"	[0,05 s].
26.0.N: Trace Attempt 16	[0,05 s]
26.0.N: All properties determined. [0,05 s]
26.0.N: Exited with Success (@ 0,05 s)
26: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.04        0.00       54.49 %
      B        0.03        0.04        0.00       56.99 %
    all        0.03        0.04        0.00       55.73 %

    Data read    : 8.35 kiB
    Data written : 1.45 kiB

26: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 26
[formal] % visualize -property formal::cover:6 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:6".
covered

[formal] % cover {always w_error_counter = 2 |->  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
}
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:7" is assigned to cover "always w_error_counter = 2 |->  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
".
cover:7
[formal] % prove -bg -property {formal::cover:7}
background 27
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 27:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
27: Using multistage preprocessing
27: Starting reduce
27: Finished reduce in 0.001s
27.0.PRE: Performing Proof Simplification...
27.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
27.0.N: Proof Simplification Iteration 1	[0.00 s]
27.0.N: Proof Simplification Iteration 2	[0.00 s]
27.0.N: Proof Simplification Iteration 3	[0.00 s]
27.0.N: Proof Simplification Iteration 4	[0.00 s]
27.0.N: Proof Simplification Iteration 5	[0.00 s]
27.0.N: Proof Simplification Iteration 6	[0.00 s]
27.0.N: Proof Simplification Iteration 7	[0.00 s]
27.0.N: Proof Simplification Iteration 8	[0.00 s]
27.0.N: Proof Simplification Iteration 9	[0.00 s]
27.0.N: Proof Simplification Iteration 10	[0.00 s]
27.0.N: Proof Simplification Iteration 11	[0.01 s]
27.0.N: Proof Simplification Iteration 12	[0.01 s]
27.0.N: Proof Simplification Iteration 13	[0.01 s]
27.0.PRE: Proof Simplification completed in 0,01 s
27: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
27: =============================== ProofGrid start ===============================
27: ProofGrid usable level: 1
27: ProofGrid is starting event handling
27.0.N: Proofgrid shell started at 12077@optmaS1(local) jg_23313_optmaS1_97
27.0.B: Proofgrid shell started at 12078@optmaS1(local) jg_23313_optmaS1_97
27.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
27.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
27.0.N: Last scan. Per property time limit: 0s
27.0.N: Starting proof for property "cover:7"	[0,00 s].
27.0.B: Last scan. Per property time limit: 0s
27.0.B: Starting proof for property "cover:7"	[0,00 s].
27.0.N: Trace Attempt  1	[0,00 s]
27.0.N: Trace Attempt  2	[0,00 s]
27.0.B: Trace Attempt  1	[0,00 s]
27.0.N: Trace Attempt  2	[0,00 s]
27.0.B: Trace Attempt  2	[0,00 s]
27.0.N: Trace Attempt  3	[0,00 s]
27.0.B: Trace Attempt  3	[0,00 s]
27.0.N: Trace Attempt  3	[0,00 s]
27.0.B: Trace Attempt  4	[0,01 s]
27.0.N: Trace Attempt  4	[0,01 s]
27.0.B: Trace Attempt  5	[0,01 s]
27.0.N: Trace Attempt  4	[0,01 s]
27.0.N: Trace Attempt  5	[0,01 s]
27.0.N: Requesting engine job to stop
27.0.B: Requesting engine job to stop
INFO (IPF144): 27: Initiating shutdown of proof [0,05]
27.0.B: Trace Attempt 23	[0,04 s]
27.0.B: A trace with 23 cycles was found. [0,05 s]
INFO (IPF047): 27.0.B: The cover property "cover:7" was covered in 23 cycles in 0.05 s.
27.0.B: Stopped processing property "cover:7"	[0,05 s].
27.0.B: All properties determined. [0,05 s]
27.0.N: Stopped processing property "cover:7"	[0,05 s].
27.0.N: Trace Attempt 18	[0,05 s]
27.0.N: All properties determined. [0,05 s]
27.0.B: Exited with Success (@ 0,05 s)
27: ProofGrid usable level: 0
27.0.N: Exited with Success (@ 0,05 s)
27: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.05        0.00       63.51 %
      B        0.03        0.05        0.00       64.15 %
    all        0.03        0.05        0.00       63.83 %

    Data read    : 9.18 kiB
    Data written : 1.45 kiB

27: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 27
[formal] % visualize -property formal::cover:7 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:7".
covered
[formal] % visualize -property formal::cover:7 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:7".
covered
[formal] % prove -bg -property {formal::property:32}
background 28
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 28:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
28: Using multistage preprocessing
28: Starting reduce
28: Finished reduce in 0.001s
28.0.PRE: Performing Proof Simplification...
28.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.N: Proof Simplification Iteration 1	[0.00 s]
28.0.N: Proof Simplification Iteration 2	[0.00 s]
28.0.N: Proof Simplification Iteration 3	[0.00 s]
28.0.N: Proof Simplification Iteration 4	[0.00 s]
28.0.N: Proof Simplification Iteration 5	[0.00 s]
28.0.N: Proof Simplification Iteration 6	[0.00 s]
28.0.N: Proof Simplification Iteration 7	[0.00 s]
28.0.N: Proof Simplification Iteration 8	[0.00 s]
28.0.N: Proof Simplification Iteration 9	[0.00 s]
28.0.N: Proof Simplification Iteration 10	[0.00 s]
28.0.N: Proof Simplification Iteration 11	[0.01 s]
28.0.N: Proof Simplification Iteration 12	[0.01 s]
28.0.N: Proof Simplification Iteration 13	[0.01 s]
28.0.PRE: Proof Simplification completed in 0,01 s
28: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
28: =============================== ProofGrid start ===============================
28: ProofGrid usable level: 1
28: ProofGrid is starting event handling
28.0.AM: Proofgrid shell started at 12848@optmaS1(local) jg_23313_optmaS1_98
28.0.N: Proofgrid shell started at 12847@optmaS1(local) jg_23313_optmaS1_98
28.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.AM: Last scan. Per property time limit: 0s
28.0.AM: Starting proof for property "property:32"	[0,00 s].
28.0.N: Last scan. Per property time limit: 0s
28.0.N: Starting proof for property "property:32"	[0,00 s].
28.0.AM: Trace Attempt  1	[0,00 s]
28.0.N: Trace Attempt  1	[0,00 s]
28.0.N: Trace Attempt  2	[0,00 s]
28.0.AM: Trace Attempt  1	[0,00 s]
28.0.N: Trace Attempt  3	[0,00 s]
28.0.AM: Trace Attempt  2	[0,00 s]
28.0.AM: Trace Attempt  3	[0,00 s]
28.0.AM: Trace Attempt  1	[0,00 s]
28.0.AM: Trace Attempt  2	[0,00 s]
28.0.AM: Trace Attempt  3	[0,00 s]
28.0.N: Trace Attempt  3	[0,00 s]
28.0.N: Trace Attempt  4	[0,01 s]
28.0.N: Trace Attempt  5	[0,01 s]
28.0.AM: Trace Attempt  4	[0,01 s]
28.0.AM: Trace Attempt  5	[0,01 s]
28.0.AM: Trace Attempt  1	[0,01 s]
28.0.AM: Trace Attempt  2	[0,01 s]
28.0.N: Trace Attempt  5	[0,01 s]
28.0.AM: Trace Attempt  3	[0,01 s]
28.0.AM: Trace Attempt  1	[0,04 s]
28.0.AM: Trace Attempt  2	[0,04 s]
28.0.AM: Trace Attempt  3	[0,04 s]
28.0.N: Stopped processing property "property:32"	[22,14 s].
28.0.N: Morphing to B
28.0.N: Trace Attempt 23	[0,10 s]
28.0.N: All properties determined. [0,00 s]
28.0.N: Exited with Success (@ 0,00 s)
28.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.B: Starting proof for property "property:32"	[0,00 s].
28.0.B: Trace Attempt  1	[0,00 s]
28.0.B: Trace Attempt  2	[0,00 s]
28.0.B: Trace Attempt  3	[0,00 s]
28.0.B: Trace Attempt  4	[0,01 s]
28.0.AM: Stopped processing property "property:32"	[22,14 s].
28.0.AM: Morphing to Tri
28.0.AM: Trace Attempt 23	[0,08 s]
28.0.AM: All properties determined. [0,00 s]
28.0.AM: Exited with Success (@ 0,00 s)
28.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.B: Trace Attempt  5	[0,01 s]
28.0.Tri: Starting proof for property "property:32"	[0,00 s].
28.0.Tri: Trace Attempt  1	[0,00 s]
28.0.Tri:    0.00" ---- Launching main thread ----
28.0.Tri:    0.02" ---- Launching abstraction thread ----
28.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
28.0.Tri: Trace Attempt  2	[0,08 s]
28.0.Tri: Trace Attempt  3	[0,08 s]
28.0.Tri: Trace Attempt  4	[0,08 s]
28.0.Tri: Trace Attempt  5	[0,08 s]
28.0.Tri:    0.83" Simplification phase 1 complete
28.0.Tri:    0.86" Simplification phase 2 complete
28.0.Tri:    1.33" Simplification phase 3 complete
28.0.Tri:    1.33" ---- Completed simplification thread ----
28.0.Tri:    1.33" ---- Restarting main thread on simplified netlist ----
28.0.Tri:    1.35" ---- Restarting abstraction thread on simplified netlist ----
28.0.B: Stopped processing property "property:32"	[22,06 s].
28.0.B: Morphing to Hts
28.0.B: Trace Attempt 23	[0,04 s]
28.0.B: All properties determined. [0,00 s]
28.0.B: Exited with Success (@ 0,00 s)
28.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.Hts: Starting proof for property "property:32"	[0,00 s].
28.0.Hts: Trace Attempt  1	[0,00 s]
28.0.Hts: Trace Attempt  2	[0,00 s]
28.0.Hts: Trace Attempt  3	[0,00 s]
28.0.Hts: Trace Attempt  4	[0,00 s]
28.0.Hts: Trace Attempt  5	[0,00 s]
28.0.Tri: Stopped processing property "property:32"	[22,07 s].
28.0.Tri: Morphing to I
28.0.Tri: Trace Attempt 23	[0,10 s]
28.0.Tri: All properties determined. [0,00 s]
28.0.Tri: Exited with Success (@ 0,00 s)
28.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.I: Starting proof for property "property:32"	[0,00 s].
28.0.I: Trace Attempt 19	[0,01 s]
28.0.I: Stopped processing property "property:32"	[21,62 s].
28.0.I: Morphing to D
28.0.I: Trace Attempt 23	[0,08 s]
28.0.I: All properties determined. [0,00 s]
28.0.I: Exited with Success (@ 0,00 s)
28.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.D: Starting proof for property "property:32"	[0,00 s].
28.0.D: Trace Attempt  1	[0,00 s]
28.0.D: Trace Attempt  2	[0,00 s]
28.0.D: Trace Attempt  3	[0,00 s]
28.0.D: Trace Attempt  4	[0,01 s]
28.0.D: Trace Attempt  5	[0,01 s]
28.0.Hts: Stopped processing property "property:32"	[43,86 s].
28.0.Hts: Morphing to I
28.0.Hts: Trace Attempt 23	[0,01 s]
28.0.Hts: All properties determined. [0,00 s]
28.0.Hts: Exited with Success (@ 0,00 s)
28.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.I: Starting proof for property "property:32"	[0,00 s].
28.0.I: Trace Attempt 23	[0,01 s]
28.0.D: Stopped processing property "property:32"	[22,24 s].
28.0.D: Morphing to AD
28.0.D: Trace Attempt 23	[0,20 s]
28.0.D: All properties determined. [0,00 s]
28.0.D: Exited with Success (@ 0,00 s)
28.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.AD: Starting proof for property "property:32"	[0,00 s].
28.0.AD: Trace Attempt  1	[0,00 s]
28.0.AD: Trace Attempt  1	[0,00 s]
28.0.AD: Trace Attempt  2	[0,00 s]
28.0.AD: Trace Attempt  3	[0,00 s]
28.0.AD: Trace Attempt  1	[0,00 s]
28.0.AD: Trace Attempt  2	[0,00 s]
28.0.AD: Trace Attempt  3	[0,00 s]
28.0.AD: Trace Attempt  4	[0,00 s]
28.0.AD: Trace Attempt  5	[0,00 s]
28.0.AD: Trace Attempt  1	[0,01 s]
28.0.AD: Trace Attempt  2	[0,01 s]
28.0.AD: Trace Attempt  3	[0,01 s]
28.0.AD: Trace Attempt  4	[0,01 s]
28.0.AD: Trace Attempt  5	[0,01 s]
28.0.AD: Trace Attempt  1	[0,03 s]
28.0.AD: Trace Attempt  2	[0,03 s]
28.0.AD: Trace Attempt  3	[0,03 s]
28.0.AD: Trace Attempt  4	[0,03 s]
28.0.AD: Trace Attempt  5	[0,04 s]
28.0.I: Stopped processing property "property:32"	[23,16 s].
28.0.I: Morphing to N
28.0.I: All properties determined. [0,00 s]
28.0.I: Exited with Success (@ 0,00 s)
28.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.N: Starting proof for property "property:32"	[0,00 s].
28.0.AD: Stopped processing property "property:32"	[23,15 s].
28.0.AD: Morphing to M
28.0.AD: Trace Attempt 23	[0,10 s]
28.0.AD: All properties determined. [0,00 s]
28.0.AD: Exited with Success (@ 0,00 s)
28.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.M: Starting proof for property "property:32"	[0,00 s].
28.0.M: Trace Attempt  1	[0,00 s]
28.0.M: Trace Attempt  2	[0,00 s]
28.0.N: Trace Attempt 23	[0,01 s]
28.0.M: Trace Attempt  3	[0,01 s]
28.0.M: Trace Attempt  4	[0,02 s]
28.0.N: Stopped processing property "property:32"	[21,86 s].
28.0.N: Morphing to AMcustom2
28.0.N: All properties determined. [0,00 s]
28.0.N: Exited with Success (@ 0,00 s)
28.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.AMcustom2: Starting proof for property "property:32"	[0,00 s].
28.0.AMcustom2: Trace Attempt  1	[0,00 s]
28.0.AMcustom2: Trace Attempt  2	[0,00 s]
28.0.AMcustom2: Trace Attempt  3	[0,00 s]
28.0.AMcustom2: Trace Attempt  1	[0,00 s]
28.0.AMcustom2: Trace Attempt  2	[0,00 s]
28.0.AMcustom2: Trace Attempt  3	[0,00 s]
28.0.AMcustom2: Trace Attempt  4	[0,00 s]
28.0.AMcustom2: Trace Attempt  5	[0,00 s]
28.0.AMcustom2: Refinement: Adding 1 assumptions
28.0.AMcustom2: Trace Attempt  1	[0,16 s]
28.0.AMcustom2: Trace Attempt  2	[0,16 s]
28.0.AMcustom2: Trace Attempt  3	[0,16 s]
28.0.AMcustom2: Trace Attempt  1	[0,16 s]
28.0.AMcustom2: Trace Attempt  2	[0,16 s]
28.0.AMcustom2: Trace Attempt  3	[0,16 s]
28.0.AMcustom2: Trace Attempt  4	[0,16 s]
28.0.AMcustom2: Trace Attempt  5	[0,16 s]
28.0.AMcustom2: Refinement: Adding 1 assumptions
28.0.AMcustom2: Trace Attempt  1	[0,30 s]
28.0.AMcustom2: Trace Attempt  2	[0,30 s]
28.0.AMcustom2: Trace Attempt  3	[0,30 s]
28.0.AMcustom2: Trace Attempt  1	[0,30 s]
28.0.AMcustom2: Trace Attempt  2	[0,30 s]
28.0.AMcustom2: Trace Attempt  3	[0,30 s]
28.0.AMcustom2: Trace Attempt  4	[0,30 s]
28.0.AMcustom2: Trace Attempt  5	[0,30 s]
28.0.AMcustom2: Refinement: Adding 1 assumptions
28.0.AMcustom2: Trace Attempt  1	[0,44 s]
28.0.AMcustom2: Trace Attempt  2	[0,44 s]
28.0.AMcustom2: Trace Attempt  3	[0,44 s]
28.0.AMcustom2: Trace Attempt  1	[0,44 s]
28.0.AMcustom2: Trace Attempt  2	[0,44 s]
28.0.AMcustom2: Trace Attempt  3	[0,44 s]
28.0.AMcustom2: Trace Attempt  4	[0,44 s]
28.0.AMcustom2: Trace Attempt  5	[0,44 s]
28.0.M: Stopped processing property "property:32"	[43,42 s].
28.0.M: Morphing to Ncustom3
28.0.M: Trace Attempt 23	[0,31 s]
28.0.M: All properties determined. [0,00 s]
28.0.M: Exited with Success (@ 0,00 s)
28.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.Ncustom3: Starting proof for property "property:32"	[0,00 s].
28.0.Ncustom3: Trace Attempt  1	[0,00 s]
28.0.Ncustom3: Trace Attempt  2	[0,00 s]
28.0.Ncustom3: Trace Attempt  3	[0,00 s]
28.0.Ncustom3: Trace Attempt  4	[0,00 s]
28.0.Ncustom3: Trace Attempt  5	[0,00 s]
28.0.AMcustom2: Stopped processing property "property:32"	[46,12 s].
28.0.AMcustom2: Morphing to N
28.0.AMcustom2: Trace Attempt 23	[0,49 s]
28.0.AMcustom2: All properties determined. [0,00 s]
28.0.AMcustom2: Exited with Success (@ 0,00 s)
28.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.N: Starting proof for property "property:32"	[0,00 s].
28.0.Ncustom3: Stopped processing property "property:32"	[24,57 s].
28.0.Ncustom3: Morphing to K
28.0.Ncustom3: Trace Attempt 23	[0,02 s]
28.0.Ncustom3: All properties determined. [0,00 s]
28.0.Ncustom3: Exited with Success (@ 0,00 s)
28.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
28.0.K: Starting proof for property "property:32"	[0,00 s].
28.0.K: Trace Attempt 23	[0,02 s]
28.0.K: Requesting engine job to terminate
28.0.K: Stopping Job.
28.0.K: Stopped processing property "property:32"	[22,08 s].
28.0.K: Interrupted. [179,17 s]
28.0.K: Exited with Success (@ 201,31 s)
28.0.N: Requesting engine job to terminate
28.0.N: Stopping Job.
28.0.N: Stopped processing property "property:32"	[31,64 s].
28.0.N: Trace Attempt 23	[0,01 s]
28.0.N: Interrupted. [210,76 s]
28.0.N: Exited with Success (@ 210,85 s)
28: ProofGrid usable level: 0
28: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    12
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03      210.77        0.00       99.99 %
      K        0.03      201.15        0.00       99.99 %
    all        0.03      205.96        0.00       99.99 %

    Data read    : 19.60 kiB
    Data written : 10.37 kiB

28: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 28
[formal] % set_engine_mode ht
[formal] % prove -bg -property {formal::property:32}
background 29
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 29:
    orchestration                 = off (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Ht, total 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
29: Using multistage preprocessing
29: Starting reduce
29: Finished reduce in 0.001s
29.0.PRE: Performing Proof Simplification...
29.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
29.0.Ht: Proof Simplification Iteration 1	[0.00 s]
29.0.Ht: Proof Simplification Iteration 2	[0.00 s]
29.0.Ht: Proof Simplification Iteration 3	[0.00 s]
29.0.Ht: Proof Simplification Iteration 4	[0.00 s]
29.0.Ht: Proof Simplification Iteration 5	[0.00 s]
29.0.Ht: Proof Simplification Iteration 6	[0.00 s]
29.0.Ht: Proof Simplification Iteration 7	[0.01 s]
29.0.Ht: Proof Simplification Iteration 8	[0.01 s]
29.0.Ht: Proof Simplification Iteration 9	[0.01 s]
29.0.Ht: Proof Simplification Iteration 10	[0.01 s]
29.0.Ht: Proof Simplification Iteration 11	[0.01 s]
29.0.Ht: Proof Simplification Iteration 12	[0.01 s]
29.0.Ht: Proof Simplification Iteration 13	[0.01 s]
29.0.PRE: Proof Simplification completed in 0,02 s
29: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
29: =============================== ProofGrid start ===============================
29: ProofGrid usable level: 1
29: ProofGrid is starting event handling
29.0.Ht: Proofgrid shell started at 18915@optmaS1(local) jg_23313_optmaS1_99
29.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
29.0.Ht: Trace Attempt  1	[0,00 s]
29.0.Ht: Trace Attempt  2	[0,00 s]
29.0.Ht: Trace Attempt  3	[0,00 s]
29.0.Ht: Trace Attempt  4	[0,00 s]
29.0.Ht: Trace Attempt  5	[0,00 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 29: Initiating shutdown of proof [266,80]
29.0.Ht: Interrupted (multi)
29.0.Ht: Trace Attempt 23	[0,01 s]
29.0.Ht: Interrupted. [266,78 s]
29.0.Ht: Exited with Success (@ 266,80 s)
29: ProofGrid usable level: 0
29: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     1
     engine jobs started                           :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Ht        0.03      266.80        0.00       99.99 %
    all        0.03      266.80        0.00       99.99 %

    Data read    : 3.05 kiB
    Data written : 693.00 B

29: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % set_engine_mode auto
[formal] % assume -bound 1 -name {formal::assume:9} {w_inc_error_counter} -type temporary -update_db -replace;
assume:9
[formal] % prove -bg -property {formal::property:32}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 30
INFO (IPF031): Settings used for proof thread 30:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
30: Using multistage preprocessing
30: Starting reduce
30: Finished reduce in 0.001s
30.0.PRE: Performing Proof Simplification...
30.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
30.0.N: Proof Simplification Iteration 1	[0.00 s]
30.0.N: Proof Simplification Iteration 2	[0.00 s]
30.0.N: Proof Simplification Iteration 3	[0.00 s]
30.0.N: Proof Simplification Iteration 4	[0.00 s]
30.0.N: Proof Simplification Iteration 5	[0.00 s]
30.0.N: Proof Simplification Iteration 6	[0.01 s]
30.0.N: Proof Simplification Iteration 7	[0.01 s]
30.0.N: Proof Simplification Iteration 8	[0.01 s]
30.0.N: Proof Simplification Iteration 9	[0.01 s]
30.0.N: Proof Simplification Iteration 10	[0.01 s]
30.0.N: Proof Simplification Iteration 11	[0.01 s]
30.0.N: Proof Simplification Iteration 12	[0.01 s]
30.0.N: Proof Simplification Iteration 13	[0.01 s]
30.0.PRE: Proof Simplification completed in 0,02 s
30: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
30: =============================== ProofGrid start ===============================
30: ProofGrid usable level: 1
30: ProofGrid is starting event handling
30.0.N: Proofgrid shell started at 27108@optmaS1(local) jg_23313_optmaS1_100
30.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
30.0.AM: Proofgrid shell started at 27109@optmaS1(local) jg_23313_optmaS1_100
30.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
30.0.N: Last scan. Per property time limit: 0s
30.0.N: Starting proof for property "property:32"	[0,00 s].
30.0.AM: Last scan. Per property time limit: 0s
30.0.AM: Starting proof for property "property:32"	[0,00 s].
30.0.N: Trace Attempt  1	[0,00 s]
30.0.N: Trace Attempt  2	[0,00 s]
30.0.N: Trace Attempt  3	[0,00 s]
30.0.AM: Trace Attempt  1	[0,00 s]
30.0.AM: Trace Attempt  1	[0,00 s]
30.0.AM: Trace Attempt  2	[0,00 s]
30.0.AM: Trace Attempt  3	[0,00 s]
30.0.N: Trace Attempt  3	[0,00 s]
30.0.AM: Trace Attempt  1	[0,00 s]
30.0.AM: Trace Attempt  2	[0,00 s]
30.0.AM: Trace Attempt  3	[0,00 s]
30.0.N: Trace Attempt  4	[0,00 s]
30.0.N: Trace Attempt  5	[0,00 s]
30.0.AM: Trace Attempt  4	[0,00 s]
30.0.AM: Trace Attempt  5	[0,00 s]
30.0.N: Trace Attempt  5	[0,01 s]
30.0.AM: Trace Attempt  1	[0,01 s]
30.0.AM: Trace Attempt  2	[0,01 s]
30.0.AM: Trace Attempt  3	[0,01 s]
30.0.AM: Trace Attempt  1	[0,03 s]
30.0.AM: Trace Attempt  2	[0,03 s]
30.0.AM: Trace Attempt  3	[0,03 s]
30.0.AM: Trace Attempt  1	[0,09 s]
30.0.AM: Trace Attempt  2	[0,09 s]
30.0.AM: Trace Attempt  3	[0,09 s]
30.0.AM: Trace Attempt  5	[0,10 s]
30.0.N: Trace Attempt  1	[0,15 s]
30.0.N: Trace Attempt  2	[0,15 s]
30.0.AM: Stopped processing property "property:32"	[0,16 s].
30.0.N: Requesting engine job to stop
30.0.AM: Requesting engine job to stop
INFO (IPF144): 30: Initiating shutdown of proof [0,16]
30.0.AM: Trace Attempt 18	[0,13 s]
30.0.AM: Interrupted. [0,16 s]
30.0.N: Stopped processing property "property:32"	[0,16 s].
30.0.N: Interrupted. [0,16 s]
30.0.N: Exited with Success (@ 0,16 s)
30: ProofGrid usable level: 0
30.0.AM: Exited with Success (@ 0,16 s)
30: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.16        0.00       78.35 %
     AM        0.04        0.16        0.00       78.46 %
    all        0.04        0.16        0.00       78.40 %

    Data read    : 4.89 kiB
    Data written : 1.55 kiB

30: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 30
[formal] % prove -bg -property {formal::cover:7}
background 31
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 31:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
31: Using multistage preprocessing
31: Starting reduce
31: Finished reduce in 0.001s
31.0.PRE: Performing Proof Simplification...
31.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
31.0.N: Proof Simplification Iteration 1	[0.00 s]
31.0.N: Proof Simplification Iteration 2	[0.00 s]
31.0.N: Proof Simplification Iteration 3	[0.00 s]
31.0.N: Proof Simplification Iteration 4	[0.00 s]
31.0.N: Proof Simplification Iteration 5	[0.00 s]
31.0.N: Proof Simplification Iteration 6	[0.00 s]
31.0.N: Proof Simplification Iteration 7	[0.00 s]
31.0.N: Proof Simplification Iteration 8	[0.01 s]
31.0.N: Proof Simplification Iteration 9	[0.01 s]
31.0.N: Proof Simplification Iteration 10	[0.01 s]
31.0.N: Proof Simplification Iteration 11	[0.01 s]
31.0.N: Proof Simplification Iteration 12	[0.01 s]
31.0.N: Proof Simplification Iteration 13	[0.01 s]
31.0.PRE: Proof Simplification completed in 0,02 s
31: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
31: =============================== ProofGrid start ===============================
31: ProofGrid usable level: 1
31: ProofGrid is starting event handling
31.0.B: Proofgrid shell started at 27534@optmaS1(local) jg_23313_optmaS1_101
31.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
31.0.B: Last scan. Per property time limit: 0s
31.0.B: Starting proof for property "cover:7"	[0,00 s].
31.0.N: Proofgrid shell started at 27533@optmaS1(local) jg_23313_optmaS1_101
31.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
31.0.B: Trace Attempt  1	[0,00 s]
31.0.N: Last scan. Per property time limit: 0s
31.0.N: Starting proof for property "cover:7"	[0,00 s].
31.0.N: Trace Attempt  1	[0,00 s]
31.0.N: Trace Attempt  2	[0,00 s]
31.0.B: Trace Attempt  2	[0,00 s]
31.0.N: Trace Attempt  2	[0,00 s]
31.0.B: Trace Attempt  3	[0,01 s]
31.0.N: Trace Attempt  3	[0,00 s]
31.0.B: Trace Attempt  4	[0,01 s]
31.0.N: Trace Attempt  3	[0,01 s]
31.0.N: Trace Attempt  4	[0,01 s]
31.0.N: Trace Attempt  5	[0,01 s]
31.0.B: Trace Attempt  5	[0,01 s]
31.0.N: Trace Attempt  5	[0,01 s]
31.0.N: Requesting engine job to stop
31.0.B: Requesting engine job to stop
INFO (IPF144): 31: Initiating shutdown of proof [0,05]
31.0.B: Trace Attempt 23	[0,05 s]
31.0.B: A trace with 23 cycles was found. [0,05 s]
INFO (IPF047): 31.0.B: The cover property "cover:7" was covered in 23 cycles in 0.05 s.
31.0.B: Stopped processing property "cover:7"	[0,05 s].
31.0.B: All properties determined. [0,05 s]
31.0.B: Exited with Success (@ 0,06 s)
31: ProofGrid usable level: 0
31.0.N: Stopped processing property "cover:7"	[0,13 s].
31.0.N: Trace Attempt 17	[0,05 s]
31.0.N: All properties determined. [0,05 s]
31.0.N: Exited with Success (@ 0,06 s)
31: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.05        0.00       61.60 %
      B        0.03        0.05        0.00       65.76 %
    all        0.03        0.05        0.00       63.65 %

    Data read    : 9.11 kiB
    Data written : 1.45 kiB

31: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 31
[formal] % visualize -property formal::cover:7 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:7".
covered
[formal] % visualize -property formal::cover:7 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:7".
covered
[formal] % assume -remove formal::assume:9
formal::assume:9
[formal] % assume {not w_inc_error_counter ##1 w_inc_error_counter} -bound 2
INFO (IPM005): The name "formal::assume:10" is assigned to assumption "not w_inc_error_counter ##1 w_inc_error_counter".
assume:10
[formal] % prove -bg -property {formal::cover:7}
background 32
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 32:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
32: Using multistage preprocessing
32: Starting reduce
32: Finished reduce in 0.001s
32.0.PRE: Performing Proof Simplification...
32.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
32.0.N: Proof Simplification Iteration 1	[0.00 s]
32.0.N: Proof Simplification Iteration 2	[0.00 s]
32.0.N: Proof Simplification Iteration 3	[0.00 s]
32.0.N: Proof Simplification Iteration 4	[0.00 s]
32.0.N: Proof Simplification Iteration 5	[0.00 s]
32.0.N: Proof Simplification Iteration 6	[0.00 s]
32.0.N: Proof Simplification Iteration 7	[0.00 s]
32.0.N: Proof Simplification Iteration 8	[0.00 s]
32.0.N: Proof Simplification Iteration 9	[0.00 s]
32.0.N: Proof Simplification Iteration 10	[0.00 s]
32.0.N: Proof Simplification Iteration 11	[0.01 s]
32.0.N: Proof Simplification Iteration 12	[0.01 s]
32.0.N: Proof Simplification Iteration 13	[0.01 s]
32.0.PRE: Proof Simplification completed in 0,02 s
32: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
32: =============================== ProofGrid start ===============================
32: ProofGrid usable level: 1
32: ProofGrid is starting event handling
32.0.N: Proofgrid shell started at 31950@optmaS1(local) jg_23313_optmaS1_102
32.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
32.0.N: Last scan. Per property time limit: 0s
32.0.N: Starting proof for property "cover:7"	[0,00 s].
32.0.N: Trace Attempt  1	[0,00 s]
32.0.N: Trace Attempt  2	[0,00 s]
32.0.N: Trace Attempt  3	[0,00 s]
32.0.N: Trace Attempt  3	[0,00 s]
32.0.N: Trace Attempt  4	[0,00 s]
32.0.N: Trace Attempt  5	[0,00 s]
32.0.N: Trace Attempt  5	[0,01 s]
32.0.B: Proofgrid shell started at 31951@optmaS1(local) jg_23313_optmaS1_102
32.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
32.0.B: Last scan. Per property time limit: 0s
32.0.B: Starting proof for property "cover:7"	[0,00 s].
32.0.B: Trace Attempt  1	[0,00 s]
32.0.B: Trace Attempt  2	[0,00 s]
INFO (IPF055): 32.0.B: A counterexample (cex) with 2 cycles was found for the property ":noConflict" in 0.00 s.
use check_assumptions -show to show this property in the property table
32.0.B: A proof was found: No trace exists. [0,00 s]
INFO (IPF051): 32.0.B: The cover property ":live" was proven unreachable in 0.01 s.
use check_assumptions -show -live to show this property in the property table
32.0.N: Requesting engine job to stop
32.0.B: Requesting engine job to stop
INFO (IPF144): 32: Initiating shutdown of proof [0,01]
32.0.B: A proof was found: No trace exists. [0,00 s]
INFO (IPF051): 32.0.B: The cover property "cover:7" was proven unreachable in 0.03 s.
32.0.B: Stopped processing property "cover:7"	[0,03 s].
32.0.B: All properties determined. [0,00 s]
32.0.N: Stopped processing property "cover:7"	[0,04 s].
32.0.N: Trace Attempt  8	[0,01 s]
32.0.N: All properties determined. [0,01 s]
32.0.B: Exited with Success (@ 0,02 s)
32: ProofGrid usable level: 0
32.0.N: Exited with Success (@ 0,02 s)
32: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.01        0.00       34.07 %
      B        0.04        0.00        0.00        8.32 %
    all        0.03        0.01        0.00       21.33 %

    Data read    : 1.54 kiB
    Data written : 1.36 kiB

32: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): Completed proof on task: "formal" for proof thread 32
[formal] % assume {not w_inc_error_counter |=>1 w_inc_error_counter} -bound 2
ERROR (ENL063): Syntax error near "w_inc_error_counter" in expression "not w_inc_error_counter |=>1 w_inc_error_counter".


[formal] % assume {not w_inc_error_counter |=> w_inc_error_counter} -bound 2
INFO (IPM005): The name "formal::assume:11" is assigned to assumption "not w_inc_error_counter |=> w_inc_error_counter".
assume:11
[formal] % assume -disable formal::assume:10
formal::assume:10
[formal] % assume -remove formal::assume:10
formal::assume:10
[formal] % assert -disable formal:::noConflict
formal:::noConflict
[formal] % prove -bg -property {formal::cover:7}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 33
INFO (IPF031): Settings used for proof thread 33:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
33: Using multistage preprocessing
33: Starting reduce
33: Finished reduce in 0.001s
33.0.PRE: Performing Proof Simplification...
33.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
33.0.N: Proof Simplification Iteration 1	[0.00 s]
33.0.N: Proof Simplification Iteration 2	[0.00 s]
33.0.N: Proof Simplification Iteration 3	[0.00 s]
33.0.N: Proof Simplification Iteration 4	[0.00 s]
33.0.N: Proof Simplification Iteration 5	[0.00 s]
33.0.N: Proof Simplification Iteration 6	[0.00 s]
33.0.N: Proof Simplification Iteration 7	[0.00 s]
33.0.N: Proof Simplification Iteration 8	[0.00 s]
33.0.N: Proof Simplification Iteration 9	[0.00 s]
33.0.N: Proof Simplification Iteration 10	[0.00 s]
33.0.N: Proof Simplification Iteration 11	[0.01 s]
33.0.N: Proof Simplification Iteration 12	[0.01 s]
33.0.N: Proof Simplification Iteration 13	[0.01 s]
33.0.PRE: Proof Simplification completed in 0,02 s
33: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
33: =============================== ProofGrid start ===============================
33: ProofGrid usable level: 1
33: ProofGrid is starting event handling
33.0.N: Proofgrid shell started at 594@optmaS1(local) jg_23313_optmaS1_103
33.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
33.0.N: Last scan. Per property time limit: 0s
33.0.N: Starting proof for property "cover:7"	[0,00 s].
33.0.N: Trace Attempt  1	[0,00 s]
33.0.N: Trace Attempt  2	[0,00 s]
33.0.N: Trace Attempt  2	[0,00 s]
33.0.N: Trace Attempt  3	[0,00 s]
33.0.B: Proofgrid shell started at 595@optmaS1(local) jg_23313_optmaS1_103
33.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
33.0.B: Last scan. Per property time limit: 0s
33.0.B: Starting proof for property "cover:7"	[0,00 s].
33.0.N: Trace Attempt  3	[0,00 s]
33.0.B: Trace Attempt  1	[0,00 s]
33.0.N: Trace Attempt  4	[0,01 s]
33.0.B: Trace Attempt  2	[0,00 s]
33.0.B: Trace Attempt  3	[0,00 s]
33.0.N: Trace Attempt  4	[0,01 s]
33.0.B: Trace Attempt  4	[0,00 s]
33.0.N: Trace Attempt  5	[0,01 s]
33.0.B: Trace Attempt  5	[0,01 s]
33.0.N: Requesting engine job to stop
33.0.B: Requesting engine job to stop
INFO (IPF144): 33: Initiating shutdown of proof [0,05]
33.0.B: Trace Attempt 23	[0,04 s]
33.0.B: A trace with 23 cycles was found. [0,04 s]
INFO (IPF047): 33.0.B: The cover property "cover:7" was covered in 23 cycles in 0.04 s.
33.0.B: Stopped processing property "cover:7"	[0,04 s].
33.0.B: All properties determined. [0,04 s]
33.0.N: Stopped processing property "cover:7"	[0,05 s].
33.0.N: Trace Attempt 18	[0,04 s]
33.0.N: All properties determined. [0,05 s]
33.0.B: Exited with Success (@ 0,05 s)
33: ProofGrid usable level: 0
33.0.N: Exited with Success (@ 0,05 s)
33: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.05        0.00       62.59 %
      B        0.03        0.04        0.00       58.10 %
    all        0.03        0.05        0.00       60.36 %

    Data read    : 9.23 kiB
    Data written : 1.46 kiB

33: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 33
[formal] % visualize -property formal::cover:7 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:7".
covered
[formal] % assume -remove formal::assume:11
formal::assume:11
[formal] % assume {not w_inc_error_counter} -bound 1
INFO (IPM005): The name "formal::assume:12" is assigned to assumption "not w_inc_error_counter".
assume:12
[formal] % prove -bg -property {formal::property:32}
background 34
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 34:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
34: Using multistage preprocessing
34: Starting reduce
34: Finished reduce in 0.001s
34.0.PRE: Performing Proof Simplification...
34.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
34.0.N: Proof Simplification Iteration 1	[0.00 s]
34.0.N: Proof Simplification Iteration 2	[0.00 s]
34.0.N: Proof Simplification Iteration 3	[0.00 s]
34.0.N: Proof Simplification Iteration 4	[0.00 s]
34.0.N: Proof Simplification Iteration 5	[0.00 s]
34.0.N: Proof Simplification Iteration 6	[0.00 s]
34.0.N: Proof Simplification Iteration 7	[0.00 s]
34.0.N: Proof Simplification Iteration 8	[0.00 s]
34.0.N: Proof Simplification Iteration 9	[0.00 s]
34.0.N: Proof Simplification Iteration 10	[0.00 s]
34.0.N: Proof Simplification Iteration 11	[0.01 s]
34.0.N: Proof Simplification Iteration 12	[0.01 s]
34.0.N: Proof Simplification Iteration 13	[0.01 s]
34.0.PRE: Proof Simplification completed in 0,02 s
34: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
34: =============================== ProofGrid start ===============================
34: ProofGrid usable level: 1
34: ProofGrid is starting event handling
34.0.N: Proofgrid shell started at 2786@optmaS1(local) jg_23313_optmaS1_104
34.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
34.0.N: Last scan. Per property time limit: 0s
34.0.N: Starting proof for property "property:32"	[0,00 s].
34.0.N: Trace Attempt  1	[0,00 s]
34.0.N: Trace Attempt  2	[0,00 s]
34.0.N: Trace Attempt  3	[0,00 s]
34.0.N: Trace Attempt  3	[0,00 s]
34.0.N: Trace Attempt  4	[0,00 s]
34.0.N: Trace Attempt  4	[0,00 s]
34.0.N: Trace Attempt  5	[0,01 s]
34.0.AM: Proofgrid shell started at 2787@optmaS1(local) jg_23313_optmaS1_104
34.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
34.0.AM: Last scan. Per property time limit: 0s
34.0.AM: Starting proof for property "property:32"	[0,00 s].
34.0.AM: Trace Attempt  1	[0,00 s]
34.0.AM: Trace Attempt  1	[0,00 s]
34.0.AM: Trace Attempt  2	[0,00 s]
34.0.AM: Trace Attempt  3	[0,00 s]
34.0.AM: Trace Attempt  1	[0,00 s]
34.0.AM: Trace Attempt  2	[0,00 s]
34.0.AM: Trace Attempt  3	[0,00 s]
34.0.AM: Trace Attempt  4	[0,00 s]
34.0.AM: Trace Attempt  5	[0,01 s]
34.0.AM: Trace Attempt  1	[0,01 s]
34.0.AM: Trace Attempt  2	[0,01 s]
34.0.AM: Trace Attempt  3	[0,01 s]
34.0.AM: Trace Attempt  4	[0,01 s]
34.0.AM: Trace Attempt  1	[0,04 s]
34.0.AM: Trace Attempt  2	[0,04 s]
34.0.AM: Trace Attempt  3	[0,04 s]
34.0.AM: Trace Attempt  4	[0,04 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 34: Initiating shutdown of proof [18,12]
34.0.AM: Stopped processing property "property:32"	[18,11 s].
34.0.AM: Trace Attempt 23	[0,09 s]
34.0.AM: Interrupted. [18,11 s]
34.0.N: Stopped processing property "property:32"	[18,12 s].
34.0.N: Trace Attempt 23	[0,08 s]
34.0.N: Interrupted. [18,12 s]
34.0.AM: Exited with Success (@ 18,13 s)
34.0.N: Exited with Success (@ 18,13 s)
34: ProofGrid usable level: 0
34: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03       18.13        0.00       99.84 %
     AM        0.04       18.11        0.00       99.78 %
    all        0.03       18.12        0.00       99.81 %

    Data read    : 4.23 kiB
    Data written : 1.47 kiB

34: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % prove -bg -property {formal::cover:7}
background 35
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 35:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
35: Using multistage preprocessing
35: Starting reduce
35: Finished reduce in 0.001s
35.0.PRE: Performing Proof Simplification...
35.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
35.0.N: Proof Simplification Iteration 1	[0.00 s]
35.0.N: Proof Simplification Iteration 2	[0.00 s]
35.0.N: Proof Simplification Iteration 3	[0.00 s]
35.0.N: Proof Simplification Iteration 4	[0.00 s]
35.0.N: Proof Simplification Iteration 5	[0.00 s]
35.0.N: Proof Simplification Iteration 6	[0.00 s]
35.0.N: Proof Simplification Iteration 7	[0.00 s]
35.0.N: Proof Simplification Iteration 8	[0.00 s]
35.0.N: Proof Simplification Iteration 9	[0.00 s]
35.0.N: Proof Simplification Iteration 10	[0.00 s]
35.0.N: Proof Simplification Iteration 11	[0.01 s]
35.0.N: Proof Simplification Iteration 12	[0.01 s]
35.0.N: Proof Simplification Iteration 13	[0.01 s]
35.0.PRE: Proof Simplification completed in 0,02 s
35: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
35: =============================== ProofGrid start ===============================
35: ProofGrid usable level: 1
35: ProofGrid is starting event handling
35.0.B: Proofgrid shell started at 3601@optmaS1(local) jg_23313_optmaS1_105
35.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
35.0.B: Last scan. Per property time limit: 0s
35.0.B: Starting proof for property "cover:7"	[0,00 s].
35.0.B: Trace Attempt  1	[0,00 s]
35.0.B: Trace Attempt  2	[0,00 s]
35.0.B: Trace Attempt  3	[0,00 s]
35.0.B: Trace Attempt  4	[0,00 s]
35.0.B: Trace Attempt  5	[0,01 s]
35.0.N: Proofgrid shell started at 3600@optmaS1(local) jg_23313_optmaS1_105
35.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
35.0.N: Last scan. Per property time limit: 0s
35.0.N: Starting proof for property "cover:7"	[0,00 s].
35.0.N: Trace Attempt  1	[0,00 s]
35.0.N: Trace Attempt  2	[0,00 s]
35.0.N: Trace Attempt  3	[0,00 s]
35.0.N: Trace Attempt  3	[0,00 s]
35.0.N: Trace Attempt  4	[0,00 s]
35.0.N: Trace Attempt  4	[0,01 s]
35.0.N: Trace Attempt  5	[0,01 s]
35.0.N: Trace Attempt  5	[0,01 s]
35.0.B: Trace Attempt 30	[0,07 s]
35.0.B: Stopped processing property "cover:7"	[0,08 s].
35.0.N: Requesting engine job to stop
35.0.B: Requesting engine job to stop
INFO (IPF144): 35: Initiating shutdown of proof [0,08]
35.0.B: Interrupted. [0,08 s]
35.0.N: Stopped processing property "cover:7"	[0,07 s].
35.0.N: Trace Attempt 17	[0,07 s]
35.0.N: Interrupted. [0,07 s]
35.0.B: Exited with Success (@ 0,08 s)
35: ProofGrid usable level: 0
35.0.N: Exited with Success (@ 0,08 s)
35: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.07        0.00       59.77 %
      B        0.04        0.08        0.00       66.66 %
    all        0.04        0.07        0.00       63.20 %

    Data read    : 2.96 kiB
    Data written : 1.48 kiB

35: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 35

[formal] % cover {always w_error_counter = 2 |->  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
}
INFO (IPM033): The name "cover:8" is assigned to cover "always w_error_counter = 2 |->  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
".
cover:8
[formal] % cover {w_error_counter = 2 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
}
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:9" is assigned to cover "w_error_counter = 2 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
".
cover:9
[formal] % prove -bg -property {formal::cover:9}
background 36
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 36:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
36: Using multistage preprocessing
36: Starting reduce
36: Finished reduce in 0.001s
36.0.PRE: Performing Proof Simplification...
36.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
36.0.N: Proof Simplification Iteration 1	[0.00 s]
36.0.N: Proof Simplification Iteration 2	[0.00 s]
36.0.N: Proof Simplification Iteration 3	[0.00 s]
36.0.N: Proof Simplification Iteration 4	[0.00 s]
36.0.N: Proof Simplification Iteration 5	[0.00 s]
36.0.N: Proof Simplification Iteration 6	[0.00 s]
36.0.N: Proof Simplification Iteration 7	[0.00 s]
36.0.N: Proof Simplification Iteration 8	[0.00 s]
36.0.N: Proof Simplification Iteration 9	[0.00 s]
36.0.N: Proof Simplification Iteration 10	[0.00 s]
36.0.N: Proof Simplification Iteration 11	[0.01 s]
36.0.N: Proof Simplification Iteration 12	[0.01 s]
36.0.N: Proof Simplification Iteration 13	[0.01 s]
36.0.PRE: Proof Simplification completed in 0,01 s
36: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
36: =============================== ProofGrid start ===============================
36: ProofGrid usable level: 1
36: ProofGrid is starting event handling
36.0.B: Proofgrid shell started at 4825@optmaS1(local) jg_23313_optmaS1_106
36.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
36.0.B: Last scan. Per property time limit: 0s
36.0.B: Starting proof for property "cover:9"	[0,00 s].
36.0.B: Trace Attempt  1	[0,00 s]
36.0.B: Trace Attempt  2	[0,00 s]
36.0.B: Trace Attempt  3	[0,00 s]
36.0.N: Proofgrid shell started at 4824@optmaS1(local) jg_23313_optmaS1_106
36.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
36.0.N: Last scan. Per property time limit: 0s
36.0.N: Starting proof for property "cover:9"	[0,00 s].
36.0.B: Trace Attempt  4	[0,00 s]
36.0.N: Trace Attempt  1	[0,00 s]
36.0.N: Trace Attempt  2	[0,00 s]
36.0.N: Trace Attempt  3	[0,00 s]
36.0.B: Trace Attempt  5	[0,01 s]
36.0.N: Trace Attempt  3	[0,00 s]
36.0.N: Trace Attempt  4	[0,00 s]
36.0.N: Trace Attempt  4	[0,00 s]
36.0.N: Trace Attempt  5	[0,01 s]
36.0.N: Trace Attempt  5	[0,01 s]
36.0.B: Trace Attempt 30	[0,05 s]
36.0.B: Stopped processing property "cover:9"	[0,05 s].
36.0.N: Requesting engine job to stop
36.0.B: Requesting engine job to stop
INFO (IPF144): 36: Initiating shutdown of proof [0,05]
36.0.N: Stopped processing property "cover:9"	[0,05 s].
36.0.B: Interrupted. [0,05 s]
36.0.N: Trace Attempt 18	[0,04 s]
36.0.N: Interrupted. [0,05 s]
36.0.B: Exited with Success (@ 0,05 s)
36: ProofGrid usable level: 0
36.0.N: Exited with Success (@ 0,05 s)
36: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.05        0.00       59.12 %
      B        0.03        0.05        0.00       65.46 %
    all        0.03        0.05        0.00       62.27 %

    Data read    : 3.06 kiB
    Data written : 1.49 kiB

36: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 36
[formal] % assume -disable formal::assume:12
formal::assume:12
[formal] % prove -bg -property {formal::cover:9}
background 37
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 37:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
37: Using multistage preprocessing
37: Starting reduce
37: Finished reduce in 0.001s
37.0.PRE: Performing Proof Simplification...
37.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
37.0.N: Proof Simplification Iteration 1	[0.00 s]
37.0.N: Proof Simplification Iteration 2	[0.00 s]
37.0.N: Proof Simplification Iteration 3	[0.00 s]
37.0.N: Proof Simplification Iteration 4	[0.00 s]
37.0.N: Proof Simplification Iteration 5	[0.00 s]
37.0.N: Proof Simplification Iteration 6	[0.00 s]
37.0.N: Proof Simplification Iteration 7	[0.00 s]
37.0.N: Proof Simplification Iteration 8	[0.00 s]
37.0.N: Proof Simplification Iteration 9	[0.00 s]
37.0.N: Proof Simplification Iteration 10	[0.00 s]
37.0.N: Proof Simplification Iteration 11	[0.01 s]
37.0.N: Proof Simplification Iteration 12	[0.01 s]
37.0.N: Proof Simplification Iteration 13	[0.01 s]
37.0.PRE: Proof Simplification completed in 0,01 s
37: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
37: =============================== ProofGrid start ===============================
37: ProofGrid usable level: 1
37: ProofGrid is starting event handling
37.0.B: Proofgrid shell started at 5849@optmaS1(local) jg_23313_optmaS1_107
37.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
37.0.B: Last scan. Per property time limit: 0s
37.0.B: Starting proof for property "cover:9"	[0,00 s].
37.0.N: Proofgrid shell started at 5848@optmaS1(local) jg_23313_optmaS1_107
37.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
37.0.B: Trace Attempt  1	[0,00 s]
37.0.N: Last scan. Per property time limit: 0s
37.0.N: Starting proof for property "cover:9"	[0,00 s].
37.0.N: Trace Attempt  1	[0,00 s]
37.0.N: Trace Attempt  2	[0,00 s]
37.0.B: Trace Attempt  2	[0,00 s]
37.0.N: Trace Attempt  2	[0,00 s]
37.0.N: Trace Attempt  3	[0,00 s]
37.0.B: Trace Attempt  3	[0,00 s]
37.0.N: Trace Attempt  3	[0,00 s]
37.0.B: Trace Attempt  4	[0,00 s]
37.0.N: Trace Attempt  4	[0,00 s]
37.0.N: Trace Attempt  5	[0,00 s]
37.0.B: Trace Attempt  5	[0,01 s]
37.0.N: Trace Attempt  5	[0,01 s]
37.0.N: Requesting engine job to stop
37.0.B: Requesting engine job to stop
INFO (IPF144): 37: Initiating shutdown of proof [0,04]
37.0.B: Trace Attempt 23	[0,04 s]
37.0.B: A trace with 23 cycles was found. [0,04 s]
INFO (IPF047): 37.0.B: The cover property "cover:9" was covered in 23 cycles in 0.04 s.
37.0.B: Stopped processing property "cover:9"	[0,05 s].
37.0.B: All properties determined. [0,04 s]
37.0.N: Stopped processing property "cover:9"	[0,04 s].
37.0.N: Trace Attempt 17	[0,04 s]
37.0.N: All properties determined. [0,04 s]
37.0.B: Exited with Success (@ 0,04 s)
37: ProofGrid usable level: 0
37.0.N: Exited with Success (@ 0,04 s)
37: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.04        0.00       59.32 %
      B        0.03        0.04        0.00       61.81 %
    all        0.03        0.04        0.00       60.56 %

    Data read    : 9.09 kiB
    Data written : 1.45 kiB

37: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 37
[formal] % assume -enable formal::assume:12
formal::assume:12
[formal] % prove -bg -property {formal::cover:9}
background 38
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 38:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
38: Using multistage preprocessing
38: Starting reduce
38: Finished reduce in 0.001s
38.0.PRE: Performing Proof Simplification...
38.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
38.0.N: Proof Simplification Iteration 1	[0.00 s]
38.0.N: Proof Simplification Iteration 2	[0.00 s]
38.0.N: Proof Simplification Iteration 3	[0.00 s]
38.0.N: Proof Simplification Iteration 4	[0.00 s]
38.0.N: Proof Simplification Iteration 5	[0.00 s]
38.0.N: Proof Simplification Iteration 6	[0.00 s]
38.0.N: Proof Simplification Iteration 7	[0.01 s]
38.0.N: Proof Simplification Iteration 8	[0.01 s]
38.0.N: Proof Simplification Iteration 9	[0.01 s]
38.0.N: Proof Simplification Iteration 10	[0.01 s]
38.0.N: Proof Simplification Iteration 11	[0.01 s]
38.0.N: Proof Simplification Iteration 12	[0.01 s]
38.0.N: Proof Simplification Iteration 13	[0.01 s]
38.0.PRE: Proof Simplification completed in 0,02 s
38: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
38: =============================== ProofGrid start ===============================
38: ProofGrid usable level: 1
38: ProofGrid is starting event handling
38.0.B: Proofgrid shell started at 7088@optmaS1(local) jg_23313_optmaS1_108
38.0.N: Proofgrid shell started at 7087@optmaS1(local) jg_23313_optmaS1_108
38.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
38.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
38.0.N: Last scan. Per property time limit: 0s
38.0.N: Starting proof for property "cover:9"	[0,00 s].
38.0.B: Last scan. Per property time limit: 0s
38.0.B: Starting proof for property "cover:9"	[0,00 s].
38.0.N: Trace Attempt  1	[0,00 s]
38.0.N: Trace Attempt  2	[0,00 s]
38.0.N: Trace Attempt  3	[0,00 s]
38.0.B: Trace Attempt  1	[0,00 s]
38.0.N: Trace Attempt  3	[0,00 s]
38.0.B: Trace Attempt  2	[0,00 s]
38.0.N: Trace Attempt  4	[0,00 s]
38.0.B: Trace Attempt  3	[0,00 s]
38.0.N: Trace Attempt  4	[0,00 s]
38.0.B: Trace Attempt  4	[0,01 s]
38.0.N: Trace Attempt  5	[0,01 s]
38.0.B: Trace Attempt  5	[0,01 s]
38.0.N: Trace Attempt  5	[0,01 s]
38.0.N: Stopped processing property "cover:9"	[0,06 s].
38.0.N: Requesting engine job to stop
38.0.B: Requesting engine job to stop
INFO (IPF144): 38: Initiating shutdown of proof [0,06]
38.0.N: Trace Attempt 23	[0,06 s]
38.0.N: Interrupted. [0,06 s]
38.0.B: Trace Attempt 30	[0,06 s]
38.0.B: Stopped processing property "cover:9"	[0,06 s].
38.0.B: Interrupted. [0,06 s]
38.0.N: Exited with Success (@ 0,06 s)
38: ProofGrid usable level: 0
38.0.B: Exited with Success (@ 0,07 s)
38: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.06        0.00       69.46 %
      B        0.03        0.06        0.00       70.08 %
    all        0.03        0.06        0.00       69.77 %

    Data read    : 3.35 kiB
    Data written : 1.49 kiB

38: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 38
[formal] % assume -disable formal::assume:12
formal::assume:12
[formal] % assume {w_disturb_input = 0} -bound 1
INFO (IPM005): The name "formal::assume:13" is assigned to assumption "w_disturb_input = 0".
assume:13
[formal] % prove -bg -property {formal::cover:9}
background 39
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 39:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
39: Using multistage preprocessing
39: Starting reduce
39: Finished reduce in 0.001s
39.0.PRE: Performing Proof Simplification...
39.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
39.0.N: Proof Simplification Iteration 1	[0.00 s]
39.0.N: Proof Simplification Iteration 2	[0.00 s]
39.0.N: Proof Simplification Iteration 3	[0.00 s]
39.0.N: Proof Simplification Iteration 4	[0.00 s]
39.0.N: Proof Simplification Iteration 5	[0.00 s]
39.0.N: Proof Simplification Iteration 6	[0.00 s]
39.0.N: Proof Simplification Iteration 7	[0.00 s]
39.0.N: Proof Simplification Iteration 8	[0.00 s]
39.0.N: Proof Simplification Iteration 9	[0.00 s]
39.0.N: Proof Simplification Iteration 10	[0.00 s]
39.0.N: Proof Simplification Iteration 11	[0.01 s]
39.0.N: Proof Simplification Iteration 12	[0.01 s]
39.0.N: Proof Simplification Iteration 13	[0.01 s]
39.0.PRE: Proof Simplification completed in 0,01 s
39: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
39: =============================== ProofGrid start ===============================
39: ProofGrid usable level: 1
39: ProofGrid is starting event handling
39.0.B: Proofgrid shell started at 9294@optmaS1(local) jg_23313_optmaS1_109
39.0.N: Proofgrid shell started at 9293@optmaS1(local) jg_23313_optmaS1_109
39.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
39.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
39.0.B: Last scan. Per property time limit: 0s
39.0.B: Starting proof for property "cover:9"	[0,00 s].
39.0.N: Last scan. Per property time limit: 0s
39.0.N: Starting proof for property "cover:9"	[0,00 s].
39.0.N: Trace Attempt  1	[0,00 s]
39.0.B: Trace Attempt  1	[0,00 s]
39.0.N: Trace Attempt  2	[0,00 s]
39.0.N: Trace Attempt  3	[0,00 s]
39.0.B: Trace Attempt  2	[0,00 s]
39.0.N: Trace Attempt  3	[0,00 s]
39.0.B: Trace Attempt  3	[0,00 s]
39.0.N: Trace Attempt  4	[0,00 s]
39.0.B: Trace Attempt  4	[0,01 s]
39.0.N: Trace Attempt  4	[0,01 s]
39.0.B: Trace Attempt  5	[0,01 s]
39.0.N: Trace Attempt  5	[0,01 s]
39.0.N: Trace Attempt  5	[0,01 s]
39.0.N: Stopped processing property "cover:9"	[0,05 s].
39.0.N: Requesting engine job to stop
39.0.B: Requesting engine job to stop
INFO (IPF144): 39: Initiating shutdown of proof [0,05]
39.0.B: Trace Attempt 30	[0,05 s]
39.0.B: Stopped processing property "cover:9"	[0,05 s].
39.0.N: Trace Attempt 18	[0,05 s]
39.0.N: Interrupted. [0,05 s]
39.0.B: Interrupted. [0,05 s]
39.0.N: Exited with Success (@ 0,06 s)
39: ProofGrid usable level: 0
39.0.B: Exited with Success (@ 0,06 s)
39: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.05        0.00       64.69 %
      B        0.03        0.05        0.00       65.60 %
    all        0.03        0.05        0.00       65.14 %

    Data read    : 3.06 kiB
    Data written : 1.49 kiB

39: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 39
[formal] % cover {w_disturb_input = 1}
INFO (IPM033): The name "cover:10" is assigned to cover "w_disturb_input = 1".
cover:10
[formal] % prove -bg -property {formal::cover:10}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 40
INFO (IPF031): Settings used for proof thread 40:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
40: Using multistage preprocessing
40: Starting reduce
40: Finished reduce in 0s
40.0.PRE: Performing Proof Simplification...
40.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
40.0.N: Proof Simplification Iteration 1	[0.00 s]
40.0.N: Proof Simplification Iteration 2	[0.02 s]
40.0.N: Proof Simplification Iteration 3	[0.02 s]
40.0.N: Proof Simplification Iteration 4	[0.02 s]
40.0.PRE: Proof Simplification completed in 0,02 s
40: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
40: =============================== ProofGrid start ===============================
40: ProofGrid usable level: 1
40: ProofGrid is starting event handling
40.0.N: Proofgrid shell started at 10114@optmaS1(local) jg_23313_optmaS1_110
40.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
40.0.N: Last scan. Per property time limit: 0s
40.0.N: Starting proof for property "cover:10"	[0,00 s].
40.0.N: Trace Attempt  1	[0,00 s]
40.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0,00 s]
INFO (IPF008): 40.0.N: A max_length bound of 2 was found for the property "cover:10" in 0.01 s.
40.0.N: Trace Attempt  2	[0,00 s]
40.0.N: Trace Attempt  2	[0,00 s]
40.0.N: Requesting engine job to stop
INFO (IPF144): 40: Initiating shutdown of proof [0,00]
40.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 40.0.N: The cover property "cover:10" was covered in 2 cycles in 0.01 s.
40.0.N: Stopped processing property "cover:10"	[0,01 s].
40.0.N: All properties determined. [0,00 s]
40.0.N: Exited with Success (@ 0,00 s)
40: ProofGrid usable level: 0
40.0.B: Proofgrid shell started at 10115@optmaS1(local) jg_23313_optmaS1_110
40.0.B: Requesting engine job to terminate
40.0.B: Interrupted. [0,00 s]
40.0.B: Exited with Success (@ 0,01 s)
40: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 15 minute load exceeded core count :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.00        0.00        3.96 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        1.69 %

    Data read    : 759.00 B
    Data written : 701.00 B

40: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 40
[formal] % visualize -property formal::cover:10 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:10".
covered

[formal] % cover {w_error_counter = 2 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
}
INFO (IPM033): The name "cover:11" is assigned to cover "w_error_counter = 2 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
".
cover:11
[formal] % cover {w_error_counter = 1 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
}
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:12" is assigned to cover "w_error_counter = 1 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
".
cover:12
[formal] % prove -bg -property {formal::cover:12}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 41
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 41:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
41: Using multistage preprocessing
41: Starting reduce
41: Finished reduce in 0.001s
41.0.PRE: Performing Proof Simplification...
41.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
41.0.N: Proof Simplification Iteration 1	[0.00 s]
41.0.N: Proof Simplification Iteration 2	[0.00 s]
41.0.N: Proof Simplification Iteration 3	[0.04 s]
41.0.N: Proof Simplification Iteration 4	[0.04 s]
41.0.N: Proof Simplification Iteration 5	[0.04 s]
41.0.N: Proof Simplification Iteration 6	[0.04 s]
41.0.N: Proof Simplification Iteration 7	[0.04 s]
41.0.N: Proof Simplification Iteration 8	[0.04 s]
41.0.N: Proof Simplification Iteration 9	[0.04 s]
41.0.N: Proof Simplification Iteration 10	[0.04 s]
41.0.N: Proof Simplification Iteration 11	[0.04 s]
41.0.N: Proof Simplification Iteration 12	[0.04 s]
41.0.N: Proof Simplification Iteration 13	[0.04 s]
41.0.PRE: Proof Simplification completed in 0,02 s
41: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
41: =============================== ProofGrid start ===============================
41: ProofGrid usable level: 1
41: ProofGrid is starting event handling
41.0.N: Proofgrid shell started at 11296@optmaS1(local) jg_23313_optmaS1_111
41.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
41.0.N: Last scan. Per property time limit: 0s
41.0.N: Starting proof for property "cover:12"	[0,00 s].
41.0.N: Trace Attempt  1	[0,00 s]
41.0.N: Trace Attempt  2	[0,00 s]
41.0.N: Trace Attempt  3	[0,00 s]
41.0.N: Trace Attempt  3	[0,00 s]
41.0.N: Trace Attempt  4	[0,00 s]
41.0.B: Proofgrid shell started at 11298@optmaS1(local) jg_23313_optmaS1_111
41.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
41.0.B: Last scan. Per property time limit: 0s
41.0.B: Starting proof for property "cover:12"	[0,00 s].
41.0.N: Trace Attempt  4	[0,01 s]
41.0.B: Trace Attempt  1	[0,00 s]
41.0.N: Trace Attempt  5	[0,01 s]
41.0.B: Trace Attempt  2	[0,00 s]
41.0.B: Trace Attempt  3	[0,00 s]
41.0.B: Trace Attempt  4	[0,01 s]
41.0.B: Trace Attempt  5	[0,01 s]
41.0.B: Trace Attempt 30	[0,07 s]
41.0.B: Stopped processing property "cover:12"	[0,07 s].
41.0.N: Requesting engine job to stop
41.0.B: Requesting engine job to stop
INFO (IPF144): 41: Initiating shutdown of proof [0,08]
41.0.B: Interrupted. [0,07 s]
41.0.B: Exited with Success (@ 0,08 s)
41: ProofGrid usable level: 0
41.0.N: Stopped processing property "cover:12"	[0,09 s].
41.0.N: Trace Attempt 19	[0,09 s]
41.0.N: Interrupted. [0,09 s]
41.0.N: Exited with Success (@ 0,09 s)
41: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.08        0.00       67.53 %
      B        0.04        0.07        0.00       62.54 %
    all        0.04        0.08        0.00       65.06 %

    Data read    : 3.02 kiB
    Data written : 1.49 kiB

41: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 41
[formal] % w_error_counter = 1 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
can't read "past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)": no such variable

[formal] % w_error_counter = 1 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
can't read "past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)": no such variable

[formal] % w_error_counter = 1 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
can't read "past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)": no such variable

[formal] % assert {w_error_counter = 2 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and not $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error}
ERROR (ENL063): Syntax error near "$past" in expression "w_error_counter = 2 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and not $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error".


[formal] % assert {w_error_counter = 2 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(not DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error}
INFO (IPM004): The name "property:33" is assigned to assertion "w_error_counter = 2 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(not DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error".
property:33
[formal] % prove -bg -property {formal::property:33}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 42
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 42:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
42: Using multistage preprocessing
42: Starting reduce
42: Finished reduce in 0.001s
42.0.PRE: Performing Proof Simplification...
42.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
42.0.N: Proof Simplification Iteration 1	[0.00 s]
42.0.N: Proof Simplification Iteration 2	[0.00 s]
42.0.N: Proof Simplification Iteration 3	[0.00 s]
42.0.N: Proof Simplification Iteration 4	[0.00 s]
42.0.N: Proof Simplification Iteration 5	[0.00 s]
42.0.N: Proof Simplification Iteration 6	[0.00 s]
42.0.N: Proof Simplification Iteration 7	[0.00 s]
42.0.N: Proof Simplification Iteration 8	[0.00 s]
42.0.N: Proof Simplification Iteration 9	[0.00 s]
42.0.N: Proof Simplification Iteration 10	[0.00 s]
42.0.N: Proof Simplification Iteration 11	[0.01 s]
42.0.N: Proof Simplification Iteration 12	[0.01 s]
42.0.N: Proof Simplification Iteration 13	[0.01 s]
42.0.PRE: Proof Simplification completed in 0,02 s
42: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
42: =============================== ProofGrid start ===============================
42: ProofGrid usable level: 1
42: ProofGrid is starting event handling
42.0.AM: Proofgrid shell started at 16072@optmaS1(local) jg_23313_optmaS1_112
42.0.N: Proofgrid shell started at 16071@optmaS1(local) jg_23313_optmaS1_112
42.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
42.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
42.0.AM: Last scan. Per property time limit: 0s
42.0.AM: Starting proof for property "property:33"	[0,00 s].
42.0.N: Last scan. Per property time limit: 0s
42.0.N: Starting proof for property "property:33"	[0,00 s].
42.0.N: Trace Attempt  1	[0,00 s]
42.0.AM: Trace Attempt  1	[0,00 s]
42.0.N: Trace Attempt  2	[0,00 s]
42.0.N: Trace Attempt  3	[0,00 s]
42.0.AM: Trace Attempt  1	[0,00 s]
42.0.AM: Trace Attempt  2	[0,00 s]
42.0.AM: Trace Attempt  3	[0,00 s]
42.0.AM: Trace Attempt  1	[0,00 s]
42.0.AM: Trace Attempt  2	[0,00 s]
42.0.N: Trace Attempt  3	[0,00 s]
42.0.AM: Trace Attempt  3	[0,00 s]
42.0.AM: Trace Attempt  4	[0,00 s]
42.0.N: Trace Attempt  4	[0,00 s]
42.0.AM: Trace Attempt  5	[0,00 s]
42.0.N: Trace Attempt  4	[0,00 s]
42.0.N: Trace Attempt  5	[0,01 s]
42.0.AM: Trace Attempt  1	[0,01 s]
42.0.AM: Trace Attempt  2	[0,01 s]
42.0.AM: Trace Attempt  3	[0,01 s]
42.0.AM: Trace Attempt  4	[0,01 s]
42.0.AM: Trace Attempt  1	[0,03 s]
42.0.AM: Trace Attempt  2	[0,03 s]
42.0.AM: Trace Attempt  3	[0,03 s]
42.0.AM: Trace Attempt  4	[0,03 s]
42.0.AM: Trace Attempt  1	[0,07 s]
42.0.AM: Trace Attempt  2	[0,07 s]
42.0.AM: Trace Attempt  3	[0,07 s]
42.0.AM: Trace Attempt  4	[0,07 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 42: Initiating shutdown of proof [16,12]
42.0.AM: Stopped processing property "property:33"	[16,12 s].
42.0.AM: Trace Attempt 24	[0,10 s]
42.0.AM: Interrupted. [16,11 s]
42.0.AM: Exited with Success (@ 16,13 s)
42.0.N: Stopped processing property "property:33"	[16,13 s].
42.0.N: Trace Attempt 24	[0,07 s]
42.0.N: Interrupted. [16,12 s]
42.0.N: Exited with Success (@ 16,13 s)
42: ProofGrid usable level: 0
42: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03       16.13        0.00       99.83 %
     AM        0.03       16.12        0.00       99.84 %
    all        0.03       16.13        0.00       99.83 %

    Data read    : 5.18 kiB
    Data written : 1.51 kiB

42: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % assume -disable formal::assume:13
formal::assume:13
[formal] % assume -enable formal::assume:8
formal::assume:8
[formal] % prove -bg -property {formal::property:33}
background 43
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 43:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
43: Using multistage preprocessing
43: Starting reduce
43: Finished reduce in 0.001s
43.0.PRE: Performing Proof Simplification...
43.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
43.0.N: Proof Simplification Iteration 1	[0.00 s]
43.0.N: Proof Simplification Iteration 2	[0.00 s]
43.0.N: Proof Simplification Iteration 3	[0.00 s]
43.0.N: Proof Simplification Iteration 4	[0.00 s]
43.0.N: Proof Simplification Iteration 5	[0.00 s]
43.0.N: Proof Simplification Iteration 6	[0.00 s]
43.0.N: Proof Simplification Iteration 7	[0.00 s]
43.0.N: Proof Simplification Iteration 8	[0.00 s]
43.0.N: Proof Simplification Iteration 9	[0.00 s]
43.0.N: Proof Simplification Iteration 10	[0.00 s]
43.0.N: Proof Simplification Iteration 11	[0.01 s]
43.0.N: Proof Simplification Iteration 12	[0.01 s]
43.0.N: Proof Simplification Iteration 13	[0.01 s]
43.0.PRE: Proof Simplification completed in 0,01 s
43: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
43: =============================== ProofGrid start ===============================
43: ProofGrid usable level: 1
43: ProofGrid is starting event handling
43.0.AM: Proofgrid shell started at 16935@optmaS1(local) jg_23313_optmaS1_113
43.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
43.0.N: Proofgrid shell started at 16934@optmaS1(local) jg_23313_optmaS1_113
43.0.AM: Last scan. Per property time limit: 0s
43.0.AM: Starting proof for property "property:33"	[0,00 s].
43.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
43.0.AM: Trace Attempt  1	[0,00 s]
43.0.N: Last scan. Per property time limit: 0s
43.0.N: Starting proof for property "property:33"	[0,00 s].
43.0.AM: Trace Attempt  1	[0,00 s]
43.0.N: Trace Attempt  1	[0,00 s]
43.0.AM: Trace Attempt  2	[0,00 s]
43.0.N: Trace Attempt  2	[0,00 s]
43.0.N: Trace Attempt  3	[0,00 s]
43.0.AM: Trace Attempt  3	[0,00 s]
43.0.AM: Trace Attempt  1	[0,00 s]
43.0.AM: Trace Attempt  2	[0,00 s]
43.0.AM: Trace Attempt  3	[0,00 s]
43.0.AM: Trace Attempt  4	[0,00 s]
43.0.N: Trace Attempt  3	[0,00 s]
43.0.N: Trace Attempt  4	[0,00 s]
43.0.N: Trace Attempt  5	[0,00 s]
43.0.AM: Trace Attempt  5	[0,00 s]
43.0.N: Trace Attempt  5	[0,01 s]
43.0.AM: Trace Attempt  1	[0,01 s]
43.0.AM: Trace Attempt  2	[0,01 s]
43.0.AM: Trace Attempt  3	[0,01 s]
43.0.AM: Trace Attempt  1	[0,04 s]
43.0.AM: Trace Attempt  2	[0,04 s]
43.0.AM: Trace Attempt  3	[0,04 s]
43.0.N: Requesting engine job to stop
43.0.AM: Requesting engine job to stop
INFO (IPF144): 43: Initiating shutdown of proof [0,23]
43.0.AM: Trace Attempt 25	[0,16 s]
43.0.AM: A trace with 25 cycles was found. [0,23 s]
INFO (IPF055): 43.0.AM: A counterexample (cex) with 25 cycles was found for the property "property:33" in 0.23 s.
43.0.AM: Stopped processing property "property:33"	[0,23 s].
43.0.AM: All properties determined. [0,23 s]
43.0.AM: Exited with Success (@ 0,23 s)
43: ProofGrid usable level: 0
43.0.N: Stopped processing property "property:33"	[0,23 s].
43.0.N: Trace Attempt 25	[0,16 s]
43.0.N: All properties determined. [0,23 s]
43.0.N: Exited with Success (@ 0,23 s)
43: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.23        0.00       87.84 %
     AM        0.03        0.23        0.00       88.39 %
    all        0.03        0.23        0.00       88.11 %

    Data read    : 11.16 kiB
    Data written : 1.53 kiB

43: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 43
[formal] % visualize -violation -property formal::property:33 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:33".
cex
[formal] % visualize -violation -property formal::property:33 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::property:33".
cex
[formal] % assert {w_error_counter = 2 and  o_syndrome = 0 and DUT.RS_CHIEN_FORNEY_INST.w_has_error and o_valid  |-> w_consume_error}
INFO (IPM004): The name "property:34" is assigned to assertion "w_error_counter = 2 and  o_syndrome = 0 and DUT.RS_CHIEN_FORNEY_INST.w_has_error and o_valid  |-> w_consume_error".
property:34
[formal] % prove -bg -property {formal::property:34}
background 44
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 44:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
44: Using multistage preprocessing
44: Starting reduce
44: Finished reduce in 0.001s
44.0.PRE: Performing Proof Simplification...
44.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
44.0.N: Proof Simplification Iteration 1	[0.00 s]
44.0.N: Proof Simplification Iteration 2	[0.00 s]
44.0.N: Proof Simplification Iteration 3	[0.00 s]
44.0.N: Proof Simplification Iteration 4	[0.00 s]
44.0.N: Proof Simplification Iteration 5	[0.00 s]
44.0.N: Proof Simplification Iteration 6	[0.00 s]
44.0.N: Proof Simplification Iteration 7	[0.00 s]
44.0.N: Proof Simplification Iteration 8	[0.00 s]
44.0.N: Proof Simplification Iteration 9	[0.00 s]
44.0.N: Proof Simplification Iteration 10	[0.01 s]
44.0.N: Proof Simplification Iteration 11	[0.01 s]
44.0.N: Proof Simplification Iteration 12	[0.01 s]
44.0.N: Proof Simplification Iteration 13	[0.01 s]
44.0.PRE: Proof Simplification completed in 0,01 s
44: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
44: =============================== ProofGrid start ===============================
44: ProofGrid usable level: 1
44: ProofGrid is starting event handling
44.0.N: Proofgrid shell started at 21197@optmaS1(local) jg_23313_optmaS1_114
44.0.AM: Proofgrid shell started at 21198@optmaS1(local) jg_23313_optmaS1_114
44.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
44.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
44.0.N: Last scan. Per property time limit: 0s
44.0.N: Starting proof for property "property:34"	[0,00 s].
44.0.AM: Last scan. Per property time limit: 0s
44.0.AM: Starting proof for property "property:34"	[0,00 s].
44.0.AM: Trace Attempt  1	[0,00 s]
44.0.N: Trace Attempt  1	[0,00 s]
44.0.N: Trace Attempt  2	[0,00 s]
44.0.AM: Trace Attempt  1	[0,00 s]
44.0.N: Trace Attempt  3	[0,00 s]
44.0.AM: Trace Attempt  2	[0,00 s]
44.0.AM: Trace Attempt  3	[0,00 s]
44.0.AM: Trace Attempt  1	[0,00 s]
44.0.AM: Trace Attempt  2	[0,00 s]
44.0.AM: Trace Attempt  3	[0,00 s]
44.0.AM: Trace Attempt  4	[0,00 s]
44.0.AM: Trace Attempt  5	[0,01 s]
44.0.N: Trace Attempt  3	[0,01 s]
44.0.AM: Trace Attempt  1	[0,01 s]
44.0.AM: Trace Attempt  2	[0,01 s]
44.0.AM: Trace Attempt  3	[0,01 s]
44.0.N: Trace Attempt  4	[0,01 s]
44.0.N: Trace Attempt  5	[0,01 s]
44.0.N: Trace Attempt  5	[0,02 s]
44.0.AM: Trace Attempt  1	[0,03 s]
44.0.AM: Trace Attempt  2	[0,03 s]
44.0.AM: Trace Attempt  3	[0,03 s]
44.0.AM: Trace Attempt  1	[0,11 s]
44.0.AM: Trace Attempt  2	[0,11 s]
44.0.AM: Trace Attempt  3	[0,11 s]
44.0.AM: Trace Attempt  5	[0,11 s]
44.0.AM: Trace Attempt 26	[11,14 s]
44.0.N: Trace Attempt 26	[20,93 s]
44.0.AM: Trace Attempt 27	[21,36 s]
44.0.N: Trace Attempt  1	[21,58 s]
44.0.N: Trace Attempt  2	[21,58 s]
44.0.N: Trace Attempt  3	[21,58 s]
44.0.N: Trace Attempt  5	[21,60 s]
44.0.N: Stopped processing property "property:34"	[21,66 s].
44.0.N: Morphing to B
44.0.N: All properties determined. [0,00 s]
44.0.N: Exited with Success (@ 0,00 s)
44.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
44.0.B: Starting proof for property "property:34"	[0,00 s].
44.0.B: Trace Attempt  1	[0,00 s]
44.0.B: Trace Attempt  2	[0,00 s]
44.0.AM: Stopped processing property "property:34"	[21,67 s].
44.0.AM: Morphing to Tri
44.0.AM: All properties determined. [0,00 s]
44.0.AM: Exited with Success (@ 0,00 s)
44.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
44.0.B: Trace Attempt  3	[0,00 s]
44.0.B: Trace Attempt  4	[0,01 s]
44.0.B: Trace Attempt  5	[0,01 s]
44.0.Tri: Starting proof for property "property:34"	[0,00 s].
44.0.Tri: Trace Attempt  1	[0,00 s]
44.0.Tri:    0.00" ---- Launching main thread ----
44.0.Tri:    0.02" ---- Launching abstraction thread ----
44.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
44.0.Tri: Trace Attempt  2	[0,08 s]
44.0.Tri: Trace Attempt  3	[0,08 s]
44.0.Tri: Trace Attempt  4	[0,08 s]
44.0.Tri: Trace Attempt  5	[0,08 s]
44.0.Tri:    0.86" Simplification phase 1 complete
44.0.Tri:    1.33" Simplification phase 2 complete
44.0.Tri:    1.74" Simplification phase 3 complete
   1.74" ---- Completed simplification thread ----
44.0.Tri:    1.74" ---- Restarting main thread on simplified netlist ----
44.0.Tri:    1.76" ---- Restarting abstraction thread on simplified netlist ----
44.0.B: Trace Attempt 27	[6,39 s]
44.0.B: Trace Attempt 29	[11,34 s]
44.0.B: Trace Attempt 30	[14,28 s]
44.0.B: Stopped processing property "property:34"	[14,28 s].
44.0.B: Requesting engine job to stop
44.0.Tri: Requesting engine job to stop
INFO (IPF144): 44: Initiating shutdown of proof [35,94]
44.0.B: Interrupted. [35,92 s]
44.0.B: Exited with Success (@ 35,95 s)
44: ProofGrid usable level: 0
44.0.Tri: Stopped processing property "property:34"	[14,44 s].
44.0.Tri: Trace Attempt 25	[0,11 s]
44.0.Tri: Interrupted. [21,66 s]
44.0.Tri: Exited with Success (@ 36,12 s)
44: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      B        0.03       35.94        0.00       99.92 %
    Tri        0.03       35.94        0.00       99.93 %
    all        0.03       35.94        0.00       99.92 %

    Data read    : 8.48 kiB
    Data written : 2.92 kiB

44: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 44
[formal] % assume -bound 1 -name {formal::assume:8} {w_inc_error_counter} -type temporary -update_db -replace;
assume:8
[formal] % prove -bg -property {formal::property:34}
background 45
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 45:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
45: Using multistage preprocessing
45: Starting reduce
45: Finished reduce in 0.001s
45.0.PRE: Performing Proof Simplification...
45.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.N: Proof Simplification Iteration 1	[0.00 s]
45.0.N: Proof Simplification Iteration 2	[0.00 s]
45.0.N: Proof Simplification Iteration 3	[0.00 s]
45.0.N: Proof Simplification Iteration 4	[0.00 s]
45.0.N: Proof Simplification Iteration 5	[0.00 s]
45.0.N: Proof Simplification Iteration 6	[0.00 s]
45.0.N: Proof Simplification Iteration 7	[0.00 s]
45.0.N: Proof Simplification Iteration 8	[0.00 s]
45.0.N: Proof Simplification Iteration 9	[0.00 s]
45.0.N: Proof Simplification Iteration 10	[0.00 s]
45.0.N: Proof Simplification Iteration 11	[0.01 s]
45.0.N: Proof Simplification Iteration 12	[0.01 s]
45.0.N: Proof Simplification Iteration 13	[0.01 s]
45.0.PRE: Proof Simplification completed in 0,02 s
45: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
45: =============================== ProofGrid start ===============================
45: ProofGrid usable level: 1
45: ProofGrid is starting event handling
45.0.N: Proofgrid shell started at 23104@optmaS1(local) jg_23313_optmaS1_115
45.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.N: Last scan. Per property time limit: 0s
45.0.N: Starting proof for property "property:34"	[0,00 s].
45.0.N: Trace Attempt  1	[0,00 s]
45.0.N: Trace Attempt  2	[0,00 s]
45.0.N: Trace Attempt  3	[0,00 s]
45.0.N: Trace Attempt  3	[0,00 s]
45.0.N: Trace Attempt  4	[0,00 s]
45.0.N: Trace Attempt  5	[0,00 s]
45.0.N: Trace Attempt  5	[0,01 s]
45.0.AM: Proofgrid shell started at 23105@optmaS1(local) jg_23313_optmaS1_115
45.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.AM: Last scan. Per property time limit: 0s
45.0.AM: Starting proof for property "property:34"	[0,00 s].
45.0.AM: Trace Attempt  1	[0,00 s]
45.0.AM: Trace Attempt  1	[0,00 s]
45.0.AM: Trace Attempt  2	[0,00 s]
45.0.AM: Trace Attempt  3	[0,00 s]
45.0.AM: Trace Attempt  1	[0,00 s]
45.0.AM: Trace Attempt  2	[0,00 s]
45.0.AM: Trace Attempt  3	[0,00 s]
45.0.AM: Trace Attempt  4	[0,00 s]
45.0.AM: Trace Attempt  5	[0,01 s]
45.0.AM: Trace Attempt  1	[0,01 s]
45.0.AM: Trace Attempt  2	[0,01 s]
45.0.AM: Trace Attempt  3	[0,01 s]
45.0.AM: Trace Attempt  1	[0,03 s]
45.0.AM: Trace Attempt  2	[0,03 s]
45.0.AM: Trace Attempt  3	[0,03 s]
45.0.AM: Trace Attempt  1	[0,10 s]
45.0.AM: Trace Attempt  2	[0,10 s]
45.0.AM: Trace Attempt  3	[0,11 s]
45.0.N: Stopped processing property "property:34"	[22,94 s].
45.0.N: Morphing to B
45.0.N: Trace Attempt 24	[0,12 s]
45.0.N: All properties determined. [0,00 s]
45.0.N: Exited with Success (@ 0,00 s)
45.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.B: Starting proof for property "property:34"	[0,00 s].
45.0.B: Trace Attempt  1	[0,00 s]
45.0.B: Trace Attempt  2	[0,00 s]
45.0.B: Trace Attempt  3	[0,00 s]
45.0.B: Trace Attempt  4	[0,00 s]
45.0.AM: Stopped processing property "property:34"	[22,94 s].
45.0.AM: Morphing to Tri
45.0.AM: Trace Attempt 24	[0,40 s]
45.0.AM: All properties determined. [0,00 s]
45.0.AM: Exited with Success (@ 0,00 s)
45.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.B: Trace Attempt  5	[0,01 s]
45.0.Tri: Starting proof for property "property:34"	[0,00 s].
45.0.Tri: Trace Attempt  1	[0,00 s]
45.0.Tri:    0.00" ---- Launching main thread ----
45.0.Tri:    0.02" ---- Launching abstraction thread ----
45.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
45.0.Tri: Trace Attempt  2	[0,08 s]
45.0.Tri: Trace Attempt  3	[0,08 s]
45.0.Tri: Trace Attempt  4	[0,08 s]
45.0.Tri: Trace Attempt  5	[0,08 s]
45.0.Tri:    0.83" Simplification phase 1 complete
45.0.Tri:    0.87" Simplification phase 2 complete
45.0.Tri:    1.36" Simplification phase 3 complete
   1.36" ---- Completed simplification thread ----
45.0.Tri:    1.36" ---- Restarting main thread on simplified netlist ----
45.0.Tri:    1.38" ---- Restarting abstraction thread on simplified netlist ----
45.0.B: Stopped processing property "property:34"	[14,06 s].
45.0.B: Morphing to Hts
45.0.B: Trace Attempt 24	[0,04 s]
45.0.B: All properties determined. [0,00 s]
45.0.B: Exited with Success (@ 0,00 s)
45.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.Hts: Starting proof for property "property:34"	[0,00 s].
45.0.Hts: Trace Attempt  1	[0,00 s]
45.0.Hts: Trace Attempt  2	[0,00 s]
45.0.Hts: Trace Attempt  3	[0,00 s]
45.0.Hts: Trace Attempt  4	[0,00 s]
45.0.Hts: Trace Attempt  5	[0,00 s]
45.0.Tri: Stopped processing property "property:34"	[14,07 s].
45.0.Tri: Morphing to I
45.0.Tri: Trace Attempt 24	[0,10 s]
45.0.Tri: All properties determined. [0,00 s]
45.0.Tri: Exited with Success (@ 0,00 s)
45.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.I: Starting proof for property "property:34"	[0,00 s].
45.0.I: Trace Attempt 24	[0,01 s]
45.0.Hts: Stopped processing property "property:34"	[22,57 s].
45.0.Hts: Morphing to D
45.0.Hts: Trace Attempt 24	[0,01 s]
45.0.Hts: All properties determined. [0,00 s]
45.0.Hts: Exited with Success (@ 0,00 s)
45.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.D: Starting proof for property "property:34"	[0,00 s].
45.0.D: Trace Attempt  1	[0,00 s]
45.0.D: Trace Attempt  2	[0,00 s]
45.0.D: Trace Attempt  3	[0,01 s]
45.0.D: Trace Attempt  4	[0,01 s]
45.0.I: Stopped processing property "property:34"	[22,55 s].
45.0.I: Morphing to AD
45.0.I: All properties determined. [0,00 s]
45.0.I: Exited with Success (@ 0,00 s)
45.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.AD: Starting proof for property "property:34"	[0,00 s].
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  2	[0,00 s]
45.0.AD: Trace Attempt  3	[0,00 s]
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  2	[0,00 s]
45.0.AD: Trace Attempt  3	[0,00 s]
45.0.AD: Trace Attempt  4	[0,00 s]
45.0.AD: Trace Attempt  5	[0,00 s]
45.0.D: Trace Attempt  5	[0,02 s]
45.0.AD: Trace Attempt  1	[0,01 s]
45.0.AD: Trace Attempt  2	[0,01 s]
45.0.AD: Trace Attempt  3	[0,01 s]
45.0.AD: Trace Attempt  4	[0,01 s]
45.0.AD: Trace Attempt  5	[0,01 s]
45.0.AD: Trace Attempt  1	[0,04 s]
45.0.AD: Trace Attempt  2	[0,04 s]
45.0.AD: Trace Attempt  3	[0,04 s]
45.0.AD: Trace Attempt  4	[0,04 s]
45.0.AD: Trace Attempt  5	[0,04 s]
45.0.AD: Trace Attempt  1	[0,14 s]
45.0.AD: Trace Attempt  2	[0,14 s]
45.0.AD: Trace Attempt  3	[0,14 s]
45.0.AD: Trace Attempt  4	[0,15 s]
45.0.AD: Trace Attempt  5	[0,15 s]
45.0.D: Stopped processing property "property:34"	[20,84 s].
45.0.D: Morphing to B
45.0.D: Trace Attempt 24	[0,29 s]
45.0.D: All properties determined. [0,00 s]
45.0.D: Exited with Success (@ 0,00 s)
45.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.B: Starting proof for property "property:34"	[0,00 s].
45.0.B: Trace Attempt  1	[0,00 s]
45.0.B: Trace Attempt  2	[0,00 s]
45.0.B: Trace Attempt  3	[0,00 s]
45.0.AD: Stopped processing property "property:34"	[20,83 s].
45.0.AD: Morphing to M
45.0.AD: Trace Attempt 24	[0,28 s]
45.0.AD: All properties determined. [0,00 s]
45.0.AD: Exited with Success (@ 0,00 s)
45.0.B: Trace Attempt  4	[0,00 s]
45.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.M: Starting proof for property "property:34"	[0,00 s].
45.0.M: Trace Attempt  1	[0,00 s]
45.0.M: Trace Attempt  2	[0,00 s]
45.0.B: Trace Attempt  5	[0,01 s]
45.0.M: Trace Attempt  3	[0,01 s]
45.0.B: Stopped processing property "property:34"	[22,36 s].
45.0.B: Morphing to Tri
45.0.B: Trace Attempt 24	[0,04 s]
45.0.B: All properties determined. [0,00 s]
45.0.B: Exited with Success (@ 0,00 s)
45.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.Tri: Starting proof for property "property:34"	[0,00 s].
45.0.Tri: Trace Attempt  1	[0,00 s]
45.0.M: Stopped processing property "property:34"	[22,39 s].
45.0.M: Morphing to AMcustom2
45.0.M: Trace Attempt 23	[1,33 s]
45.0.M: All properties determined. [0,00 s]
45.0.M: Exited with Success (@ 0,00 s)
45.0.Tri:    0.00" ---- Launching main thread ----
45.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.AMcustom2: Starting proof for property "property:34"	[0,00 s].
45.0.AMcustom2: Trace Attempt  1	[0,00 s]
45.0.AMcustom2: Trace Attempt  2	[0,00 s]
45.0.AMcustom2: Trace Attempt  3	[0,00 s]
45.0.AMcustom2: Trace Attempt  1	[0,00 s]
45.0.AMcustom2: Trace Attempt  2	[0,00 s]
45.0.AMcustom2: Trace Attempt  3	[0,00 s]
45.0.AMcustom2: Trace Attempt  4	[0,00 s]
45.0.AMcustom2: Trace Attempt  5	[0,00 s]
45.0.Tri:    0.02" ---- Launching abstraction thread ----
45.0.AMcustom2: Trace Attempt  1	[0,02 s]
45.0.AMcustom2: Trace Attempt  2	[0,02 s]
45.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
45.0.AMcustom2: Trace Attempt  3	[0,02 s]
45.0.Tri: Trace Attempt  2	[0,08 s]
45.0.Tri: Trace Attempt  3	[0,08 s]
45.0.Tri: Trace Attempt  4	[0,08 s]
45.0.Tri: Trace Attempt  5	[0,08 s]
45.0.AMcustom2: Refinement: Adding 1 assumptions
45.0.AMcustom2: Trace Attempt  1	[0,17 s]
45.0.AMcustom2: Trace Attempt  2	[0,17 s]
45.0.AMcustom2: Trace Attempt  3	[0,17 s]
45.0.AMcustom2: Trace Attempt  1	[0,17 s]
45.0.AMcustom2: Trace Attempt  2	[0,17 s]
45.0.AMcustom2: Trace Attempt  3	[0,17 s]
45.0.AMcustom2: Trace Attempt  4	[0,17 s]
45.0.AMcustom2: Trace Attempt  5	[0,17 s]
45.0.AMcustom2: Refinement: Adding 1 assumptions
45.0.AMcustom2: Trace Attempt  1	[0,34 s]
45.0.AMcustom2: Trace Attempt  2	[0,34 s]
45.0.AMcustom2: Trace Attempt  3	[0,34 s]
45.0.AMcustom2: Trace Attempt  1	[0,34 s]
45.0.AMcustom2: Trace Attempt  2	[0,34 s]
45.0.AMcustom2: Trace Attempt  3	[0,34 s]
45.0.AMcustom2: Trace Attempt  4	[0,34 s]
45.0.AMcustom2: Trace Attempt  5	[0,34 s]
45.0.AMcustom2: Refinement: Adding 1 assumptions
45.0.AMcustom2: Trace Attempt  1	[0,46 s]
45.0.AMcustom2: Trace Attempt  2	[0,46 s]
45.0.AMcustom2: Trace Attempt  3	[0,46 s]
45.0.AMcustom2: Trace Attempt  1	[0,46 s]
45.0.AMcustom2: Trace Attempt  2	[0,46 s]
45.0.AMcustom2: Trace Attempt  3	[0,46 s]
45.0.AMcustom2: Trace Attempt  4	[0,46 s]
45.0.AMcustom2: Trace Attempt  5	[0,46 s]
45.0.Tri:    0.84" Simplification phase 1 complete
45.0.Tri:    0.87" Simplification phase 2 complete
45.0.Tri:    1.24" Simplification phase 3 complete
45.0.Tri:    1.24" ---- Completed simplification thread ----
45.0.Tri:    1.24" ---- Restarting main thread on simplified netlist ----
45.0.Tri:    1.26" ---- Restarting abstraction thread on simplified netlist ----
45.0.Tri: Stopped processing property "property:34"	[24,39 s].
45.0.Tri: Morphing to D
45.0.Tri: Trace Attempt 24	[0,10 s]
45.0.Tri: All properties determined. [0,00 s]
45.0.Tri: Exited with Success (@ 0,00 s)
45.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.D: Starting proof for property "property:34"	[0,00 s].
45.0.AMcustom2: Stopped processing property "property:34"	[24,37 s].
45.0.AMcustom2: Morphing to Ncustom3
45.0.AMcustom2: Trace Attempt 24	[0,55 s]
45.0.AMcustom2: All properties determined. [0,00 s]
45.0.AMcustom2: Exited with Success (@ 0,00 s)
45.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.Ncustom3: Starting proof for property "property:34"	[0,00 s].
45.0.Ncustom3: Trace Attempt  1	[0,00 s]
45.0.Ncustom3: Trace Attempt  2	[0,00 s]
45.0.Ncustom3: Trace Attempt  3	[0,00 s]
45.0.Ncustom3: Trace Attempt  4	[0,00 s]
45.0.Ncustom3: Trace Attempt  5	[0,00 s]
45.0.D: Trace Attempt 24	[0,01 s]
45.0.Ncustom3: Stopped processing property "property:34"	[21,05 s].
45.0.Ncustom3: Morphing to K
45.0.Ncustom3: Trace Attempt 24	[0,02 s]
45.0.Ncustom3: All properties determined. [0,00 s]
45.0.Ncustom3: Exited with Success (@ 0,00 s)
45.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.K: Starting proof for property "property:34"	[0,00 s].
45.0.K: Trace Attempt 24	[0,01 s]
45.0.D: Stopped processing property "property:34"	[64,24 s].
45.0.D: Morphing to AD
45.0.D: All properties determined. [0,00 s]
45.0.D: Exited with Success (@ 0,00 s)
45.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.AD: Starting proof for property "property:34"	[0,00 s].
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  2	[0,00 s]
45.0.AD: Trace Attempt  3	[0,00 s]
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  2	[0,00 s]
45.0.AD: Trace Attempt  3	[0,00 s]
45.0.AD: Trace Attempt  4	[0,00 s]
45.0.AD: Trace Attempt  5	[0,00 s]
45.0.AD: Trace Attempt  1	[0,01 s]
45.0.AD: Trace Attempt  2	[0,01 s]
45.0.AD: Trace Attempt  3	[0,01 s]
45.0.AD: Trace Attempt  4	[0,01 s]
45.0.AD: Trace Attempt  5	[0,01 s]
45.0.K: Stopped processing property "property:34"	[43,20 s].
45.0.K: Morphing to AB
45.0.K: All properties determined. [0,00 s]
45.0.K: Exited with Success (@ 0,00 s)
45.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.AB: Starting proof for property "property:34"	[0,00 s].
45.0.AB: Trace Attempt  1	[0,00 s]
45.0.AB: Trace Attempt  1	[0,00 s]
45.0.AB: Trace Attempt  2	[0,00 s]
45.0.AB: Trace Attempt  3	[0,00 s]
45.0.AB: Trace Attempt  1	[0,00 s]
45.0.AB: Trace Attempt  2	[0,00 s]
45.0.AB: Trace Attempt  3	[0,00 s]
45.0.AB: Trace Attempt  4	[0,00 s]
45.0.AB: Trace Attempt  5	[0,00 s]
45.0.AB: Trace Attempt  1	[0,01 s]
45.0.AB: Trace Attempt  2	[0,01 s]
45.0.AB: Trace Attempt  3	[0,01 s]
45.0.AB: Trace Attempt  4	[0,01 s]
45.0.AB: Trace Attempt  5	[0,01 s]
45.0.AD: Trace Attempt  1	[0,04 s]
45.0.AD: Trace Attempt  2	[0,04 s]
45.0.AD: Trace Attempt  3	[0,04 s]
45.0.AD: Trace Attempt  4	[0,04 s]
45.0.AD: Trace Attempt  5	[0,04 s]
45.0.AB: Trace Attempt  1	[0,03 s]
45.0.AB: Trace Attempt  2	[0,03 s]
45.0.AB: Trace Attempt  3	[0,03 s]
45.0.AB: Trace Attempt  4	[0,03 s]
45.0.AB: Trace Attempt  5	[0,03 s]
45.0.AB: Trace Attempt  1	[0,09 s]
45.0.AB: Trace Attempt  2	[0,09 s]
45.0.AB: Trace Attempt  3	[0,09 s]
45.0.AB: Trace Attempt  4	[0,09 s]
45.0.AB: Trace Attempt  5	[0,09 s]
45.0.AD: Trace Attempt  1	[0,14 s]
45.0.AD: Trace Attempt  2	[0,14 s]
45.0.AD: Trace Attempt  3	[0,14 s]
45.0.AD: Trace Attempt  4	[0,14 s]
45.0.AD: Trace Attempt  5	[0,15 s]
45.0.AD: Stopped processing property "property:34"	[110,90 s].
45.0.AD: Morphing to I
45.0.AD: Trace Attempt 24	[0,26 s]
45.0.AD: All properties determined. [0,00 s]
45.0.AD: Exited with Success (@ 0,00 s)
45.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.I: Starting proof for property "property:34"	[0,00 s].
45.0.AB: Stopped processing property "property:34"	[110,88 s].
45.0.AB: Morphing to Ncustom3
45.0.AB: Trace Attempt 24	[0,09 s]
45.0.AB: All properties determined. [0,00 s]
45.0.AB: Exited with Success (@ 0,00 s)
45.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.Ncustom3: Starting proof for property "property:34"	[0,00 s].
45.0.Ncustom3: Trace Attempt  1	[0,00 s]
45.0.Ncustom3: Trace Attempt  2	[0,00 s]
45.0.Ncustom3: Trace Attempt  3	[0,00 s]
45.0.Ncustom3: Trace Attempt  4	[0,00 s]
45.0.Ncustom3: Trace Attempt  5	[0,00 s]
45.0.Ncustom3: Trace Attempt 25	[215,19 s]
45.0.Ncustom3: Trace Attempt  1	[215,81 s]
45.0.Ncustom3: Trace Attempt  2	[215,81 s]
45.0.Ncustom3: Trace Attempt  3	[215,82 s]
45.0.Ncustom3: Trace Attempt  5	[215,83 s]
45.0.Ncustom3: Trace Attempt 24	[221,42 s]
45.0.I: Trace Attempt 25	[259,08 s]
45.0.I: Trace Attempt  1	[259,57 s]
45.0.I: Trace Attempt  2	[259,57 s]
45.0.I: Trace Attempt  3	[259,58 s]
45.0.I: Trace Attempt  4	[259,58 s]
45.0.I: Trace Attempt  5	[259,59 s]
45.0.I: Stopped processing property "property:34"	[404,25 s].
45.0.I: Morphing to N
45.0.I: Trace Attempt 24	[259,93 s]
45.0.I: All properties determined. [0,00 s]
45.0.I: Exited with Success (@ 0,00 s)
45.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.N: Starting proof for property "property:34"	[0,00 s].
45.0.N: Trace Attempt 24	[0,01 s]
45.0.Ncustom3: Stopped processing property "property:34"	[404,32 s].
45.0.Ncustom3: Morphing to AM
45.0.Ncustom3: All properties determined. [0,00 s]
45.0.Ncustom3: Exited with Success (@ 0,00 s)
45.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.AM: Starting proof for property "property:34"	[0,00 s].
45.0.AM: Trace Attempt  1	[0,00 s]
45.0.AM: Trace Attempt  1	[0,00 s]
45.0.AM: Trace Attempt  2	[0,00 s]
45.0.AM: Trace Attempt  3	[0,00 s]
45.0.AM: Trace Attempt  1	[0,00 s]
45.0.AM: Trace Attempt  2	[0,00 s]
45.0.AM: Trace Attempt  3	[0,00 s]
45.0.AM: Trace Attempt  4	[0,00 s]
45.0.AM: Trace Attempt  5	[0,00 s]
45.0.AM: Trace Attempt  1	[0,01 s]
45.0.AM: Trace Attempt  2	[0,01 s]
45.0.AM: Trace Attempt  3	[0,01 s]
45.0.AM: Trace Attempt  1	[0,03 s]
45.0.AM: Trace Attempt  2	[0,03 s]
45.0.AM: Trace Attempt  3	[0,03 s]
45.0.AM: Trace Attempt  1	[0,10 s]
45.0.AM: Trace Attempt  2	[0,10 s]
45.0.AM: Trace Attempt  3	[0,11 s]
45.0.AM: Trace Attempt 25	[114,52 s]
45.0.N: Stopped processing property "property:34"	[240,56 s].
45.0.N: Morphing to B
45.0.N: All properties determined. [0,00 s]
45.0.N: Exited with Success (@ 0,00 s)
45.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.B: Starting proof for property "property:34"	[0,00 s].
45.0.B: Trace Attempt  1	[0,00 s]
45.0.B: Trace Attempt  2	[0,00 s]
45.0.B: Trace Attempt  3	[0,00 s]
45.0.B: Trace Attempt  4	[0,00 s]
45.0.B: Trace Attempt  5	[0,01 s]
45.0.AM: Stopped processing property "property:34"	[240,48 s].
45.0.AM: Morphing to AMcustom2
45.0.AM: All properties determined. [0,00 s]
45.0.AM: Exited with Success (@ 0,00 s)
45.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.AMcustom2: Starting proof for property "property:34"	[0,00 s].
45.0.AMcustom2: Trace Attempt  1	[0,00 s]
45.0.AMcustom2: Trace Attempt  2	[0,00 s]
45.0.AMcustom2: Trace Attempt  3	[0,00 s]
45.0.AMcustom2: Trace Attempt  1	[0,00 s]
45.0.AMcustom2: Trace Attempt  2	[0,00 s]
45.0.AMcustom2: Trace Attempt  3	[0,00 s]
45.0.AMcustom2: Trace Attempt  4	[0,00 s]
45.0.AMcustom2: Trace Attempt  5	[0,00 s]
45.0.AMcustom2: Trace Attempt  1	[0,02 s]
45.0.AMcustom2: Trace Attempt  2	[0,02 s]
45.0.AMcustom2: Trace Attempt  3	[0,02 s]
45.0.AMcustom2: Refinement: Adding 1 assumptions
45.0.AMcustom2: Trace Attempt  1	[0,17 s]
45.0.AMcustom2: Trace Attempt  2	[0,17 s]
45.0.AMcustom2: Trace Attempt  3	[0,17 s]
45.0.AMcustom2: Trace Attempt  1	[0,17 s]
45.0.AMcustom2: Trace Attempt  2	[0,17 s]
45.0.AMcustom2: Trace Attempt  3	[0,17 s]
45.0.AMcustom2: Trace Attempt  4	[0,17 s]
45.0.AMcustom2: Trace Attempt  5	[0,17 s]
45.0.AMcustom2: Refinement: Adding 1 assumptions
45.0.AMcustom2: Trace Attempt  1	[0,34 s]
45.0.AMcustom2: Trace Attempt  2	[0,34 s]
45.0.AMcustom2: Trace Attempt  3	[0,34 s]
45.0.AMcustom2: Trace Attempt  1	[0,34 s]
45.0.AMcustom2: Trace Attempt  2	[0,34 s]
45.0.AMcustom2: Trace Attempt  3	[0,34 s]
45.0.AMcustom2: Trace Attempt  4	[0,34 s]
45.0.AMcustom2: Trace Attempt  5	[0,34 s]
45.0.AMcustom2: Refinement: Adding 1 assumptions
45.0.AMcustom2: Trace Attempt  1	[0,48 s]
45.0.AMcustom2: Trace Attempt  2	[0,48 s]
45.0.AMcustom2: Trace Attempt  3	[0,48 s]
45.0.AMcustom2: Trace Attempt  1	[0,48 s]
45.0.AMcustom2: Trace Attempt  2	[0,48 s]
45.0.AMcustom2: Trace Attempt  3	[0,48 s]
45.0.AMcustom2: Trace Attempt  4	[0,49 s]
45.0.AMcustom2: Trace Attempt  5	[0,49 s]
45.0.B: Trace Attempt 25	[106,56 s]
45.0.AMcustom2: Trace Attempt 25	[119,23 s]
45.0.B: Trace Attempt 26	[185,26 s]
45.0.B: Trace Attempt 27	[299,11 s]
45.0.AMcustom2: Trace Attempt 26	[303,34 s]
45.0.B: Trace Attempt 28	[410,12 s]
45.0.B: Stopped processing property "property:34"	[453,17 s].
45.0.B: Morphing to Tri
45.0.B: All properties determined. [0,00 s]
45.0.B: Exited with Success (@ 0,00 s)
45.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.Tri: Starting proof for property "property:34"	[0,00 s].
45.0.Tri: Trace Attempt  1	[0,00 s]
45.0.AMcustom2: Stopped processing property "property:34"	[453,17 s].
45.0.AMcustom2: Morphing to Hts
45.0.AMcustom2: All properties determined. [0,00 s]
45.0.AMcustom2: Exited with Success (@ 0,00 s)
45.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.Hts: Starting proof for property "property:34"	[0,00 s].
45.0.Hts: Trace Attempt  1	[0,00 s]
45.0.Hts: Trace Attempt  2	[0,00 s]
45.0.Hts: Trace Attempt  3	[0,00 s]
45.0.Hts: Trace Attempt  4	[0,00 s]
45.0.Hts: Trace Attempt  5	[0,00 s]
45.0.Tri:    0.00" ---- Launching main thread ----
45.0.Tri:    0.02" ---- Launching abstraction thread ----
45.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
45.0.Tri: Trace Attempt  2	[0,08 s]
45.0.Tri: Trace Attempt  3	[0,08 s]
45.0.Tri: Trace Attempt  4	[0,08 s]
45.0.Tri: Trace Attempt  5	[0,08 s]
45.0.Tri:    0.84" Simplification phase 1 complete
45.0.Tri:    0.89" Simplification phase 2 complete
45.0.Tri:    1.46" Simplification phase 3 complete
   1.46" ---- Completed simplification thread ----
45.0.Tri:    1.46" ---- Restarting main thread on simplified netlist ----
45.0.Tri:    1.48" ---- Restarting abstraction thread on simplified netlist ----
45.0.Hts: Trace Attempt 29	[112,30 s]
45.0.Tri: Stopped processing property "property:34"	[270,40 s].
45.0.Hts: Stopped processing property "property:34"	[270,39 s].
45.0.Hts: Morphing to K
45.0.Hts: All properties determined. [0,00 s]
45.0.Hts: Exited with Success (@ 0,00 s)
45.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.K: Starting proof for property "property:34"	[0,00 s].
45.0.Tri: Morphing to M
45.0.Tri: Trace Attempt 24	[0,10 s]
45.0.Tri: All properties determined. [0,00 s]
45.0.Tri: Exited with Success (@ 0,00 s)
45.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.M: Starting proof for property "property:34"	[0,00 s].
45.0.M: Trace Attempt  1	[0,00 s]
45.0.M: Trace Attempt  2	[0,00 s]
45.0.M: Trace Attempt  3	[0,01 s]
45.0.K: Trace Attempt  1	[266,73 s]
45.0.K: Trace Attempt  2	[266,73 s]
45.0.K: Trace Attempt  3	[266,73 s]
45.0.K: Trace Attempt  4	[266,73 s]
45.0.K: Trace Attempt  5	[266,73 s]
45.0.K: Trace Attempt 25	[368,57 s]
45.0.K: Trace Attempt 26	[467,25 s]
45.0.M: Stopped processing property "property:34"	[531,99 s].
45.0.M: Morphing to D
45.0.M: Trace Attempt 23	[1,34 s]
45.0.M: All properties determined. [0,00 s]
45.0.M: Exited with Success (@ 0,00 s)
45.0.K: Stopped processing property "property:34"	[532,00 s].
45.0.K: Morphing to AD
45.0.K: All properties determined. [0,00 s]
45.0.K: Exited with Success (@ 0,00 s)
45.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.AD: Starting proof for property "property:34"	[0,00 s].
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  2	[0,00 s]
45.0.AD: Trace Attempt  3	[0,00 s]
45.0.AD: Trace Attempt  1	[0,00 s]
45.0.AD: Trace Attempt  2	[0,00 s]
45.0.AD: Trace Attempt  3	[0,00 s]
45.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
45.0.D: Starting proof for property "property:34"	[0,00 s].
45.0.AD: Trace Attempt  4	[0,01 s]
45.0.AD: Trace Attempt  5	[0,01 s]
45.0.AD: Trace Attempt  1	[0,01 s]
45.0.AD: Trace Attempt  2	[0,01 s]
45.0.AD: Trace Attempt  3	[0,01 s]
45.0.AD: Trace Attempt  4	[0,01 s]
45.0.AD: Trace Attempt  5	[0,01 s]
45.0.AD: Trace Attempt  1	[0,04 s]
45.0.AD: Trace Attempt  2	[0,04 s]
45.0.AD: Trace Attempt  3	[0,04 s]
45.0.AD: Trace Attempt  4	[0,05 s]
45.0.AD: Trace Attempt  5	[0,05 s]
45.0.AD: Trace Attempt  1	[0,15 s]
45.0.AD: Trace Attempt  2	[0,15 s]
45.0.AD: Trace Attempt  3	[0,15 s]
45.0.AD: Trace Attempt  4	[0,16 s]
45.0.AD: Trace Attempt  5	[0,16 s]
45.0.AD: Trace Attempt 25	[113,48 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 45: Initiating shutdown of proof [2391,26]
45.0.AD: Stopped processing property "property:34"	[188,58 s].
45.0.AD: Interrupted. [2375,80 s]
45.0.AD: Exited with Success (@ 2391,28 s)
45.0.D: Stopped processing property "property:34"	[188,65 s].
45.0.D: Trace Attempt 24	[0,01 s]
45.0.D: Interrupted. [2095,51 s]
45.0.D: Exited with Success (@ 2391,37 s)
45: ProofGrid usable level: 0
45: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      D        0.03     2390.46        0.00      100.00 %
     AD        0.03     2391.01        0.00      100.00 %
    all        0.03     2390.74        0.00      100.00 %

    Data read    : 84.22 kiB
    Data written : 20.27 kiB

45: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % prove -bg -property {formal::formal_req_2}
background 46
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 46:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
46: Using multistage preprocessing
46: Starting reduce
46: Finished reduce in 0.002s
46.0.PRE: Performing Proof Simplification...
46.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.N: Proof Simplification Iteration 1	[0.00 s]
46.0.N: Proof Simplification Iteration 2	[0.00 s]
46.0.N: Proof Simplification Iteration 3	[0.01 s]
46.0.N: Proof Simplification Iteration 4	[0.01 s]
46.0.N: Proof Simplification Iteration 5	[0.01 s]
46.0.N: Proof Simplification Iteration 6	[0.01 s]
46.0.N: Proof Simplification Iteration 7	[0.01 s]
46.0.N: Proof Simplification Iteration 8	[0.02 s]
46.0.N: Proof Simplification Iteration 9	[0.02 s]
46.0.N: Proof Simplification Iteration 10	[0.02 s]
46.0.N: Proof Simplification Iteration 11	[0.02 s]
46.0.N: Proof Simplification Iteration 12	[0.02 s]
46.0.N: Proof Simplification Iteration 13	[0.02 s]
46.0.PRE: Proof Simplification completed in 0,01 s
46: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
46: =============================== ProofGrid start ===============================
46: ProofGrid usable level: 1
46: ProofGrid is starting event handling
46.0.AM: Proofgrid shell started at 16753@optmaS1(local) jg_23313_optmaS1_116
46.0.N: Proofgrid shell started at 16752@optmaS1(local) jg_23313_optmaS1_116
46.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.AM: Last scan. Per property time limit: 0s
46.0.AM: Starting proof for property "formal_req_2"	[0,00 s].
46.0.N: Last scan. Per property time limit: 0s
46.0.N: Starting proof for property "formal_req_2"	[0,00 s].
46.0.AM: Trace Attempt  1	[0,00 s]
46.0.N: Trace Attempt  1	[0,00 s]
46.0.N: Trace Attempt  2	[0,00 s]
46.0.N: Trace Attempt  3	[0,00 s]
46.0.AM: Trace Attempt  1	[0,00 s]
46.0.AM: Trace Attempt  2	[0,00 s]
46.0.N: Trace Attempt  3	[0,00 s]
46.0.AM: Trace Attempt  3	[0,01 s]
46.0.N: Trace Attempt  4	[0,01 s]
46.0.N: Trace Attempt  5	[0,01 s]
46.0.AM: Trace Attempt  1	[0,01 s]
46.0.AM: Trace Attempt  2	[0,01 s]
46.0.AM: Trace Attempt  3	[0,01 s]
46.0.N: Trace Attempt  5	[0,01 s]
46.0.AM: Trace Attempt  4	[0,01 s]
46.0.AM: Trace Attempt  5	[0,01 s]
46.0.AM: Trace Attempt  1	[0,02 s]
46.0.AM: Trace Attempt  2	[0,02 s]
46.0.AM: Trace Attempt  3	[0,03 s]
46.0.AM: Trace Attempt  1	[0,08 s]
46.0.AM: Trace Attempt  2	[0,08 s]
46.0.AM: Trace Attempt  3	[0,08 s]
46.0.AM: Trace Attempt  5	[0,09 s]
46.0.N: Stopped processing property "formal_req_2"	[23,20 s].
46.0.N: Morphing to B
46.0.N: Trace Attempt 23	[0,13 s]
46.0.N: All properties determined. [0,00 s]
46.0.N: Exited with Success (@ 0,00 s)
46.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.B: Starting proof for property "formal_req_2"	[0,00 s].
46.0.B: Trace Attempt  1	[0,00 s]
46.0.B: Trace Attempt  2	[0,00 s]
46.0.B: Trace Attempt  3	[0,00 s]
46.0.B: Trace Attempt  4	[0,01 s]
46.0.B: Trace Attempt  5	[0,01 s]
46.0.AM: Stopped processing property "formal_req_2"	[23,21 s].
46.0.AM: Morphing to Tri
46.0.AM: Trace Attempt 23	[0,15 s]
46.0.AM: All properties determined. [0,00 s]
46.0.AM: Exited with Success (@ 0,00 s)
46.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.Tri: Starting proof for property "formal_req_2"	[0,00 s].
46.0.Tri: Trace Attempt  1	[0,00 s]
46.0.Tri:    0.00" ---- Launching main thread ----
46.0.Tri:    0.02" ---- Launching abstraction thread ----
46.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
46.0.Tri: Trace Attempt  2	[0,09 s]
46.0.Tri: Trace Attempt  3	[0,09 s]
46.0.Tri: Trace Attempt  4	[0,09 s]
46.0.Tri: Trace Attempt  5	[0,09 s]
46.0.Tri:    1.64" Simplification phase 1 complete
46.0.Tri:    1.68" Simplification phase 2 complete
46.0.Tri:    2.86" Simplification phase 3 complete
46.0.Tri:    2.86" ---- Completed simplification thread ----
46.0.Tri:    2.86" ---- Restarting main thread on simplified netlist ----
46.0.Tri:    2.89" ---- Restarting abstraction thread on simplified netlist ----
46.0.B: Stopped processing property "formal_req_2"	[21,69 s].
46.0.B: Morphing to Hts
46.0.B: Trace Attempt 23	[0,05 s]
46.0.B: All properties determined. [0,00 s]
46.0.B: Exited with Success (@ 0,00 s)
46.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.Hts: Starting proof for property "formal_req_2"	[0,00 s].
46.0.Hts: Trace Attempt  1	[0,00 s]
46.0.Hts: Trace Attempt  2	[0,00 s]
46.0.Hts: Trace Attempt  3	[0,00 s]
46.0.Hts: Trace Attempt  4	[0,00 s]
46.0.Hts: Trace Attempt  5	[0,00 s]
46.0.Tri: Stopped processing property "formal_req_2"	[21,80 s].
46.0.Tri: Morphing to I
46.0.Tri: Trace Attempt 23	[0,13 s]
46.0.Tri: All properties determined. [0,00 s]
46.0.Tri: Exited with Success (@ 0,00 s)
46.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.I: Starting proof for property "formal_req_2"	[0,00 s].
46.0.I: Trace Attempt 19	[0,03 s]
46.0.Hts: Stopped processing property "formal_req_2"	[21,40 s].
46.0.Hts: Morphing to D
46.0.Hts: Trace Attempt 23	[0,01 s]
46.0.Hts: All properties determined. [0,00 s]
46.0.Hts: Exited with Success (@ 0,00 s)
46.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.D: Starting proof for property "formal_req_2"	[0,00 s].
46.0.D: Trace Attempt  1	[0,00 s]
46.0.D: Trace Attempt  2	[0,00 s]
46.0.D: Trace Attempt  3	[0,01 s]
46.0.D: Trace Attempt  4	[0,01 s]
46.0.I: Stopped processing property "formal_req_2"	[21,28 s].
46.0.I: Morphing to AD
46.0.I: Trace Attempt 23	[0,23 s]
46.0.I: All properties determined. [0,00 s]
46.0.I: Exited with Success (@ 0,00 s)
46.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.AD: Starting proof for property "formal_req_2"	[0,00 s].
46.0.AD: Trace Attempt  1	[0,00 s]
46.0.AD: Trace Attempt  1	[0,00 s]
46.0.AD: Trace Attempt  2	[0,00 s]
46.0.AD: Trace Attempt  3	[0,00 s]
46.0.AD: Trace Attempt  1	[0,00 s]
46.0.AD: Trace Attempt  2	[0,00 s]
46.0.AD: Trace Attempt  3	[0,01 s]
46.0.D: Trace Attempt  5	[0,02 s]
46.0.AD: Trace Attempt  4	[0,01 s]
46.0.AD: Trace Attempt  5	[0,01 s]
46.0.AD: Trace Attempt  1	[0,02 s]
46.0.AD: Trace Attempt  2	[0,02 s]
46.0.AD: Trace Attempt  3	[0,02 s]
46.0.AD: Trace Attempt  4	[0,02 s]
46.0.AD: Trace Attempt  5	[0,03 s]
46.0.AD: Trace Attempt  1	[0,08 s]
46.0.AD: Trace Attempt  2	[0,08 s]
46.0.AD: Trace Attempt  3	[0,08 s]
46.0.AD: Trace Attempt  4	[0,08 s]
46.0.AD: Trace Attempt  5	[0,09 s]
46.0.AD: Stopped processing property "formal_req_2"	[6,81 s].
46.0.AD: Morphing to M
46.0.AD: Trace Attempt 23	[0,22 s]
46.0.AD: All properties determined. [0,00 s]
46.0.AD: Exited with Success (@ 0,00 s)
46.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.M: Starting proof for property "formal_req_2"	[0,00 s].
46.0.M: Trace Attempt  1	[0,00 s]
46.0.M: Trace Attempt  2	[0,00 s]
46.0.M: Trace Attempt  3	[0,01 s]
46.0.M: Trace Attempt  5	[0,03 s]
46.0.D: Stopped processing property "formal_req_2"	[28,58 s].
46.0.D: Morphing to AD
46.0.D: Trace Attempt 23	[0,32 s]
46.0.D: All properties determined. [0,00 s]
46.0.D: Exited with Success (@ 0,00 s)
46.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.AD: Starting proof for property "formal_req_2"	[0,00 s].
46.0.AD: Trace Attempt  1	[0,00 s]
46.0.AD: Trace Attempt  1	[0,00 s]
46.0.AD: Trace Attempt  2	[0,00 s]
46.0.AD: Trace Attempt  3	[0,01 s]
46.0.AD: Trace Attempt  1	[0,01 s]
46.0.AD: Trace Attempt  2	[0,01 s]
46.0.AD: Trace Attempt  3	[0,01 s]
46.0.AD: Trace Attempt  4	[0,01 s]
46.0.AD: Trace Attempt  5	[0,02 s]
46.0.AD: Trace Attempt  1	[0,02 s]
46.0.AD: Trace Attempt  2	[0,02 s]
46.0.AD: Trace Attempt  3	[0,03 s]
46.0.AD: Trace Attempt  4	[0,03 s]
46.0.AD: Trace Attempt  5	[0,03 s]
46.0.M: Stopped processing property "formal_req_2"	[21,81 s].
46.0.M: Morphing to AMcustom2
46.0.M: Trace Attempt 23	[0,19 s]
46.0.M: All properties determined. [0,00 s]
46.0.M: Exited with Success (@ 0,00 s)
46.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.AMcustom2: Starting proof for property "formal_req_2"	[0,00 s].
46.0.AMcustom2: Trace Attempt  1	[0,00 s]
46.0.AMcustom2: Trace Attempt  2	[0,00 s]
46.0.AMcustom2: Trace Attempt  3	[0,00 s]
46.0.AMcustom2: Trace Attempt  1	[0,00 s]
46.0.AMcustom2: Trace Attempt  2	[0,00 s]
46.0.AMcustom2: Trace Attempt  3	[0,00 s]
46.0.AMcustom2: Trace Attempt  4	[0,01 s]
46.0.AMcustom2: Trace Attempt  5	[0,01 s]
46.0.AD: Trace Attempt  1	[0,11 s]
46.0.AD: Trace Attempt  2	[0,11 s]
46.0.AD: Trace Attempt  3	[0,11 s]
46.0.AD: Trace Attempt  4	[0,12 s]
46.0.AD: Trace Attempt  5	[0,12 s]
46.0.AMcustom2: Trace Attempt  1	[0,06 s]
46.0.AMcustom2: Trace Attempt  2	[0,06 s]
46.0.AMcustom2: Trace Attempt  3	[0,06 s]
46.0.AMcustom2: Refinement: Adding 1 assumptions
46.0.AMcustom2: Trace Attempt  1	[0,52 s]
46.0.AMcustom2: Trace Attempt  2	[0,52 s]
46.0.AMcustom2: Trace Attempt  3	[0,52 s]
46.0.AMcustom2: Trace Attempt  1	[0,52 s]
46.0.AMcustom2: Trace Attempt  2	[0,52 s]
46.0.AMcustom2: Trace Attempt  3	[0,52 s]
46.0.AMcustom2: Trace Attempt  4	[0,53 s]
46.0.AMcustom2: Trace Attempt  5	[0,53 s]
46.0.AMcustom2: Refinement: Adding 1 assumptions
46.0.AMcustom2: Trace Attempt  1	[0,79 s]
46.0.AMcustom2: Trace Attempt  2	[0,79 s]
46.0.AMcustom2: Trace Attempt  3	[0,79 s]
46.0.AMcustom2: Trace Attempt  1	[0,79 s]
46.0.AMcustom2: Trace Attempt  2	[0,79 s]
46.0.AMcustom2: Trace Attempt  3	[0,79 s]
46.0.AMcustom2: Trace Attempt  4	[0,79 s]
46.0.AMcustom2: Trace Attempt  5	[0,79 s]
46.0.AMcustom2: Refinement: Adding 1 assumptions
46.0.AMcustom2: Trace Attempt  1	[1,12 s]
46.0.AMcustom2: Trace Attempt  2	[1,12 s]
46.0.AMcustom2: Trace Attempt  3	[1,12 s]
46.0.AMcustom2: Trace Attempt  1	[1,12 s]
46.0.AMcustom2: Trace Attempt  2	[1,12 s]
46.0.AMcustom2: Trace Attempt  3	[1,12 s]
46.0.AMcustom2: Trace Attempt  4	[1,12 s]
46.0.AMcustom2: Trace Attempt  5	[1,12 s]
46.0.AMcustom2: Refinement: Adding 2 assumptions
46.0.AMcustom2: Trace Attempt  1	[1,41 s]
46.0.AMcustom2: Trace Attempt  2	[1,41 s]
46.0.AMcustom2: Trace Attempt  3	[1,41 s]
46.0.AMcustom2: Trace Attempt  1	[1,41 s]
46.0.AMcustom2: Trace Attempt  2	[1,41 s]
46.0.AMcustom2: Trace Attempt  3	[1,41 s]
46.0.AMcustom2: Trace Attempt  4	[1,42 s]
46.0.AMcustom2: Trace Attempt  5	[1,42 s]
46.0.AMcustom2: Refinement: Adding 1 assumptions
46.0.AMcustom2: Trace Attempt  1	[1,71 s]
46.0.AMcustom2: Trace Attempt  2	[1,71 s]
46.0.AMcustom2: Trace Attempt  3	[1,71 s]
46.0.AMcustom2: Trace Attempt  1	[1,71 s]
46.0.AMcustom2: Trace Attempt  2	[1,71 s]
46.0.AMcustom2: Trace Attempt  3	[1,71 s]
46.0.AMcustom2: Trace Attempt  4	[1,71 s]
46.0.AMcustom2: Trace Attempt  5	[1,71 s]
46.0.AD: Stopped processing property "formal_req_2"	[23,43 s].
46.0.AD: Morphing to B
46.0.AD: Trace Attempt 23	[0,31 s]
46.0.AD: All properties determined. [0,00 s]
46.0.AD: Exited with Success (@ 0,00 s)
46.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.B: Starting proof for property "formal_req_2"	[0,00 s].
46.0.B: Trace Attempt  1	[0,00 s]
46.0.B: Trace Attempt  2	[0,00 s]
46.0.B: Trace Attempt  3	[0,00 s]
46.0.B: Trace Attempt  4	[0,01 s]
46.0.B: Trace Attempt  5	[0,01 s]
46.0.AMcustom2: Stopped processing property "formal_req_2"	[23,38 s].
46.0.AMcustom2: Morphing to Ncustom3
46.0.AMcustom2: Trace Attempt 23	[1,83 s]
46.0.AMcustom2: All properties determined. [0,00 s]
46.0.AMcustom2: Exited with Success (@ 0,00 s)
46.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.Ncustom3: Starting proof for property "formal_req_2"	[0,00 s].
46.0.Ncustom3: Trace Attempt  1	[0,00 s]
46.0.Ncustom3: Trace Attempt  2	[0,00 s]
46.0.Ncustom3: Trace Attempt  3	[0,00 s]
46.0.Ncustom3: Trace Attempt  4	[0,01 s]
46.0.Ncustom3: Trace Attempt  5	[0,01 s]
46.0.B: Stopped processing property "formal_req_2"	[27,66 s].
46.0.B: Morphing to I
46.0.B: Trace Attempt 23	[0,05 s]
46.0.B: All properties determined. [0,00 s]
46.0.B: Exited with Success (@ 0,00 s)
46.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.I: Starting proof for property "formal_req_2"	[0,00 s].
46.0.Ncustom3: Stopped processing property "formal_req_2"	[27,66 s].
46.0.Ncustom3: Morphing to K
46.0.Ncustom3: Trace Attempt 23	[0,04 s]
46.0.Ncustom3: All properties determined. [0,00 s]
46.0.Ncustom3: Exited with Success (@ 0,00 s)
46.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.K: Starting proof for property "formal_req_2"	[0,00 s].
46.0.I: Trace Attempt 23	[0,02 s]
46.0.K: Trace Attempt 23	[0,02 s]
46.0.I: Stopped processing property "formal_req_2"	[42,11 s].
46.0.I: Morphing to M
46.0.I: All properties determined. [0,00 s]
46.0.I: Exited with Success (@ 0,00 s)
46.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.M: Starting proof for property "formal_req_2"	[0,00 s].
46.0.M: Trace Attempt  1	[0,00 s]
46.0.M: Trace Attempt  2	[0,00 s]
46.0.M: Trace Attempt  3	[0,01 s]
46.0.K: Stopped processing property "formal_req_2"	[42,12 s].
46.0.K: Morphing to AB
46.0.K: All properties determined. [0,00 s]
46.0.K: Exited with Success (@ 0,00 s)
46.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
46.0.AB: Starting proof for property "formal_req_2"	[0,00 s].
46.0.AB: Trace Attempt  1	[0,00 s]
46.0.AB: Trace Attempt  1	[0,00 s]
46.0.AB: Trace Attempt  2	[0,00 s]
46.0.AB: Trace Attempt  3	[0,00 s]
46.0.AB: Trace Attempt  1	[0,00 s]
46.0.AB: Trace Attempt  2	[0,00 s]
46.0.M: Trace Attempt  5	[0,03 s]
46.0.AB: Trace Attempt  3	[0,00 s]
46.0.AB: Trace Attempt  4	[0,01 s]
46.0.AB: Trace Attempt  5	[0,01 s]
46.0.AB: Trace Attempt  1	[0,02 s]
46.0.AB: Trace Attempt  2	[0,02 s]
46.0.AB: Trace Attempt  3	[0,02 s]
46.0.AB: Trace Attempt  4	[0,02 s]
46.0.AB: Trace Attempt  5	[0,02 s]
46.0.AB: Trace Attempt  1	[0,06 s]
46.0.AB: Trace Attempt  2	[0,06 s]
46.0.AB: Trace Attempt  3	[0,06 s]
46.0.AB: Trace Attempt  4	[0,06 s]
46.0.AB: Trace Attempt  5	[0,06 s]
[formal] % assert -disable formal::formal_req_2
ERROR (EPF083): This command in this task is not allowed while a background proof is in progress.


INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 46: Initiating shutdown of proof [200,28]
46.0.AB: Stopped processing property "formal_req_2"	[12,19 s].
46.0.AB: Trace Attempt 23	[0,11 s]
46.0.AB: Interrupted. [177,85 s]
46.0.AB: Exited with Success (@ 200,30 s)
46.0.M: Stopped processing property "formal_req_2"	[12,24 s].
46.0.M: Trace Attempt 23	[0,19 s]
46.0.M: Interrupted. [199,50 s]
46.0.M: Exited with Success (@ 200,33 s)
46: ProofGrid usable level: 0
46: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      M        0.03      200.23        0.00       99.99 %
     AB        0.03      199.98        0.00       99.99 %
    all        0.03      200.11        0.00       99.99 %

    Data read    : 26.63 kiB
    Data written : 11.72 kiB

46: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % assume -disable formal::assume:8
formal::assume:8

[formal] % assume {w_inc_error_counter
fffff}
ERROR (ENL063): Syntax error near "fffff" in expression "w_inc_error_counter
fffff".


[formal] % assume {not w_inc_error_counter ##1 w_inc_error_counter} -bound 2
INFO (IPM005): The name "formal::assume:14" is assigned to assumption "not w_inc_error_counter ##1 w_inc_error_counter".
assume:14
[formal] % prove -bg -property {formal::property:34}
background 47
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 47:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
47: Using multistage preprocessing
47: Starting reduce
47: Finished reduce in 0.001s
47.0.PRE: Performing Proof Simplification...
47.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
47.0.N: Proof Simplification Iteration 1	[0.00 s]
47.0.N: Proof Simplification Iteration 2	[0.00 s]
47.0.N: Proof Simplification Iteration 3	[0.00 s]
47.0.N: Proof Simplification Iteration 4	[0.00 s]
47.0.N: Proof Simplification Iteration 5	[0.00 s]
47.0.N: Proof Simplification Iteration 6	[0.00 s]
47.0.N: Proof Simplification Iteration 7	[0.00 s]
47.0.N: Proof Simplification Iteration 8	[0.00 s]
47.0.N: Proof Simplification Iteration 9	[0.00 s]
47.0.N: Proof Simplification Iteration 10	[0.00 s]
47.0.N: Proof Simplification Iteration 11	[0.01 s]
47.0.N: Proof Simplification Iteration 12	[0.01 s]
47.0.N: Proof Simplification Iteration 13	[0.01 s]
47.0.PRE: Proof Simplification completed in 0,01 s
47: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
47: =============================== ProofGrid start ===============================
47: ProofGrid usable level: 1
47: ProofGrid is starting event handling
47.0.AM: Proofgrid shell started at 24267@optmaS1(local) jg_23313_optmaS1_117
47.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
47.0.AM: Last scan. Per property time limit: 0s
47.0.AM: Starting proof for property "property:34"	[0,00 s].
47.0.AM: Trace Attempt  1	[0,00 s]
47.0.AM: Trace Attempt  1	[0,00 s]
47.0.AM: Trace Attempt  2	[0,00 s]
47.0.N: Proofgrid shell started at 24266@optmaS1(local) jg_23313_optmaS1_117
47.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
47.0.AM: Trace Attempt  3	[0,00 s]
47.0.N: Last scan. Per property time limit: 0s
47.0.N: Starting proof for property "property:34"	[0,00 s].
47.0.AM: Trace Attempt  1	[0,00 s]
47.0.N: Trace Attempt  1	[0,00 s]
47.0.AM: Trace Attempt  2	[0,00 s]
47.0.AM: Trace Attempt  3	[0,00 s]
47.0.N: Trace Attempt  2	[0,00 s]
47.0.N: Trace Attempt  3	[0,00 s]
47.0.AM: Trace Attempt  4	[0,00 s]
47.0.AM: Trace Attempt  5	[0,01 s]
47.0.N: Trace Attempt  3	[0,00 s]
47.0.N: Trace Attempt  4	[0,00 s]
47.0.N: Trace Attempt  5	[0,00 s]
47.0.AM: Trace Attempt  1	[0,01 s]
47.0.AM: Trace Attempt  2	[0,01 s]
47.0.AM: Trace Attempt  1	[0,01 s]
47.0.AM: Trace Attempt  2	[0,01 s]
47.0.AM: Trace Attempt  1	[0,01 s]
47.0.AM: Trace Attempt  2	[0,01 s]
47.0.N: Trace Attempt  5	[0,01 s]
47.0.AM: Trace Attempt  1	[0,01 s]
47.0.AM: Trace Attempt  2	[0,01 s]
47.0.AM: Trace Attempt  1	[0,01 s]
47.0.AM: Trace Attempt  2	[0,01 s]
47.0.AM: Trace Attempt 30	[0,02 s]
47.0.AM: Stopped processing property "property:34"	[0,02 s].
47.0.N: Requesting engine job to stop
47.0.AM: Requesting engine job to stop
INFO (IPF144): 47: Initiating shutdown of proof [0,02]
47.0.AM: Interrupted. [0,02 s]
47.0.AM: Exited with Success (@ 0,02 s)
47: ProofGrid usable level: 0
47.0.N: Stopped processing property "property:34"	[0,02 s].
47.0.N: Trace Attempt  7	[0,01 s]
47.0.N: Interrupted. [0,02 s]
47.0.N: Exited with Success (@ 0,02 s)
47: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.01        0.00       28.68 %
     AM        0.03        0.02        0.00       34.34 %
    all        0.04        0.02        0.00       31.48 %

    Data read    : 3.26 kiB
    Data written : 1.51 kiB

47: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 47
[formal] % prove -bg -property {formal::property:33}
background 48
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 48:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
48: Using multistage preprocessing
48: Starting reduce
48: Finished reduce in 0.001s
48.0.PRE: Performing Proof Simplification...
48.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
48.0.N: Proof Simplification Iteration 1	[0.00 s]
48.0.N: Proof Simplification Iteration 2	[0.00 s]
48.0.N: Proof Simplification Iteration 3	[0.00 s]
48.0.N: Proof Simplification Iteration 4	[0.00 s]
48.0.N: Proof Simplification Iteration 5	[0.00 s]
48.0.N: Proof Simplification Iteration 6	[0.00 s]
48.0.N: Proof Simplification Iteration 7	[0.00 s]
48.0.N: Proof Simplification Iteration 8	[0.00 s]
48.0.N: Proof Simplification Iteration 9	[0.00 s]
48.0.N: Proof Simplification Iteration 10	[0.00 s]
48.0.N: Proof Simplification Iteration 11	[0.01 s]
48.0.N: Proof Simplification Iteration 12	[0.01 s]
48.0.N: Proof Simplification Iteration 13	[0.01 s]
48.0.PRE: Proof Simplification completed in 0,02 s
48: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
48: =============================== ProofGrid start ===============================
48: ProofGrid usable level: 1
48: ProofGrid is starting event handling
48.0.AM: Proofgrid shell started at 24843@optmaS1(local) jg_23313_optmaS1_118
48.0.N: Proofgrid shell started at 24842@optmaS1(local) jg_23313_optmaS1_118
48.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
48.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
48.0.N: Last scan. Per property time limit: 0s
48.0.N: Starting proof for property "property:33"	[0,00 s].
48.0.AM: Last scan. Per property time limit: 0s
48.0.AM: Starting proof for property "property:33"	[0,00 s].
48.0.N: Trace Attempt  1	[0,00 s]
48.0.AM: Trace Attempt  1	[0,00 s]
48.0.N: Trace Attempt  2	[0,00 s]
48.0.N: Trace Attempt  3	[0,00 s]
48.0.AM: Trace Attempt  1	[0,00 s]
48.0.AM: Trace Attempt  2	[0,00 s]
48.0.AM: Trace Attempt  3	[0,00 s]
48.0.N: Trace Attempt  3	[0,00 s]
48.0.AM: Trace Attempt  1	[0,00 s]
48.0.AM: Trace Attempt  2	[0,00 s]
48.0.N: Trace Attempt  4	[0,00 s]
48.0.AM: Trace Attempt  3	[0,00 s]
48.0.N: Trace Attempt  5	[0,00 s]
48.0.AM: Trace Attempt  4	[0,00 s]
48.0.AM: Trace Attempt  5	[0,00 s]
48.0.AM: Trace Attempt  1	[0,01 s]
48.0.AM: Trace Attempt  2	[0,01 s]
48.0.N: Trace Attempt  5	[0,01 s]
48.0.AM: Trace Attempt  1	[0,01 s]
48.0.AM: Trace Attempt  2	[0,01 s]
48.0.AM: Trace Attempt  1	[0,01 s]
48.0.AM: Trace Attempt  2	[0,01 s]
48.0.AM: Trace Attempt  1	[0,01 s]
48.0.AM: Trace Attempt  2	[0,01 s]
48.0.AM: Trace Attempt  1	[0,01 s]
48.0.AM: Trace Attempt  2	[0,01 s]
48.0.AM: Trace Attempt 30	[0,01 s]
48.0.AM: Stopped processing property "property:33"	[0,01 s].
48.0.N: Requesting engine job to stop
48.0.AM: Requesting engine job to stop
INFO (IPF144): 48: Initiating shutdown of proof [0,01]
48.0.AM: Interrupted. [0,01 s]
48.0.N: Stopped processing property "property:33"	[0,01 s].
48.0.N: Trace Attempt  7	[0,01 s]
48.0.N: Interrupted. [0,01 s]
48.0.N: Exited with Success (@ 0,01 s)
48: ProofGrid usable level: 0
48.0.AM: Exited with Success (@ 0,01 s)
48: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.01        0.00       22.77 %
     AM        0.04        0.01        0.00       23.12 %
    all        0.04        0.01        0.00       22.94 %

    Data read    : 3.33 kiB
    Data written : 1.52 kiB

48: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 48
[formal] % prove -bg -property {formal::cover:12}
background 49
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 49:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
49: Using multistage preprocessing
49: Starting reduce
49: Finished reduce in 0.001s
49.0.PRE: Performing Proof Simplification...
49.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
49.0.N: Proof Simplification Iteration 1	[0.00 s]
49.0.N: Proof Simplification Iteration 2	[0.00 s]
49.0.N: Proof Simplification Iteration 3	[0.00 s]
49.0.N: Proof Simplification Iteration 4	[0.00 s]
49.0.N: Proof Simplification Iteration 5	[0.00 s]
49.0.N: Proof Simplification Iteration 6	[0.00 s]
49.0.N: Proof Simplification Iteration 7	[0.00 s]
49.0.N: Proof Simplification Iteration 8	[0.01 s]
49.0.N: Proof Simplification Iteration 9	[0.01 s]
49.0.N: Proof Simplification Iteration 10	[0.01 s]
49.0.N: Proof Simplification Iteration 11	[0.01 s]
49.0.N: Proof Simplification Iteration 12	[0.01 s]
49.0.N: Proof Simplification Iteration 13	[0.01 s]
49.0.PRE: Proof Simplification completed in 0,02 s
49: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
49: =============================== ProofGrid start ===============================
49: ProofGrid usable level: 1
49: ProofGrid is starting event handling
49.0.B: Proofgrid shell started at 25039@optmaS1(local) jg_23313_optmaS1_119
49.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
49.0.B: Last scan. Per property time limit: 0s
49.0.B: Starting proof for property "cover:12"	[0,00 s].
49.0.B: Trace Attempt  1	[0,00 s]
49.0.B: Trace Attempt  2	[0,00 s]
INFO (IPF055): 49.0.B: A counterexample (cex) with 2 cycles was found for the property ":noConflict" in 0.00 s.
49.0.B: A proof was found: No trace exists. [0,00 s]
INFO (IPF051): 49.0.B: The cover property ":live" was proven unreachable in 0.00 s.
use check_assumptions -show -live to show this property in the property table
49.0.B: Requesting engine job to stop
INFO (IPF144): 49: Initiating shutdown of proof [0,00]
49.0.B: A proof was found: No trace exists. [0,00 s]
INFO (IPF051): 49.0.B: The cover property "cover:12" was proven unreachable in 0.00 s.
49.0.B: Stopped processing property "cover:12"	[0,00 s].
49.0.B: All properties determined. [0,00 s]
49.0.N: Proofgrid shell started at 25038@optmaS1(local) jg_23313_optmaS1_119
49.0.N: Requesting engine job to terminate
49.0.B: Exited with Success (@ 0,01 s)
49: ProofGrid usable level: 0
49.0.N: Interrupted. [0,00 s]
49.0.N: Exited with Success (@ 0,01 s)
49: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 15 minute load exceeded core count :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        0.00 %
      B        0.03        0.00        0.00        7.86 %
    all        0.04        0.00        0.00        3.65 %

    Data read    : 487.00 B
    Data written : 694.00 B

49: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): Completed proof on task: "formal" for proof thread 49
[formal] % prove -bg -property {formal::cover:11}
background 50
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 50:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
50: Using multistage preprocessing
50: Starting reduce
50: Finished reduce in 0.001s
50: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
50: =============================== ProofGrid start ===============================
50: ProofGrid usable level: 1
50: ProofGrid is starting event handling
50.0.N: Proofgrid shell started at 25126@optmaS1(local) jg_23313_optmaS1_120
50.0.B: Proofgrid shell started at 25127@optmaS1(local) jg_23313_optmaS1_120
50.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
50.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
50.0.N: Last scan. Per property time limit: 0s
50.0.N: Starting proof for property "cover:11"	[0,00 s].
50.0.B: Last scan. Per property time limit: 0s
50.0.B: Starting proof for property "cover:11"	[0,00 s].
50.0.N: Trace Attempt  1	[0,00 s]
50.0.N: Requesting engine job to stop
50.0.B: Requesting engine job to stop
INFO (IPF144): 50: Initiating shutdown of proof [0,00]
50.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF051): 50.0.N: The cover property "cover:11" was proven unreachable in 0.00 s.
50.0.N: Stopped processing property "cover:11"	[0,00 s].
50.0.N: All properties determined. [0,00 s]
50.0.B: Trace Attempt  1	[0,00 s]
50.0.B: Stopped processing property "cover:11"	[0,00 s].
50.0.N: Exited with Success (@ 0,00 s)
50: ProofGrid usable level: 0
50.0.B: All properties determined. [0,00 s]
50.0.B: Exited with Success (@ 0,01 s)
50: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        5.34 %
      B        0.04        0.00        0.00        4.68 %
    all        0.04        0.00        0.00        5.01 %

    Data read    : 704.00 B
    Data written : 1.37 kiB

50: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): Completed proof on task: "formal" for proof thread 50
[formal] % prove -bg -property {formal::cover:10}
background 51
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 51:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
51: Using multistage preprocessing
51: Starting reduce
51: Finished reduce in 0s
51: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
51: =============================== ProofGrid start ===============================
51: ProofGrid usable level: 1
51: ProofGrid is starting event handling
51.0.B: Proofgrid shell started at 25208@optmaS1(local) jg_23313_optmaS1_121
51.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
51.0.B: Last scan. Per property time limit: 0s
51.0.B: Starting proof for property "cover:10"	[0,00 s].
51.0.B: A max_length bound was found. The shortest trace is no longer than 4194304 cycles. [0,00 s]
INFO (IPF008): 51.0.B: A max_length bound of 4194304 was found for the property "cover:10" in 0.00 s.
51.0.B: Trace Attempt  1	[0,00 s]
51.0.B: Requesting engine job to stop
INFO (IPF144): 51: Initiating shutdown of proof [0,00]
51.0.B: A proof was found: No trace exists. [0,00 s]
INFO (IPF051): 51.0.B: The cover property "cover:10" was proven unreachable in 0.00 s.
51.0.B: Stopped processing property "cover:10"	[0,00 s].
51.0.B: All properties determined. [0,00 s]
51.0.B: Exited with Success (@ 0,00 s)
51: ProofGrid usable level: 0
51.0.N: Proofgrid shell started at 25207@optmaS1(local) jg_23313_optmaS1_121
51.0.N: Requesting engine job to terminate
51.0.N: Interrupted. [0,00 s]
51.0.N: Exited with Success (@ 0,01 s)
51: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 15 minute load exceeded core count :     1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.00        0.00        0.00 %
      B        0.03        0.00        0.00        2.57 %
    all        0.03        0.00        0.00        1.18 %

    Data read    : 444.00 B
    Data written : 724.00 B

51: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): Completed proof on task: "formal" for proof thread 51
[formal] % prove -bg -property {formal::cover:9}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 52
INFO (IPF031): Settings used for proof thread 52:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
52: Using multistage preprocessing
52: Starting reduce
52: Finished reduce in 0.002s
52: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
52: =============================== ProofGrid start ===============================
52: ProofGrid usable level: 1
52: ProofGrid is starting event handling
52.0.B: Proofgrid shell started at 25284@optmaS1(local) jg_23313_optmaS1_122
52.0.N: Proofgrid shell started at 25283@optmaS1(local) jg_23313_optmaS1_122
52.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
52.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
52.0.B: Last scan. Per property time limit: 0s
52.0.B: Starting proof for property "cover:9"	[0,00 s].
52.0.N: Last scan. Per property time limit: 0s
52.0.N: Starting proof for property "cover:9"	[0,00 s].
52.0.N: Trace Attempt  1	[0,00 s]
52.0.N: Requesting engine job to stop
52.0.B: Requesting engine job to stop
INFO (IPF144): 52: Initiating shutdown of proof [0,00]
52.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF051): 52.0.N: The cover property "cover:9" was proven unreachable in 0.00 s.
52.0.N: Stopped processing property "cover:9"	[0,00 s].
52.0.N: All properties determined. [0,00 s]
52.0.B: Trace Attempt  1	[0,00 s]
52.0.B: Stopped processing property "cover:9"	[0,00 s].
52.0.B: All properties determined. [0,00 s]
52.0.N: Exited with Success (@ 0,00 s)
52: ProofGrid usable level: 0
52.0.B: Exited with Success (@ 0,00 s)
52: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.00        0.00        6.20 %
      B        0.03        0.00        0.00        6.61 %
    all        0.03        0.00        0.00        6.41 %

    Data read    : 704.00 B
    Data written : 1.37 kiB

52: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): Completed proof on task: "formal" for proof thread 52
[formal] % assume -bound 2 -name {formal::assume:14} {not w_inc_error_counter |=> w_inc_error_counter} -type temporary -update_db -replace;
assume:14
[formal] % prove -bg -property {formal::cover:12}
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
background 53
INFO (IPF031): Settings used for proof thread 53:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
53: Using multistage preprocessing
53: Starting reduce
53: Finished reduce in 0.001s
53.0.PRE: Performing Proof Simplification...
53.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
53.0.N: Proof Simplification Iteration 1	[0.00 s]
53.0.N: Proof Simplification Iteration 2	[0.00 s]
53.0.N: Proof Simplification Iteration 3	[0.00 s]
53.0.N: Proof Simplification Iteration 4	[0.00 s]
53.0.N: Proof Simplification Iteration 5	[0.00 s]
53.0.N: Proof Simplification Iteration 6	[0.00 s]
53.0.N: Proof Simplification Iteration 7	[0.00 s]
53.0.N: Proof Simplification Iteration 8	[0.00 s]
53.0.N: Proof Simplification Iteration 9	[0.00 s]
53.0.N: Proof Simplification Iteration 10	[0.00 s]
53.0.N: Proof Simplification Iteration 11	[0.01 s]
53.0.N: Proof Simplification Iteration 12	[0.01 s]
53.0.N: Proof Simplification Iteration 13	[0.01 s]
53.0.PRE: Proof Simplification completed in 0,02 s
53: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
53: =============================== ProofGrid start ===============================
53: ProofGrid usable level: 1
53: ProofGrid is starting event handling
53.0.B: Proofgrid shell started at 26033@optmaS1(local) jg_23313_optmaS1_123
53.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
53.0.B: Last scan. Per property time limit: 0s
53.0.B: Starting proof for property "cover:12"	[0,00 s].
53.0.B: Trace Attempt  1	[0,00 s]
53.0.B: Trace Attempt  2	[0,00 s]
53.0.B: Trace Attempt  3	[0,00 s]
53.0.B: Trace Attempt  4	[0,00 s]
53.0.B: Trace Attempt  5	[0,01 s]
53.0.N: Proofgrid shell started at 26032@optmaS1(local) jg_23313_optmaS1_123
53.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
53.0.N: Last scan. Per property time limit: 0s
53.0.N: Starting proof for property "cover:12"	[0,00 s].
53.0.N: Trace Attempt  1	[0,00 s]
53.0.N: Trace Attempt  2	[0,00 s]
53.0.N: Trace Attempt  2	[0,00 s]
53.0.N: Trace Attempt  3	[0,00 s]
53.0.N: Trace Attempt  3	[0,01 s]
53.0.N: Trace Attempt  4	[0,01 s]
53.0.N: Trace Attempt  5	[0,01 s]
53.0.N: Trace Attempt  5	[0,01 s]
53.0.N: Requesting engine job to stop
53.0.B: Requesting engine job to stop
INFO (IPF144): 53: Initiating shutdown of proof [0,05]
53.0.B: Trace Attempt 23	[0,04 s]
53.0.B: A trace with 23 cycles was found. [0,05 s]
INFO (IPF047): 53.0.B: The cover property "cover:12" was covered in 23 cycles in 0.05 s.
53.0.B: Stopped processing property "cover:12"	[0,05 s].
53.0.B: All properties determined. [0,05 s]
53.0.N: Stopped processing property "cover:12"	[0,04 s].
53.0.N: Trace Attempt 15	[0,04 s]
53.0.N: All properties determined. [0,04 s]
53.0.B: Exited with Success (@ 0,05 s)
53: ProofGrid usable level: 0
53.0.N: Exited with Success (@ 0,05 s)
53: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.04        0.00       50.71 %
      B        0.03        0.05        0.00       64.51 %
    all        0.03        0.05        0.00       57.57 %

    Data read    : 8.92 kiB
    Data written : 1.43 kiB

53: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 53
[formal] % prove -bg -property {formal::property:34}
background 54
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 54:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
54: Using multistage preprocessing
54: Starting reduce
54: Finished reduce in 0.001s
54.0.PRE: Performing Proof Simplification...
54.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.N: Proof Simplification Iteration 1	[0.00 s]
54.0.N: Proof Simplification Iteration 2	[0.00 s]
54.0.N: Proof Simplification Iteration 3	[0.00 s]
54.0.N: Proof Simplification Iteration 4	[0.00 s]
54.0.N: Proof Simplification Iteration 5	[0.00 s]
54.0.N: Proof Simplification Iteration 6	[0.00 s]
54.0.N: Proof Simplification Iteration 7	[0.00 s]
54.0.N: Proof Simplification Iteration 8	[0.00 s]
54.0.N: Proof Simplification Iteration 9	[0.00 s]
54.0.N: Proof Simplification Iteration 10	[0.00 s]
54.0.N: Proof Simplification Iteration 11	[0.01 s]
54.0.N: Proof Simplification Iteration 12	[0.01 s]
54.0.N: Proof Simplification Iteration 13	[0.01 s]
54.0.PRE: Proof Simplification completed in 0,02 s
54: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
54: =============================== ProofGrid start ===============================
54: ProofGrid usable level: 1
54: ProofGrid is starting event handling
54.0.AM: Proofgrid shell started at 26234@optmaS1(local) jg_23313_optmaS1_124
54.0.N: Proofgrid shell started at 26233@optmaS1(local) jg_23313_optmaS1_124
54.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.AM: Last scan. Per property time limit: 0s
54.0.AM: Starting proof for property "property:34"	[0,00 s].
54.0.N: Last scan. Per property time limit: 0s
54.0.N: Starting proof for property "property:34"	[0,00 s].
54.0.AM: Trace Attempt  1	[0,00 s]
54.0.N: Trace Attempt  1	[0,00 s]
54.0.AM: Trace Attempt  1	[0,00 s]
54.0.AM: Trace Attempt  2	[0,00 s]
54.0.N: Trace Attempt  2	[0,00 s]
54.0.N: Trace Attempt  3	[0,00 s]
54.0.AM: Trace Attempt  3	[0,00 s]
54.0.AM: Trace Attempt  1	[0,00 s]
54.0.AM: Trace Attempt  2	[0,00 s]
54.0.AM: Trace Attempt  3	[0,00 s]
54.0.N: Trace Attempt  3	[0,00 s]
54.0.AM: Trace Attempt  4	[0,00 s]
54.0.AM: Trace Attempt  5	[0,00 s]
54.0.N: Trace Attempt  4	[0,01 s]
54.0.N: Trace Attempt  5	[0,01 s]
54.0.AM: Trace Attempt  1	[0,01 s]
54.0.AM: Trace Attempt  2	[0,01 s]
54.0.AM: Trace Attempt  3	[0,01 s]
54.0.N: Trace Attempt  5	[0,01 s]
54.0.AM: Trace Attempt  1	[0,04 s]
54.0.AM: Trace Attempt  2	[0,04 s]
54.0.AM: Trace Attempt  3	[0,04 s]
54.0.AM: Trace Attempt  1	[0,08 s]
54.0.AM: Trace Attempt  2	[0,08 s]
54.0.AM: Trace Attempt  3	[0,08 s]
[formal] % visualize -property formal::cover:12 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:12".
covered
54.0.N: Stopped processing property "property:34"	[23,35 s].
54.0.N: Morphing to B
54.0.N: Trace Attempt 23	[0,10 s]
54.0.N: All properties determined. [0,00 s]
54.0.N: Exited with Success (@ 0,00 s)
54.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.B: Starting proof for property "property:34"	[0,00 s].
54.0.B: Trace Attempt  1	[0,00 s]
54.0.B: Trace Attempt  2	[0,00 s]
54.0.B: Trace Attempt  3	[0,00 s]
54.0.B: Trace Attempt  4	[0,00 s]
54.0.B: Trace Attempt  5	[0,01 s]
54.0.AM: Stopped processing property "property:34"	[23,35 s].
54.0.AM: Morphing to Tri
54.0.AM: Trace Attempt 23	[0,11 s]
54.0.AM: All properties determined. [0,00 s]
54.0.AM: Exited with Success (@ 0,00 s)
54.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.Tri: Starting proof for property "property:34"	[0,00 s].
54.0.Tri: Trace Attempt  1	[0,00 s]
54.0.Tri:    0.00" ---- Launching main thread ----
54.0.Tri:    0.02" ---- Launching abstraction thread ----
54.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
54.0.Tri: Trace Attempt  2	[0,10 s]
54.0.Tri: Trace Attempt  3	[0,10 s]
54.0.Tri: Trace Attempt  4	[0,10 s]
54.0.Tri: Trace Attempt  5	[0,10 s]
54.0.Tri:    0.85" Simplification phase 1 complete
54.0.Tri:    0.88" Simplification phase 2 complete
54.0.Tri:    1.46" Simplification phase 3 complete
54.0.Tri:    1.46" ---- Completed simplification thread ----
54.0.Tri:    1.46" ---- Restarting main thread on simplified netlist ----
54.0.Tri:    1.48" ---- Restarting abstraction thread on simplified netlist ----
54.0.B: Stopped processing property "property:34"	[7,63 s].
54.0.B: Morphing to Hts
54.0.B: Trace Attempt 23	[0,03 s]
54.0.B: All properties determined. [0,00 s]
54.0.B: Exited with Success (@ 0,00 s)
54.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.Hts: Starting proof for property "property:34"	[0,00 s].
54.0.Hts: Trace Attempt  1	[0,00 s]
54.0.Hts: Trace Attempt  2	[0,00 s]
54.0.Hts: Trace Attempt  3	[0,00 s]
54.0.Hts: Trace Attempt  4	[0,00 s]
54.0.Hts: Trace Attempt  5	[0,00 s]
54.0.Tri: Stopped processing property "property:34"	[7,73 s].
54.0.Tri: Morphing to I
54.0.Tri: Trace Attempt 23	[0,13 s]
54.0.Tri: All properties determined. [0,00 s]
54.0.Tri: Exited with Success (@ 0,00 s)
54.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.I: Starting proof for property "property:34"	[0,00 s].
54.0.I: Trace Attempt 19	[0,02 s]
54.0.Hts: Stopped processing property "property:34"	[22,94 s].
54.0.Hts: Morphing to D
54.0.Hts: Trace Attempt 23	[0,01 s]
54.0.Hts: All properties determined. [0,00 s]
54.0.Hts: Exited with Success (@ 0,00 s)
54.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.D: Starting proof for property "property:34"	[0,00 s].
54.0.D: Trace Attempt  1	[0,00 s]
54.0.D: Trace Attempt  2	[0,00 s]
54.0.D: Trace Attempt  3	[0,00 s]
54.0.D: Trace Attempt  4	[0,01 s]
54.0.I: Stopped processing property "property:34"	[22,83 s].
54.0.I: Morphing to AD
54.0.I: Trace Attempt 23	[0,12 s]
54.0.I: All properties determined. [0,00 s]
54.0.I: Exited with Success (@ 0,00 s)
54.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.AD: Starting proof for property "property:34"	[0,00 s].
54.0.AD: Trace Attempt  1	[0,00 s]
54.0.AD: Trace Attempt  1	[0,00 s]
54.0.AD: Trace Attempt  2	[0,00 s]
54.0.AD: Trace Attempt  3	[0,00 s]
54.0.AD: Trace Attempt  1	[0,00 s]
54.0.AD: Trace Attempt  2	[0,00 s]
54.0.AD: Trace Attempt  3	[0,00 s]
54.0.D: Trace Attempt  5	[0,01 s]
54.0.AD: Trace Attempt  4	[0,00 s]
54.0.AD: Trace Attempt  5	[0,00 s]
54.0.AD: Trace Attempt  1	[0,01 s]
54.0.AD: Trace Attempt  2	[0,01 s]
54.0.AD: Trace Attempt  3	[0,01 s]
54.0.AD: Trace Attempt  4	[0,01 s]
54.0.AD: Trace Attempt  5	[0,01 s]
54.0.AD: Trace Attempt  1	[0,04 s]
54.0.AD: Trace Attempt  2	[0,04 s]
54.0.AD: Trace Attempt  3	[0,04 s]
54.0.AD: Trace Attempt  4	[0,04 s]
54.0.AD: Trace Attempt  5	[0,04 s]
54.0.AD: Trace Attempt  1	[0,10 s]
54.0.AD: Trace Attempt  2	[0,10 s]
54.0.AD: Trace Attempt  3	[0,10 s]
54.0.AD: Trace Attempt  4	[0,11 s]
54.0.AD: Trace Attempt  5	[0,11 s]
54.0.AD: Stopped processing property "property:34"	[13,23 s].
54.0.AD: Morphing to M
54.0.AD: Trace Attempt 23	[0,20 s]
54.0.AD: All properties determined. [0,00 s]
54.0.AD: Exited with Success (@ 0,00 s)
54.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.M: Starting proof for property "property:34"	[0,00 s].
54.0.M: Trace Attempt  1	[0,00 s]
54.0.M: Trace Attempt  2	[0,00 s]
54.0.M: Trace Attempt  3	[0,01 s]
54.0.D: Stopped processing property "property:34"	[13,25 s].
54.0.D: Morphing to B
54.0.D: Trace Attempt 23	[0,22 s]
54.0.D: All properties determined. [0,00 s]
54.0.D: Exited with Success (@ 0,00 s)
54.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.B: Starting proof for property "property:34"	[0,00 s].
54.0.B: Trace Attempt  1	[0,00 s]
54.0.B: Trace Attempt  2	[0,00 s]
54.0.B: Trace Attempt  3	[0,00 s]
54.0.B: Trace Attempt  4	[0,00 s]
54.0.B: Trace Attempt  5	[0,01 s]
54.0.M: Trace Attempt  5	[0,01 s]
54.0.B: Stopped processing property "property:34"	[21,72 s].
54.0.B: Morphing to Tri
54.0.B: Trace Attempt 23	[0,03 s]
54.0.B: All properties determined. [0,00 s]
54.0.B: Exited with Success (@ 0,00 s)
54.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.Tri: Starting proof for property "property:34"	[0,00 s].
54.0.Tri: Trace Attempt  1	[0,00 s]
54.0.M: Stopped processing property "property:34"	[21,76 s].
54.0.M: Morphing to AMcustom2
54.0.M: Trace Attempt 23	[0,20 s]
54.0.M: All properties determined. [0,00 s]
54.0.M: Exited with Success (@ 0,00 s)
54.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
54.0.AMcustom2: Starting proof for property "property:34"	[0,00 s].
54.0.AMcustom2: Trace Attempt  1	[0,00 s]
54.0.AMcustom2: Trace Attempt  2	[0,00 s]
54.0.AMcustom2: Trace Attempt  3	[0,00 s]
54.0.AMcustom2: Trace Attempt  1	[0,00 s]
54.0.AMcustom2: Trace Attempt  2	[0,00 s]
54.0.AMcustom2: Trace Attempt  3	[0,00 s]
54.0.AMcustom2: Trace Attempt  4	[0,00 s]
54.0.AMcustom2: Trace Attempt  5	[0,01 s]
54.0.Tri:    0.00" ---- Launching main thread ----
54.0.AMcustom2: Trace Attempt  1	[0,03 s]
54.0.AMcustom2: Trace Attempt  2	[0,03 s]
54.0.AMcustom2: Trace Attempt  3	[0,03 s]
54.0.Tri:    0.02" ---- Launching abstraction thread ----
54.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
54.0.Tri: Trace Attempt  2	[0,11 s]
54.0.Tri: Trace Attempt  3	[0,11 s]
54.0.Tri: Trace Attempt  4	[0,11 s]
54.0.Tri: Trace Attempt  5	[0,11 s]
54.0.AMcustom2: Refinement: Adding 1 assumptions
54.0.AMcustom2: Trace Attempt  1	[0,21 s]
54.0.AMcustom2: Trace Attempt  2	[0,21 s]
54.0.AMcustom2: Trace Attempt  3	[0,21 s]
54.0.AMcustom2: Trace Attempt  1	[0,21 s]
54.0.AMcustom2: Trace Attempt  2	[0,21 s]
54.0.AMcustom2: Trace Attempt  3	[0,21 s]
54.0.AMcustom2: Trace Attempt  4	[0,21 s]
54.0.AMcustom2: Trace Attempt  5	[0,21 s]
54.0.AMcustom2: Refinement: Adding 1 assumptions
54.0.AMcustom2: Trace Attempt  1	[0,43 s]
54.0.AMcustom2: Trace Attempt  2	[0,43 s]
54.0.AMcustom2: Trace Attempt  3	[0,43 s]
54.0.AMcustom2: Trace Attempt  1	[0,43 s]
54.0.AMcustom2: Trace Attempt  2	[0,43 s]
54.0.AMcustom2: Trace Attempt  3	[0,43 s]
54.0.AMcustom2: Trace Attempt  4	[0,43 s]
54.0.AMcustom2: Trace Attempt  5	[0,43 s]
54.0.Tri:    0.85" Simplification phase 1 complete
54.0.Tri:    0.88" Simplification phase 2 complete
54.0.Tri:    1.35" Simplification phase 3 complete
54.0.Tri:    1.35" ---- Completed simplification thread ----
54.0.Tri:    1.36" ---- Restarting main thread on simplified netlist ----
54.0.Tri:    1.38" ---- Restarting abstraction thread on simplified netlist ----
[formal] % assume -disable formal::assume:14
ERROR (EPF087): Assume "disable" in task from property "assume:14" is not allowed while a background proof is in progress.


INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 54: Initiating shutdown of proof [96,32]
54.0.AMcustom2: Stopped processing property "property:34"	[7,41 s].
54.0.AMcustom2: Trace Attempt 23	[0,51 s]
54.0.AMcustom2: Interrupted. [88,54 s]
54.0.AMcustom2: Exited with Success (@ 96,34 s)
54.0.Tri: Stopped processing property "property:34"	[7,45 s].
54.0.Tri: Trace Attempt 23	[0,13 s]
54.0.Tri: Interrupted. [88,84 s]
54.0.Tri: Exited with Success (@ 96,36 s)
54: ProofGrid usable level: 0
54: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    10
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.05       96.32        0.00       99.95 %
    AMcustom2        0.04       96.15        0.00       99.95 %
    all        0.04       96.24        0.00       99.95 %

    Data read    : 18.58 kiB
    Data written : 8.30 kiB

54: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.
[formal] % assume -bound 1 -name {formal::assume:14} {not w_inc_error_counter} -type temporary -update_db -replace;
assume:14


[formal] % assume {not w_inc_error_counter
dd
}
ERROR (ENL063): Syntax error near "dd" in expression "not w_inc_error_counter
dd
".


[formal] % assume {not w_inc_error_counter |=> w_inc_error_counter}
INFO (IPM005): The name "formal::assume:15" is assigned to assumption "not w_inc_error_counter |=> w_inc_error_counter".
assume:15
[formal] % assume -remove formal::assume:15
formal::assume:15
[formal] % assume {not w_inc_error_counter |=> w_inc_error_counter} -bound 2
INFO (IPM005): The name "formal::assume:16" is assigned to assumption "not w_inc_error_counter |=> w_inc_error_counter".
assume:16
[formal] % prove -bg -property {formal::property:34}
background 55
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 55:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
55: Using multistage preprocessing
55: Starting reduce
55: Finished reduce in 0.001s
55.0.PRE: Performing Proof Simplification...
55.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.N: Proof Simplification Iteration 1	[0.00 s]
55.0.N: Proof Simplification Iteration 2	[0.01 s]
55.0.N: Proof Simplification Iteration 3	[0.01 s]
55.0.N: Proof Simplification Iteration 4	[0.01 s]
55.0.N: Proof Simplification Iteration 5	[0.01 s]
55.0.N: Proof Simplification Iteration 6	[0.01 s]
55.0.N: Proof Simplification Iteration 7	[0.01 s]
55.0.N: Proof Simplification Iteration 8	[0.01 s]
55.0.N: Proof Simplification Iteration 9	[0.01 s]
55.0.N: Proof Simplification Iteration 10	[0.01 s]
55.0.N: Proof Simplification Iteration 11	[0.02 s]
55.0.N: Proof Simplification Iteration 12	[0.02 s]
55.0.N: Proof Simplification Iteration 13	[0.02 s]
55.0.PRE: Proof Simplification completed in 0,03 s
55: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
55: =============================== ProofGrid start ===============================
55: ProofGrid usable level: 1
55: ProofGrid is starting event handling
55.0.AM: Proofgrid shell started at 31296@optmaS1(local) jg_23313_optmaS1_125
55.0.N: Proofgrid shell started at 31295@optmaS1(local) jg_23313_optmaS1_125
55.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.AM: Last scan. Per property time limit: 0s
55.0.AM: Starting proof for property "property:34"	[0,00 s].
55.0.N: Last scan. Per property time limit: 0s
55.0.N: Starting proof for property "property:34"	[0,00 s].
55.0.AM: Trace Attempt  1	[0,00 s]
55.0.N: Trace Attempt  1	[0,00 s]
55.0.N: Trace Attempt  2	[0,00 s]
55.0.N: Trace Attempt  3	[0,00 s]
55.0.AM: Trace Attempt  1	[0,00 s]
55.0.AM: Trace Attempt  2	[0,00 s]
55.0.AM: Trace Attempt  3	[0,00 s]
55.0.AM: Trace Attempt  1	[0,00 s]
55.0.AM: Trace Attempt  2	[0,00 s]
55.0.AM: Trace Attempt  3	[0,00 s]
55.0.N: Trace Attempt  3	[0,00 s]
55.0.AM: Trace Attempt  4	[0,00 s]
55.0.N: Trace Attempt  4	[0,00 s]
55.0.AM: Trace Attempt  5	[0,01 s]
55.0.N: Trace Attempt  4	[0,01 s]
55.0.AM: Trace Attempt  1	[0,01 s]
55.0.N: Trace Attempt  5	[0,01 s]
55.0.AM: Trace Attempt  2	[0,01 s]
55.0.AM: Trace Attempt  3	[0,01 s]
55.0.AM: Trace Attempt  4	[0,01 s]
55.0.AM: Trace Attempt  1	[0,03 s]
55.0.AM: Trace Attempt  2	[0,03 s]
55.0.AM: Trace Attempt  3	[0,03 s]
55.0.AM: Trace Attempt  4	[0,03 s]
[formal] % w_error_counter = 1 and  o_syndrome = 0 and $past(DUT.RS_CHIEN_FORNEY_INST.w_has_error) and o_valid and $past(DUT.RS_CHIEN_FORNEY_INST.w_select_input) |-> w_consume_error
can't read "past(DUT.RS_CHIEN_FORNEY_INST.w_has_error)": no such variable

55.0.N: Stopped processing property "property:34"	[21,98 s].
55.0.N: Morphing to B
55.0.N: Trace Attempt 23	[0,07 s]
55.0.N: All properties determined. [0,00 s]
55.0.N: Exited with Success (@ 0,00 s)
55.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.B: Starting proof for property "property:34"	[0,00 s].
55.0.B: Trace Attempt  1	[0,00 s]
55.0.B: Trace Attempt  2	[0,00 s]
55.0.B: Trace Attempt  3	[0,00 s]
55.0.B: Trace Attempt  4	[0,00 s]
55.0.B: Trace Attempt  5	[0,01 s]
55.0.AM: Stopped processing property "property:34"	[21,99 s].
55.0.AM: Morphing to Tri
55.0.AM: Trace Attempt 23	[0,07 s]
55.0.AM: All properties determined. [0,00 s]
55.0.AM: Exited with Success (@ 0,00 s)
55.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.Tri: Starting proof for property "property:34"	[0,00 s].
55.0.Tri: Trace Attempt  1	[0,00 s]
55.0.Tri:    0.00" ---- Launching main thread ----
55.0.Tri:    0.02" ---- Launching abstraction thread ----
55.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
55.0.Tri: Trace Attempt  2	[0,11 s]
55.0.Tri: Trace Attempt  3	[0,11 s]
55.0.Tri: Trace Attempt  4	[0,11 s]
55.0.Tri: Trace Attempt  5	[0,11 s]
55.0.Tri:    1.61" Simplification phase 1 complete
55.0.Tri:    1.65" Simplification phase 2 complete
55.0.Tri:    1.71" Simplification phase 3 complete
55.0.Tri:    1.71" ---- Completed simplification thread ----
55.0.Tri:    1.71" ---- Restarting main thread on simplified netlist ----
55.0.Tri:    1.73" ---- Restarting abstraction thread on simplified netlist ----
[formal] % cover {w_error_counter = 2 and  o_syndrome = 0 and DUT.RS_CHIEN_FORNEY_INST.w_has_error and o_valid |-> w_consume_error}
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:13" is assigned to cover "w_error_counter = 2 and  o_syndrome = 0 and DUT.RS_CHIEN_FORNEY_INST.w_has_error and o_valid |-> w_consume_error".
cover:13
[formal] % prove -bg -property {formal::cover:13}
background 56
INFO (IPF036): Starting proof on task: "formal", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 56:
    orchestration                 = on (auto)
    time_limit                    = 720000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 30
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
56: Using multistage preprocessing
56: Starting reduce
56: Finished reduce in 0.001s
56.0.PRE: Performing Proof Simplification...
56.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
56.0.N: Proof Simplification Iteration 1	[0.00 s]
56.0.N: Proof Simplification Iteration 2	[0.00 s]
56.0.N: Proof Simplification Iteration 3	[0.00 s]
56.0.N: Proof Simplification Iteration 4	[0.00 s]
56.0.N: Proof Simplification Iteration 5	[0.00 s]
56.0.N: Proof Simplification Iteration 6	[0.00 s]
56.0.N: Proof Simplification Iteration 7	[0.00 s]
56.0.N: Proof Simplification Iteration 8	[0.00 s]
56.0.N: Proof Simplification Iteration 9	[0.00 s]
56.0.N: Proof Simplification Iteration 10	[0.01 s]
56.0.N: Proof Simplification Iteration 11	[0.01 s]
56.0.N: Proof Simplification Iteration 12	[0.01 s]
56.0.N: Proof Simplification Iteration 13	[0.01 s]
56.0.PRE: Proof Simplification completed in 0,02 s
56: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
56: =============================== ProofGrid start ===============================
56: ProofGrid usable level: 1
56: ProofGrid is starting event handling
56.0.B: Proofgrid shell started at 32499@optmaS1(local) jg_23313_optmaS1_126
56.0.N: Proofgrid shell started at 32498@optmaS1(local) jg_23313_optmaS1_126
56.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
56.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
56.0.B: Last scan. Per property time limit: 0s
56.0.B: Starting proof for property "cover:13"	[0,00 s].
56.0.N: Last scan. Per property time limit: 0s
56.0.N: Starting proof for property "cover:13"	[0,00 s].
56.0.N: Trace Attempt  1	[0,00 s]
56.0.N: Trace Attempt  2	[0,00 s]
56.0.B: Trace Attempt  1	[0,00 s]
56.0.N: Trace Attempt  3	[0,00 s]
56.0.B: Trace Attempt  2	[0,00 s]
56.0.N: Trace Attempt  3	[0,00 s]
56.0.B: Trace Attempt  3	[0,00 s]
56.0.N: Trace Attempt  4	[0,00 s]
56.0.B: Trace Attempt  4	[0,01 s]
56.0.N: Trace Attempt  4	[0,01 s]
56.0.B: Trace Attempt  5	[0,01 s]
56.0.N: Trace Attempt  5	[0,01 s]
56.0.N: Trace Attempt  5	[0,01 s]
56.0.N: Requesting engine job to stop
56.0.B: Requesting engine job to stop
INFO (IPF144): 56: Initiating shutdown of proof [0,07]
56.0.B: Trace Attempt 24	[0,06 s]
56.0.B: A trace with 24 cycles was found. [0,07 s]
INFO (IPF047): 56.0.B: The cover property "cover:13" was covered in 24 cycles in 0.08 s.
56.0.B: Stopped processing property "cover:13"	[0,08 s].
56.0.B: All properties determined. [0,07 s]
56.0.N: Stopped processing property "cover:13"	[0,08 s].
56.0.N: Trace Attempt 18	[0,06 s]
56.0.N: All properties determined. [0,06 s]
56.0.N: Exited with Success (@ 0,07 s)
56: ProofGrid usable level: 0
56.0.B: Exited with Success (@ 0,07 s)
56: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.07        0.00       58.92 %
      B        0.05        0.07        0.00       59.56 %
    all        0.05        0.07        0.00       59.24 %

    Data read    : 9.42 kiB
    Data written : 1.46 kiB

56: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "formal" for proof thread 56
[formal] % visualize -property formal::cover:13 -new_window
INFO (IVS015): Setting Visualize task to "formal".
INFO (IVS008): Expanding analysis region to enable visualization of "formal::cover:13".
covered
55.0.B: Stopped processing property "property:34"	[22,35 s].
55.0.B: Morphing to Hts
55.0.B: Trace Attempt 23	[0,03 s]
55.0.B: All properties determined. [0,00 s]
55.0.B: Exited with Success (@ 0,00 s)
55.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.Hts: Starting proof for property "property:34"	[0,00 s].
55.0.Hts: Trace Attempt  1	[0,00 s]
55.0.Hts: Trace Attempt  2	[0,00 s]
55.0.Hts: Trace Attempt  3	[0,00 s]
55.0.Hts: Trace Attempt  4	[0,00 s]
55.0.Hts: Trace Attempt  5	[0,00 s]
55.0.Tri: Stopped processing property "property:34"	[22,46 s].
55.0.Tri: Morphing to I
55.0.Tri: Trace Attempt 23	[0,13 s]
55.0.Tri: All properties determined. [0,00 s]
55.0.Tri: Exited with Success (@ 0,00 s)
55.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.I: Starting proof for property "property:34"	[0,00 s].
55.0.I: Trace Attempt 19	[0,02 s]
55.0.Hts: Stopped processing property "property:34"	[21,29 s].
55.0.Hts: Morphing to D
55.0.Hts: Trace Attempt 23	[0,01 s]
55.0.Hts: All properties determined. [0,00 s]
55.0.Hts: Exited with Success (@ 0,00 s)
55.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.D: Starting proof for property "property:34"	[0,00 s].
55.0.D: Trace Attempt  1	[0,00 s]
55.0.D: Trace Attempt  2	[0,00 s]
55.0.D: Trace Attempt  3	[0,01 s]
55.0.D: Trace Attempt  4	[0,01 s]
55.0.I: Stopped processing property "property:34"	[21,17 s].
55.0.I: Morphing to AD
55.0.I: Trace Attempt 23	[0,14 s]
55.0.I: All properties determined. [0,00 s]
55.0.I: Exited with Success (@ 0,00 s)
55.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.AD: Starting proof for property "property:34"	[0,00 s].
55.0.AD: Trace Attempt  1	[0,00 s]
55.0.AD: Trace Attempt  1	[0,00 s]
55.0.AD: Trace Attempt  2	[0,00 s]
55.0.AD: Trace Attempt  3	[0,00 s]
55.0.D: Trace Attempt  5	[0,01 s]
55.0.AD: Trace Attempt  1	[0,00 s]
55.0.AD: Trace Attempt  2	[0,00 s]
55.0.AD: Trace Attempt  3	[0,00 s]
55.0.AD: Trace Attempt  4	[0,00 s]
55.0.AD: Trace Attempt  5	[0,01 s]
55.0.AD: Trace Attempt  1	[0,01 s]
55.0.AD: Trace Attempt  2	[0,01 s]
55.0.AD: Trace Attempt  3	[0,01 s]
55.0.AD: Trace Attempt  4	[0,01 s]
55.0.AD: Trace Attempt  5	[0,01 s]
55.0.AD: Trace Attempt  1	[0,04 s]
55.0.AD: Trace Attempt  2	[0,04 s]
55.0.AD: Trace Attempt  3	[0,04 s]
55.0.AD: Trace Attempt  4	[0,04 s]
55.0.AD: Trace Attempt  5	[0,05 s]
55.0.D: Stopped processing property "property:34"	[20,78 s].
55.0.D: Morphing to Hts
55.0.D: Trace Attempt 23	[0,23 s]
55.0.D: All properties determined. [0,00 s]
55.0.D: Exited with Success (@ 0,00 s)
55.0.Hts: Starting proof for property "property:34"	[0,00 s].
55.0.Hts: Trace Attempt  1	[0,00 s]
55.0.Hts: Trace Attempt  2	[0,00 s]
55.0.Hts: Trace Attempt  3	[0,00 s]
55.0.Hts: Trace Attempt  4	[0,00 s]
55.0.Hts: Trace Attempt  5	[0,00 s]
55.0.AD: Stopped processing property "property:34"	[20,78 s].
55.0.AD: Morphing to M
55.0.AD: Trace Attempt 23	[0,12 s]
55.0.AD: All properties determined. [0,00 s]
55.0.AD: Exited with Success (@ 0,00 s)
55.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.M: Starting proof for property "property:34"	[0,00 s].
55.0.M: Trace Attempt  1	[0,00 s]
55.0.M: Trace Attempt  2	[0,00 s]
55.0.M: Trace Attempt  3	[0,01 s]
55.0.M: Trace Attempt  4	[0,01 s]
55.0.M: Stopped processing property "property:34"	[21,67 s].
55.0.M: Morphing to AMcustom2
55.0.M: Trace Attempt 23	[1,12 s]
55.0.M: All properties determined. [0,00 s]
55.0.M: Exited with Success (@ 0,00 s)
55.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.AMcustom2: Starting proof for property "property:34"	[0,00 s].
55.0.AMcustom2: Trace Attempt  1	[0,00 s]
55.0.AMcustom2: Trace Attempt  2	[0,00 s]
55.0.AMcustom2: Trace Attempt  3	[0,00 s]
55.0.AMcustom2: Trace Attempt  1	[0,00 s]
55.0.AMcustom2: Trace Attempt  2	[0,00 s]
55.0.AMcustom2: Trace Attempt  3	[0,00 s]
55.0.AMcustom2: Trace Attempt  4	[0,00 s]
55.0.AMcustom2: Trace Attempt  5	[0,00 s]
55.0.AMcustom2: Trace Attempt  1	[0,02 s]
55.0.AMcustom2: Trace Attempt  2	[0,02 s]
55.0.AMcustom2: Trace Attempt  3	[0,03 s]
55.0.AMcustom2: Trace Attempt  4	[0,03 s]
55.0.AMcustom2: Refinement: Adding 1 assumptions
55.0.AMcustom2: Trace Attempt  1	[0,22 s]
55.0.AMcustom2: Trace Attempt  2	[0,22 s]
55.0.AMcustom2: Trace Attempt  3	[0,22 s]
55.0.AMcustom2: Trace Attempt  1	[0,22 s]
55.0.AMcustom2: Trace Attempt  2	[0,22 s]
55.0.AMcustom2: Trace Attempt  3	[0,22 s]
55.0.AMcustom2: Trace Attempt  4	[0,22 s]
55.0.AMcustom2: Trace Attempt  5	[0,22 s]
55.0.AMcustom2: Refinement: Adding 1 assumptions
55.0.AMcustom2: Trace Attempt  1	[0,46 s]
55.0.AMcustom2: Trace Attempt  2	[0,46 s]
55.0.AMcustom2: Trace Attempt  3	[0,46 s]
55.0.AMcustom2: Trace Attempt  1	[0,46 s]
55.0.AMcustom2: Trace Attempt  2	[0,46 s]
55.0.AMcustom2: Trace Attempt  3	[0,46 s]
55.0.AMcustom2: Trace Attempt  4	[0,46 s]
55.0.AMcustom2: Trace Attempt  5	[0,46 s]
55.0.AMcustom2: Refinement: Adding 1 assumptions
55.0.AMcustom2: Trace Attempt  1	[0,59 s]
55.0.AMcustom2: Trace Attempt  2	[0,59 s]
55.0.AMcustom2: Trace Attempt  3	[0,59 s]
55.0.AMcustom2: Trace Attempt  1	[0,59 s]
55.0.AMcustom2: Trace Attempt  2	[0,59 s]
55.0.AMcustom2: Trace Attempt  3	[0,59 s]
55.0.AMcustom2: Trace Attempt  4	[0,59 s]
55.0.AMcustom2: Trace Attempt  5	[0,59 s]
55.0.Hts: Stopped processing property "property:34"	[45,38 s].
55.0.Hts: Morphing to D
55.0.Hts: Trace Attempt 23	[0,01 s]
55.0.Hts: All properties determined. [0,00 s]
55.0.Hts: Exited with Success (@ 0,00 s)
55.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.D: Starting proof for property "property:34"	[0,00 s].
55.0.AMcustom2: Stopped processing property "property:34"	[23,70 s].
55.0.AMcustom2: Morphing to Ncustom3
55.0.AMcustom2: Trace Attempt 23	[0,67 s]
55.0.AMcustom2: All properties determined. [0,00 s]
55.0.AMcustom2: Exited with Success (@ 0,00 s)
55.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.Ncustom3: Starting proof for property "property:34"	[0,00 s].
55.0.Ncustom3: Trace Attempt  1	[0,00 s]
55.0.Ncustom3: Trace Attempt  2	[0,00 s]
55.0.Ncustom3: Trace Attempt  3	[0,00 s]
55.0.Ncustom3: Trace Attempt  4	[0,00 s]
55.0.Ncustom3: Trace Attempt  5	[0,00 s]
55.0.D: Trace Attempt 23	[0,01 s]
55.0.Ncustom3: Stopped processing property "property:34"	[21,55 s].
55.0.Ncustom3: Morphing to K
55.0.Ncustom3: Trace Attempt 23	[0,01 s]
55.0.Ncustom3: All properties determined. [0,00 s]
55.0.Ncustom3: Exited with Success (@ 0,00 s)
55.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.K: Starting proof for property "property:34"	[0,00 s].
55.0.K: Trace Attempt 23	[0,02 s]
55.0.D: Stopped processing property "property:34"	[64,17 s].
55.0.D: Morphing to I
55.0.D: All properties determined. [0,00 s]
55.0.D: Exited with Success (@ 0,00 s)
55.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.I: Starting proof for property "property:34"	[0,00 s].
55.0.I: Trace Attempt 23	[0,01 s]
55.0.K: Stopped processing property "property:34"	[42,63 s].
55.0.K: Morphing to AB
55.0.K: All properties determined. [0,00 s]
55.0.K: Exited with Success (@ 0,00 s)
55.0.AB: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.AB: Starting proof for property "property:34"	[0,00 s].
55.0.AB: Trace Attempt  1	[0,00 s]
55.0.AB: Trace Attempt  1	[0,00 s]
55.0.AB: Trace Attempt  2	[0,00 s]
55.0.AB: Trace Attempt  3	[0,00 s]
55.0.AB: Trace Attempt  1	[0,00 s]
55.0.AB: Trace Attempt  2	[0,00 s]
55.0.AB: Trace Attempt  3	[0,00 s]
55.0.AB: Trace Attempt  4	[0,00 s]
55.0.AB: Trace Attempt  5	[0,00 s]
55.0.AB: Trace Attempt  1	[0,01 s]
55.0.AB: Trace Attempt  2	[0,01 s]
55.0.AB: Trace Attempt  3	[0,01 s]
55.0.AB: Trace Attempt  4	[0,01 s]
55.0.AB: Trace Attempt  5	[0,01 s]
55.0.AB: Trace Attempt  1	[0,03 s]
55.0.AB: Trace Attempt  2	[0,03 s]
55.0.AB: Trace Attempt  3	[0,03 s]
55.0.AB: Trace Attempt  4	[0,03 s]
55.0.AB: Trace Attempt  5	[0,03 s]
55.0.AB: Trace Attempt  1	[106,17 s]
55.0.AB: Trace Attempt  2	[106,17 s]
55.0.AB: Trace Attempt  3	[106,17 s]
55.0.AB: Trace Attempt  4	[106,17 s]
55.0.AB: Trace Attempt  5	[106,17 s]
55.0.I: Stopped processing property "property:34"	[106,75 s].
55.0.I: Morphing to N
55.0.I: All properties determined. [0,00 s]
55.0.I: Exited with Success (@ 0,00 s)
55.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.N: Starting proof for property "property:34"	[0,00 s].
55.0.AB: Stopped processing property "property:34"	[106,73 s].
55.0.AB: Morphing to AD
55.0.AB: Trace Attempt 23	[106,17 s]
55.0.AB: All properties determined. [0,00 s]
55.0.AB: Exited with Success (@ 0,00 s)
55.0.AD: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.AD: Starting proof for property "property:34"	[0,00 s].
55.0.AD: Trace Attempt  1	[0,00 s]
55.0.AD: Trace Attempt  1	[0,00 s]
55.0.AD: Trace Attempt  2	[0,00 s]
55.0.AD: Trace Attempt  3	[0,00 s]
55.0.AD: Trace Attempt  1	[0,00 s]
55.0.AD: Trace Attempt  2	[0,00 s]
55.0.AD: Trace Attempt  3	[0,00 s]
55.0.AD: Trace Attempt  4	[0,00 s]
55.0.AD: Trace Attempt  5	[0,01 s]
55.0.AD: Trace Attempt  1	[0,01 s]
55.0.AD: Trace Attempt  2	[0,01 s]
55.0.AD: Trace Attempt  3	[0,01 s]
55.0.N: Trace Attempt 23	[0,02 s]
55.0.AD: Trace Attempt  4	[0,01 s]
55.0.AD: Trace Attempt  5	[0,02 s]
55.0.AD: Trace Attempt  1	[0,04 s]
55.0.AD: Trace Attempt  2	[0,04 s]
55.0.AD: Trace Attempt  3	[0,05 s]
55.0.AD: Trace Attempt  4	[0,05 s]
55.0.AD: Trace Attempt  5	[0,05 s]
55.0.AD: Trace Attempt  1	[106,38 s]
55.0.AD: Trace Attempt  2	[106,38 s]
55.0.AD: Trace Attempt  3	[106,38 s]
55.0.AD: Trace Attempt  4	[106,38 s]
55.0.AD: Trace Attempt  5	[106,39 s]
55.0.N: Trace Attempt 24	[296,76 s]
55.0.N: Stopped processing property "property:34"	[394,92 s].
55.0.N: Morphing to B
55.0.N: Trace Attempt 24	[296,78 s]
55.0.N: All properties determined. [0,00 s]
55.0.N: Exited with Success (@ 0,00 s)
55.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.B: Starting proof for property "property:34"	[0,00 s].
55.0.B: Trace Attempt  1	[0,00 s]
55.0.B: Trace Attempt  2	[0,00 s]
55.0.B: Trace Attempt  3	[0,00 s]
55.0.B: Trace Attempt  4	[0,00 s]
55.0.B: Trace Attempt  5	[0,01 s]
55.0.AD: Stopped processing property "property:34"	[406,25 s].
55.0.AD: Morphing to AM
55.0.AD: Trace Attempt 23	[106,59 s]
55.0.AD: All properties determined. [0,00 s]
55.0.AD: Exited with Success (@ 0,00 s)
55.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.AM: Starting proof for property "property:34"	[0,00 s].
55.0.AM: Trace Attempt  1	[0,00 s]
55.0.AM: Trace Attempt  1	[0,00 s]
55.0.AM: Trace Attempt  2	[0,00 s]
55.0.AM: Trace Attempt  3	[0,00 s]
55.0.AM: Trace Attempt  1	[0,00 s]
55.0.AM: Trace Attempt  2	[0,00 s]
55.0.AM: Trace Attempt  3	[0,00 s]
55.0.AM: Trace Attempt  4	[0,00 s]
55.0.AM: Trace Attempt  5	[0,01 s]
55.0.AM: Trace Attempt  1	[0,01 s]
55.0.AM: Trace Attempt  2	[0,01 s]
55.0.AM: Trace Attempt  3	[0,01 s]
55.0.AM: Trace Attempt  4	[0,01 s]
55.0.AM: Trace Attempt  1	[0,03 s]
55.0.AM: Trace Attempt  2	[0,03 s]
55.0.AM: Trace Attempt  3	[0,03 s]
55.0.AM: Trace Attempt  4	[0,03 s]
55.0.B: Trace Attempt 24	[82,70 s]
55.0.AM: Trace Attempt  1	[99,33 s]
55.0.AM: Trace Attempt  2	[99,33 s]
55.0.AM: Trace Attempt  3	[99,34 s]
55.0.AM: Trace Attempt  4	[99,34 s]
55.0.AM: Trace Attempt  5	[99,34 s]
55.0.B: Trace Attempt 26	[128,54 s]
55.0.B: Trace Attempt 27	[173,97 s]
55.0.B: Stopped processing property "property:34"	[240,05 s].
55.0.B: Morphing to Tri
55.0.B: All properties determined. [0,00 s]
55.0.B: Exited with Success (@ 0,00 s)
55.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.Tri: Starting proof for property "property:34"	[0,00 s].
55.0.Tri: Trace Attempt  1	[0,00 s]
55.0.Tri:    0.00" ---- Launching main thread ----
55.0.Tri:    0.02" ---- Launching abstraction thread ----
55.0.Tri:    0.02" ---- Launching multi-phase simplification thread ----
55.0.AM: Stopped processing property "property:34"	[228,80 s].
55.0.AM: Morphing to Ncustom3
55.0.AM: Trace Attempt 23	[99,72 s]
55.0.AM: All properties determined. [0,00 s]
55.0.AM: Exited with Success (@ 0,00 s)
55.0.Ncustom3: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.Ncustom3: Starting proof for property "property:34"	[0,00 s].
55.0.Ncustom3: Trace Attempt  1	[0,00 s]
55.0.Tri: Trace Attempt  2	[0,08 s]
55.0.Tri: Trace Attempt  3	[0,08 s]
55.0.Tri: Trace Attempt  4	[0,08 s]
55.0.Tri: Trace Attempt  5	[0,08 s]
55.0.Ncustom3: Trace Attempt  2	[0,00 s]
55.0.Ncustom3: Trace Attempt  3	[0,00 s]
55.0.Ncustom3: Trace Attempt  4	[0,00 s]
55.0.Ncustom3: Trace Attempt  5	[0,00 s]
55.0.Tri:    0.84" Simplification phase 1 complete
55.0.Tri:    0.87" Simplification phase 2 complete
55.0.Tri:    1.45" Simplification phase 3 complete
   1.45" ---- Completed simplification thread ----
55.0.Tri:    1.45" ---- Restarting main thread on simplified netlist ----
55.0.Tri:    1.47" ---- Restarting abstraction thread on simplified netlist ----
55.0.Ncustom3: Trace Attempt 24	[73,03 s]
55.0.Ncustom3: Trace Attempt 25	[315,04 s]
55.0.Ncustom3: Trace Attempt  1	[315,05 s]
55.0.Ncustom3: Trace Attempt  2	[315,05 s]
55.0.Ncustom3: Trace Attempt  3	[315,05 s]
55.0.Ncustom3: Trace Attempt  4	[315,06 s]
55.0.Ncustom3: Trace Attempt  5	[315,06 s]
55.0.Ncustom3: Trace Attempt 24	[388,61 s]
55.0.Tri: Stopped processing property "property:34"	[449,61 s].
55.0.Tri: Morphing to D
55.0.Tri: Trace Attempt 23	[0,10 s]
55.0.Tri: All properties determined. [0,00 s]
55.0.Tri: Exited with Success (@ 0,00 s)
55.0.D: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.D: Starting proof for property "property:34"	[0,00 s].
55.0.Ncustom3: Stopped processing property "property:34"	[449,57 s].
55.0.Ncustom3: Morphing to M
55.0.Ncustom3: Trace Attempt 25	[389,27 s]
55.0.Ncustom3: All properties determined. [0,00 s]
55.0.Ncustom3: Exited with Success (@ 0,00 s)
55.0.M: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.M: Starting proof for property "property:34"	[0,00 s].
55.0.M: Trace Attempt  1	[0,00 s]
55.0.M: Trace Attempt  2	[0,00 s]
55.0.M: Trace Attempt  3	[0,01 s]
55.0.M: Trace Attempt  4	[0,01 s]
55.0.M: Stopped processing property "property:34"	[229,51 s].
55.0.M: Morphing to K
55.0.M: Trace Attempt 23	[1,19 s]
55.0.M: All properties determined. [0,00 s]
55.0.M: Exited with Success (@ 0,00 s)
55.0.K: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.K: Starting proof for property "property:34"	[0,00 s].
55.0.D: Stopped processing property "property:34"	[267,59 s].
55.0.D: Morphing to AMcustom2
55.0.D: Trace Attempt 23	[0,01 s]
55.0.D: All properties determined. [0,00 s]
55.0.D: Exited with Success (@ 0,00 s)
55.0.AMcustom2: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.AMcustom2: Starting proof for property "property:34"	[0,00 s].
55.0.AMcustom2: Trace Attempt  1	[0,00 s]
55.0.AMcustom2: Trace Attempt  2	[0,00 s]
55.0.AMcustom2: Trace Attempt  3	[0,00 s]
55.0.AMcustom2: Trace Attempt  1	[0,00 s]
55.0.AMcustom2: Trace Attempt  2	[0,00 s]
55.0.AMcustom2: Trace Attempt  3	[0,00 s]
55.0.AMcustom2: Trace Attempt  4	[0,00 s]
55.0.AMcustom2: Trace Attempt  5	[0,00 s]
55.0.AMcustom2: Trace Attempt  1	[0,02 s]
55.0.AMcustom2: Trace Attempt  2	[0,02 s]
55.0.AMcustom2: Trace Attempt  3	[0,02 s]
55.0.AMcustom2: Trace Attempt  4	[0,02 s]
55.0.AMcustom2: Refinement: Adding 1 assumptions
55.0.AMcustom2: Trace Attempt  1	[0,20 s]
55.0.AMcustom2: Trace Attempt  2	[0,20 s]
55.0.AMcustom2: Trace Attempt  3	[0,20 s]
55.0.AMcustom2: Trace Attempt  1	[0,20 s]
55.0.AMcustom2: Trace Attempt  2	[0,20 s]
55.0.AMcustom2: Trace Attempt  3	[0,20 s]
55.0.AMcustom2: Trace Attempt  4	[0,20 s]
55.0.AMcustom2: Trace Attempt  5	[0,21 s]
55.0.AMcustom2: Refinement: Adding 1 assumptions
55.0.AMcustom2: Trace Attempt  1	[0,44 s]
55.0.AMcustom2: Trace Attempt  2	[0,44 s]
55.0.AMcustom2: Trace Attempt  3	[0,44 s]
55.0.AMcustom2: Trace Attempt  1	[0,44 s]
55.0.AMcustom2: Trace Attempt  2	[0,44 s]
55.0.AMcustom2: Trace Attempt  3	[0,44 s]
55.0.AMcustom2: Trace Attempt  4	[0,45 s]
55.0.AMcustom2: Trace Attempt  5	[0,45 s]
55.0.AMcustom2: Refinement: Adding 1 assumptions
55.0.AMcustom2: Trace Attempt  1	[0,58 s]
55.0.AMcustom2: Trace Attempt  2	[0,58 s]
55.0.AMcustom2: Trace Attempt  3	[0,58 s]
55.0.AMcustom2: Trace Attempt  1	[0,58 s]
55.0.AMcustom2: Trace Attempt  2	[0,58 s]
55.0.AMcustom2: Trace Attempt  3	[0,58 s]
55.0.AMcustom2: Trace Attempt  4	[0,58 s]
55.0.AMcustom2: Trace Attempt  5	[0,58 s]
55.0.AMcustom2: Trace Attempt 24	[152,51 s]
55.0.K: Trace Attempt  1	[283,33 s]
55.0.K: Trace Attempt  2	[283,33 s]
55.0.K: Trace Attempt  3	[283,34 s]
55.0.K: Trace Attempt  4	[283,34 s]
55.0.K: Trace Attempt  5	[283,34 s]
55.0.AMcustom2: Trace Attempt 25	[248,41 s]
55.0.K: Trace Attempt 24	[375,27 s]
55.0.AMcustom2: Trace Attempt 26	[354,23 s]
55.0.K: Trace Attempt 26	[430,81 s]
55.0.K: Trace Attempt 27	[480,10 s]
55.0.AMcustom2: Trace Attempt 27	[480,47 s]
55.0.AMcustom2: Stopped processing property "property:34"	[493,98 s].
55.0.AMcustom2: Morphing to Hts
55.0.AMcustom2: All properties determined. [0,00 s]
55.0.AMcustom2: Exited with Success (@ 0,00 s)
55.0.Hts: Starting proof for property "property:34"	[0,00 s].
55.0.K: Stopped processing property "property:34"	[532,03 s].
55.0.K: Morphing to I
55.0.K: All properties determined. [0,00 s]
55.0.K: Exited with Success (@ 0,00 s)
55.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
55.0.Hts: Trace Attempt  1	[0,00 s]
55.0.Hts: Trace Attempt  2	[0,00 s]
55.0.Hts: Trace Attempt  3	[0,00 s]
55.0.I: Starting proof for property "property:34"	[0,00 s].
55.0.Hts: Trace Attempt  4	[0,00 s]
55.0.Hts: Trace Attempt  5	[0,00 s]
55.0.Hts: Trace Attempt 28	[69,15 s]
55.0.Hts: Trace Attempt 29	[148,09 s]
55.0.Hts: Trace Attempt 30	[257,51 s]
55.0.Hts: Stopped processing property "property:34"	[257,51 s].
55.0.Hts: Requesting engine job to stop
55.0.I: Requesting engine job to stop
INFO (IPF144): 55: Initiating shutdown of proof [2406,39]
55.0.Hts: Interrupted. [1956,07 s]
55.0.Hts: Exited with Success (@ 2406,52 s)
55: ProofGrid usable level: 0
55.0.I: Stopped processing property "property:34"	[258,98 s].
55.0.I: Trace Attempt 25	[0,01 s]
55.0.I: Interrupted. [2384,50 s]
55.0.I: Exited with Success (@ 2408,00 s)
55: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Hts        0.03     2367.43        0.00      100.00 %
      I        0.03     2394.60        0.00      100.00 %
    all        0.03     2381.01        0.00      100.00 %

    Data read    : 77.10 kiB
    Data written : 19.68 kiB

55: All pending notifications were processed.
No trace exists within specified max_length (30).
INFO (IPF059): Completed proof on task: "formal" for proof thread 55
