
---------- Begin Simulation Statistics ----------
simSeconds                                   0.046354                       # Number of seconds simulated (Second)
simTicks                                  46353663500                       # Number of ticks simulated (Tick)
finalTick                                 46353663500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1057.30                       # Real time elapsed on the host (Second)
hostTickRate                                 43841416                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     934068                       # Number of bytes of host memory used (Byte)
simInsts                                    139129131                       # Number of instructions simulated (Count)
simOps                                      245963708                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   131589                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     232633                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       185414655                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       56143683                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1236                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      56085632                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2057                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              572920                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           778608                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                336                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          184974330                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.303208                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.061154                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                165137593     89.28%     89.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6352986      3.43%     92.71% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4412146      2.39%     95.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2479473      1.34%     96.44% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2978570      1.61%     98.05% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1280591      0.69%     98.74% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1331330      0.72%     99.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   848408      0.46%     99.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   153233      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            184974330                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  13307      1.78%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   117      0.02%      1.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   106      0.01%      1.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   61      0.01%      1.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  18      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           680553     90.87%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                1      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     92.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1806      0.24%     92.93% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1253      0.17%     93.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             7007      0.94%     94.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           44662      5.96%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6915      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     28758033     51.28%     51.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          307      0.00%     51.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2931      0.01%     51.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4131482      7.37%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          536      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2658      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        26524      0.05%     58.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     58.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6359      0.01%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4207      0.01%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1822      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7135399     12.72%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           26      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3015632      5.38%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1005238      1.79%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       193446      0.34%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       185381      0.33%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      9227922     16.45%     95.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2380721      4.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      56085632                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.302488                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             748893                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.013353                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               239263412                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               27762234                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27082053                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 58633132                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                28955935                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        28882161                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   27144902                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    29682708                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         56053919                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      9415529                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    31713                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          11980647                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5252763                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2565118                       # Number of stores executed (Count)
system.cpu0.numRate                          0.302317                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1958                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         440325                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   30582077                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     55571993                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              6.062854                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         6.062854                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.164939                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.164939                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  44311867                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 19419646                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   36946168                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  23492971                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   32216074                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  14783218                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 23507399                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       9363686                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2571089                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129615                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128127                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5308129                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5254177                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9139                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2160992                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2157335                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998308                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  18968                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10550                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6425                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4125                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          892                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         465106                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            900                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9799                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    184906062                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.300542                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.377851                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      173131817     93.63%     93.63% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2812184      1.52%     95.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1120586      0.61%     95.76% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1475395      0.80%     96.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         812366      0.44%     97.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         327878      0.18%     97.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         283001      0.15%     97.33% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          37088      0.02%     97.35% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4905747      2.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    184906062                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            30582077                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              55571993                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   11830186                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9281257                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5216515                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28826455                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   38234945                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8855                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     28441815     51.18%     51.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          278      0.00%     51.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2641      0.00%     51.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4128260      7.43%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14137      0.03%     58.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3593      0.01%     58.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7130222     12.83%     71.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     71.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3007846      5.41%     76.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     76.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002642      1.80%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       135964      0.24%     78.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       168893      0.30%     79.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9145293     16.46%     95.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380036      4.28%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     55571993                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4905747                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      7171207                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          7171207                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      7171207                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         7171207                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4712273                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4712273                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4712273                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4712273                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 250893792743                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 250893792743                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 250893792743                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 250893792743                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     11883480                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     11883480                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     11883480                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     11883480                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.396540                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.396540                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.396540                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.396540                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 53242.626805                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 53242.626805                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 53242.626805                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 53242.626805                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     14415575                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         4875                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       171867                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     83.876340                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   187.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       314769                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           314769                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3643273                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3643273                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3643273                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3643273                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1069000                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1069000                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1069000                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1069000                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 107264176743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 107264176743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 107264176743                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 107264176743                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.089957                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.089957                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.089957                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.089957                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 100340.670480                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 100340.670480                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 100340.670480                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 100340.670480                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067704                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       756000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       756000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 17581.395349                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 17581.395349                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1980250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1980250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 46052.325581                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 46052.325581                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4921428                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4921428                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4413325                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4413325                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 218579642750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 218579642750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      9334753                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      9334753                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.472784                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.472784                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 49527.202903                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 49527.202903                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3643261                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3643261                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       770064                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       770064                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  75100388000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  75100388000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.082494                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.082494                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 97524.865466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 97524.865466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2249779                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2249779                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298948                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298948                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  32314149993                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  32314149993                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2548727                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2548727                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117293                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117293                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 108092.879006                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 108092.879006                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           12                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           12                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298936                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298936                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  32163788743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  32163788743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117288                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117288                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 107594.230012                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 107594.230012                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.647248                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             8240653                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068957                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              7.709059                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             153000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.647248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          140                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          883                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          24836805                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         24836805                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3205749                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            174253308                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4713639                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2788593                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 13041                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2153675                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1351                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              56239751                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6551                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4626531                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      30969760                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5308129                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2182728                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    180317582                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  28744                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                2055                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        13721                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4495898                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3418                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         184974330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.304594                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.446554                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               175633793     94.95%     94.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  906585      0.49%     95.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  419929      0.23%     95.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1336256      0.72%     96.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  199797      0.11%     96.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  297069      0.16%     96.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  292024      0.16%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  560901      0.30%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5327976      2.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           184974330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.028628                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.167030                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4492417                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4492417                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4492417                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4492417                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3481                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3481                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3481                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3481                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    240486248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    240486248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    240486248                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    240486248                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4495898                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4495898                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4495898                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4495898                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000774                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000774                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000774                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000774                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 69085.391554                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 69085.391554                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 69085.391554                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 69085.391554                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1310                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    109.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2223                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2223                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          744                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          744                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          744                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          744                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2737                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2737                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2737                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2737                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    194556749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    194556749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    194556749                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    194556749                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000609                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000609                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000609                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000609                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 71083.941907                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 71083.941907                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 71083.941907                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 71083.941907                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2223                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4492417                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4492417                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3481                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3481                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    240486248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    240486248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4495898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4495898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000774                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000774                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 69085.391554                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 69085.391554                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          744                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          744                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2737                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2737                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    194556749                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    194556749                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000609                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000609                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 71083.941907                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 71083.941907                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.617089                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4495153                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2736                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1642.965278                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.617089                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999252                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999252                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           66                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          331                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           8994532                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          8994532                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    13041                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  29293672                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                22911763                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              56144919                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1015                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 9363686                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2571089                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  572                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   253322                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                22642572                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           346                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2781                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8453                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               11234                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                55973359                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               55964214                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 40214143                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 65862718                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.301833                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.610575                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      11579                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  82429                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  79                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                346                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22160                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  36                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 58868                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9281257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            97.134768                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          159.729398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4679308     50.42%     50.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              147382      1.59%     52.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              589408      6.35%     58.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              670754      7.23%     65.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              195098      2.10%     67.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              117090      1.26%     68.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               75006      0.81%     69.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               57533      0.62%     70.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               49913      0.54%     70.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               53439      0.58%     71.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             50553      0.54%     72.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             48692      0.52%     72.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             52905      0.57%     73.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             53480      0.58%     73.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             60448      0.65%     74.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             57394      0.62%     74.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             24194      0.26%     75.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             13433      0.14%     75.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             18122      0.20%     75.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             17971      0.19%     75.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             14569      0.16%     75.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             13807      0.15%     76.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             12004      0.13%     76.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             13345      0.14%     76.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            134806      1.45%     77.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            134607      1.45%     79.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            265575      2.86%     82.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            261894      2.82%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            275427      2.97%     87.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            262067      2.82%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          861033      9.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9281257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                9347443                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2565144                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13061                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5062                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4498013                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2375                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 13041                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4205941                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               62456834                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8268                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  6183679                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            112106567                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              56203119                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1611098                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               5850693                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                766945                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             107070302                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           73529362                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  165178755                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44506496                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 36965473                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             72517724                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1011629                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 16858991                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       235998921                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      112142720                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                30582077                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  55571993                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2757                       # Number of system calls (Count)
system.cpu1.numCycles                       140432031                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       27452252                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     217                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      27525298                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   102                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               18926                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            23934                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          140408993                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.196037                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.864496                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                130526764     92.96%     92.96% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3183310      2.27%     95.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2504867      1.78%     97.01% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1203327      0.86%     97.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   914940      0.65%     98.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   998518      0.71%     99.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   487278      0.35%     99.58% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   573657      0.41%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    16332      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            140408993                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2176      1.95%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.95% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     2      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            58112     52.12%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     54.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   144      0.13%     54.20% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   44      0.04%     54.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             6328      5.68%     59.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           44697     40.09%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          216      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     17891391     65.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1125096      4.09%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           39      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          121      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           97      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125000      4.09%     73.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000000      3.63%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       679925      2.47%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125950      0.46%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      3201970     11.63%     91.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2375131      8.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      27525298                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.196004                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             111505                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.004051                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               173806845                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               16718795                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       16696507                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 21764351                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                10752608                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        10750813                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   16699846                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    10936741                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         27524932                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3881847                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      366                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           6382887                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2406452                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2501040                       # Number of stores executed (Count)
system.cpu1.numRate                          0.196002                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            140                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          23038                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1286903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   15643341                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     27433537                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              8.977112                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         8.977112                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.111394                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.111394                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  27049727                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 11080768                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   12750948                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   8375620                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   12031727                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   8268806                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 12197027                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3805444                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2501420                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125637                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125260                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2408509                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2407438                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              261                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1728938                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1728793                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999916                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    219                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            338                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             301                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          17339                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              205                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    140406570                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.195386                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.016943                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      132983291     94.71%     94.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2456377      1.75%     96.46% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         604155      0.43%     96.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         924379      0.66%     97.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         905960      0.65%     98.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         594963      0.42%     98.62% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         271987      0.19%     98.81% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         558528      0.40%     99.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1106930      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    140406570                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            15643341                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              27433537                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6304094                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3803422                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2404964                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10750428                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   21506204                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           59      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     17878936     65.17%     65.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     65.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     65.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1125029      4.10%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     69.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.10%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      3.65%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       678282      2.47%     79.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125592      0.46%     79.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125140     11.39%     91.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375080      8.66%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     27433537                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1106930                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3572017                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3572017                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3572017                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3572017                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2733471                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2733471                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2733471                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2733471                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 128855357244                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 128855357244                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 128855357244                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 128855357244                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      6305488                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      6305488                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      6305488                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      6305488                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.433507                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.433507                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.433507                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.433507                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 47139.829632                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 47139.829632                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 47139.829632                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 47139.829632                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     14835704                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2561                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       177488                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     83.587082                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    94.851852                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312443                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312443                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2045486                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2045486                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2045486                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2045486                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       687985                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       687985                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       687985                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       687985                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  79069111494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  79069111494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  79069111494                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  79069111494                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.109109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.109109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.109109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.109109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 114928.539858                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 114928.539858                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 114928.539858                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 114928.539858                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686826                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1892250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1892250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 45053.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 45053.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      3856750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3856750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 91827.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 91827.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      1368350                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1368350                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2436511                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2436511                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  96830223750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  96830223750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      3804861                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      3804861                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.640368                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.640368                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 39741.344796                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 39741.344796                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2045485                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2045485                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       391026                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       391026                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  47192458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  47192458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.102770                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.102770                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 120688.798187                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 120688.798187                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203667                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203667                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296960                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296960                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  32025133494                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  32025133494                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500627                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500627                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 107843.256647                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 107843.256647                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296959                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296959                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  31876653494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  31876653494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 107343.618122                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 107343.618122                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1015.325074                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             4260095                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            687996                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              6.192035                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          321812000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1015.325074                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.991528                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.991528                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          13299152                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         13299152                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  972966                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            135516236                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2370613                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1548940                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   238                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1728557                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              27454441                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  313                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1608730                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      15657079                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2408509                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1729049                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    138799901                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    588                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1599253                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   97                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         140408993                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.195568                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.136978                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               135303321     96.36%     96.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  861273      0.61%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  286992      0.20%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  336617      0.24%     97.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  683329      0.49%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  133009      0.09%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  195440      0.14%     98.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  428691      0.31%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2180321      1.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           140408993                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.017151                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.111492                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1599092                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1599092                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1599092                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1599092                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          161                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            161                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          161                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           161                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     12347000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     12347000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     12347000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     12347000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1599253                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1599253                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1599253                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1599253                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000101                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000101                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000101                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000101                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 76689.440994                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 76689.440994                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 76689.440994                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 76689.440994                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           32                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           32                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          129                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          129                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     10425500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10425500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     10425500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10425500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 80817.829457                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 80817.829457                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 80817.829457                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 80817.829457                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1599092                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1599092                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          161                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          161                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     12347000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     12347000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1599253                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1599253                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000101                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000101                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 76689.440994                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 76689.440994                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           32                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           32                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          129                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          129                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     10425500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10425500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 80817.829457                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 80817.829457                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          120.634000                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1599221                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               129                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          12397.062016                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          321792000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   120.634000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.235613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.235613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          127                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          127                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.248047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           3198635                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          3198635                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      238                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    128218                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                22381337                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              27452469                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3805444                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2501420                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   85                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1199                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                22365397                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          172                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 305                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                27447447                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               27447320                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 19436026                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 28489095                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.195449                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.682227                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        143                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   2022                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  8                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   748                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 62605                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3803422                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           105.683751                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          188.650962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1293362     34.01%     34.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               24644      0.65%     34.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              480755     12.64%     47.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              436322     11.47%     58.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              201428      5.30%     64.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              120272      3.16%     67.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               77434      2.04%     69.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               60166      1.58%     70.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               49938      1.31%     72.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               53840      1.42%     73.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             49418      1.30%     74.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             48377      1.27%     76.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             51162      1.35%     77.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             50434      1.33%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             53950      1.42%     80.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             50081      1.32%     81.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             21987      0.58%     82.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             15311      0.40%     82.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             19857      0.52%     83.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             17830      0.47%     83.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             14070      0.37%     83.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             12253      0.32%     84.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             11626      0.31%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             11335      0.30%     84.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             11310      0.30%     85.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             12075      0.32%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             18570      0.49%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             15732      0.41%     86.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             29209      0.77%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             19285      0.51%     87.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          471389     12.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3803422                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                3805051                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2501040                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6275                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1599259                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  10923930000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  10923930000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10923930000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  35429733500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  10923930000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   238                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1449953                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               28644446                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          1704                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3375311                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            106937341                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              27453574                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               281503                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               3371602                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                101762                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             106112090                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           42546095                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   86428040                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                26904739                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 12752285                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             42512216                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   33870                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  7788474                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       166750178                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       54904207                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                15643341                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  27433537                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       140422598                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       26354040                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     196                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      26414254                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   123                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               17251                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            18691                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          140398836                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.188137                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.848147                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                130863230     93.21%     93.21% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3146144      2.24%     95.45% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2389888      1.70%     97.15% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1148774      0.82%     97.97% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   844321      0.60%     98.57% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   999413      0.71%     99.28% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   403726      0.29%     99.57% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   581413      0.41%     99.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    21927      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            140398836                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2159      1.98%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            55214     50.52%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     52.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   160      0.15%     52.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   43      0.04%     52.68% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             7102      6.50%     59.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           44616     40.82%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          186      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     16886140     63.93%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1125084      4.26%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           19      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           68      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           52      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           18      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125000      4.26%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000000      3.79%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       588479      2.23%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125771      0.48%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      3188073     12.07%     91.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      2375081      8.99%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      26414254                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.188105                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             109294                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.004138                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               171602864                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               15619762                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       15599555                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 21733897                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                10751729                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        10750494                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   15602956                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    10920406                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         26413909                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      3776507                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      345                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           6277322                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2223905                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2500815                       # Number of stores executed (Count)
system.cpu2.numRate                          0.188103                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            149                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          23762                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1297263                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   15003847                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     26336918                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              9.359106                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         9.359106                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.106848                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.106848                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  26015950                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10440222                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   12750553                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   8375379                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   11118628                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7721053                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 11726189                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       3713727                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2501152                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125587                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125239                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2225674                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2224639                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              250                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1637571                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1637446                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999924                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    209                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            344                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             306                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          15560                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              191                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    140396676                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.187589                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.006269                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      133433209     95.04%     95.04% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2246392      1.60%     96.64% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         634636      0.45%     97.09% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         726323      0.52%     97.61% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         828389      0.59%     98.20% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         605964      0.43%     98.63% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         256508      0.18%     98.81% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         562179      0.40%     99.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1103076      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    140396676                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            15003847                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              26336918                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6212383                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3711874                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2222341                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10750247                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   20500900                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           54      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     16874135     64.07%     64.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     64.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     64.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1125020      4.27%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.27%     72.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      3.80%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       586792      2.23%     78.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125465      0.48%     79.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125082     11.87%     90.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375044      9.02%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     26336918                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1103076                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      3453663                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          3453663                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      3453663                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         3453663                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2760101                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2760101                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2760101                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2760101                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 127436278997                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 127436278997                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 127436278997                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 127436278997                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      6213764                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      6213764                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      6213764                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      6213764                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.444191                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.444191                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.444191                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.444191                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 46170.875268                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 46170.875268                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 46170.875268                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 46170.875268                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     13593024                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         2626                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       172720                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     78.699768                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    97.259259                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312442                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312442                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      2072148                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2072148                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      2072148                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2072148                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       687953                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       687953                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       687953                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       687953                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  79248515747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  79248515747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  79248515747                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  79248515747                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.110714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.110714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.110714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.110714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 115194.665547                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 115194.665547                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 115194.665547                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 115194.665547                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686803                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1298500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1298500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 30916.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 30916.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2651750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2651750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 63136.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 63136.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      1250147                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1250147                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2463152                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2463152                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  95287146000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  95287146000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3713299                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3713299                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.663333                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.663333                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 38685.045015                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 38685.045015                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      2072148                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2072148                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       391004                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       391004                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  47247857250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  47247857250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.105298                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.105298                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 120837.273404                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 120837.273404                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203516                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203516                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296949                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296949                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  32149132997                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  32149132997                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 108264.829978                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 108264.829978                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296949                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296949                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  32000658497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  32000658497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 107764.829978                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 107764.829978                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1015.100458                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             4141705                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            687969                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              6.020191                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          324402000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1015.100458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.991309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.991309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          13115673                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         13115673                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  767489                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            135985224                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2145530                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1500376                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   217                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1637237                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   60                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              26356017                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  313                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1426714                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      15016067                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2225674                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1637693                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    138971771                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    552                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1417874                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   95                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         140398836                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.187752                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.117930                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               135571694     96.56%     96.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  776545      0.55%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  284556      0.20%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  247213      0.18%     97.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  677525      0.48%     97.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  124433      0.09%     98.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  179596      0.13%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  435126      0.31%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 2102148      1.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           140398836                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.015850                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.106935                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1417712                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1417712                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1417712                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1417712                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          162                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            162                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          162                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           162                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     12722000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     12722000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     12722000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     12722000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1417874                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1417874                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1417874                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1417874                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 78530.864198                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 78530.864198                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 78530.864198                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 78530.864198                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           31                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          131                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          131                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          131                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          131                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     10937750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     10937750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     10937750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     10937750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 83494.274809                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 83494.274809                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 83494.274809                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 83494.274809                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1417712                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1417712                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          162                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          162                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     12722000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     12722000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1417874                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1417874                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 78530.864198                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 78530.864198                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           31                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          131                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          131                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     10937750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     10937750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 83494.274809                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 83494.274809                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          120.432023                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1417843                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               131                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          10823.229008                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          324383000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   120.432023                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.235219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.235219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          130                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          130                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.253906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           2835879                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          2835879                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      217                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     89546                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                22782538                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              26354236                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  16                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3713727                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2501152                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   72                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      848                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                22767303                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          163                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 307                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                26350159                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               26350049                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 18646488                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 27573073                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.187648                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.676257                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         92                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1845                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   643                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 57354                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3711874                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           106.262969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          182.742645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1168311     31.47%     31.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               25494      0.69%     32.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              513545     13.84%     46.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              401167     10.81%     56.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              188027      5.07%     61.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              122352      3.30%     65.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               77250      2.08%     67.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               62723      1.69%     68.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               55272      1.49%     70.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               57959      1.56%     71.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             56133      1.51%     73.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             53722      1.45%     74.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             59181      1.59%     76.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             60477      1.63%     78.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             68118      1.84%     80.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             58189      1.57%     81.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             22043      0.59%     82.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             14789      0.40%     82.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             20170      0.54%     83.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             20856      0.56%     83.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             17759      0.48%     84.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             14043      0.38%     84.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             13096      0.35%     84.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             13487      0.36%     85.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             12269      0.33%     85.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             12398      0.33%     85.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             19806      0.53%     86.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             16130      0.43%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             26758      0.72%     87.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             17053      0.46%     88.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          443297     11.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3711874                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                3713445                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2500815                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6272                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1417883                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  10923698250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  10923698250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10923698250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  35429965250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  10923698250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   217                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1245995                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               28713445                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           890                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3101039                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            107337250                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              26355233                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               265883                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               4147646                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 19129                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             106604214                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           40350696                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   82584413                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                25896781                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 12751444                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             40319665                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   30902                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  7682346                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       165645792                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       52707308                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                15003847                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  26336918                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       140415834                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       27755323                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      27826588                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   123                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               17231                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            18608                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          140392796                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.198205                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.869285                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                130351460     92.85%     92.85% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3298689      2.35%     95.20% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2526699      1.80%     97.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1245846      0.89%     97.88% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   848851      0.60%     98.49% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1007106      0.72%     99.21% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   514232      0.37%     99.57% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   578667      0.41%     99.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    21246      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            140392796                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2159      1.89%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     1      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            57901     50.63%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     52.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   164      0.14%     52.67% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   41      0.04%     52.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             8858      7.75%     60.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           45231     39.55%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          185      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     18170637     65.30%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          218      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1125084      4.04%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           27      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           23      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           72      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           57      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           22      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift           20      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125002      4.04%     73.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000000      3.59%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       705259      2.53%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125778      0.45%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      3199098     11.50%     91.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      2375088      8.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      27826588                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.198173                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             114356                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.004110                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               174399393                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               17020957                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       17000826                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 21761058                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                10751795                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        10750529                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   17004239                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    10936520                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         27826251                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      3904316                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      337                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           6405144                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2457447                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2500828                       # Number of stores executed (Count)
system.cpu3.numRate                          0.198170                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            141                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          23038                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1304111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   15821272                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     27738218                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              8.875129                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         8.875129                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.112674                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.112674                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  27322530                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 11257631                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   12750605                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   8375406                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   12286334                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   8421695                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 12321100                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3830486                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2501165                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125594                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125251                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2459210                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2458177                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              249                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1754338                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1754219                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999932                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    208                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            345                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             307                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          15540                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              192                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    140390642                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.197579                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.019411                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      132855994     94.63%     94.63% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2462178      1.75%     96.39% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         633782      0.45%     96.84% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         964088      0.69%     97.53% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         949972      0.68%     98.20% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         601200      0.43%     98.63% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         263905      0.19%     98.82% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         549290      0.39%     99.21% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1110233      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    140390642                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            15821272                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              27738218                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6329158                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3828649                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2455891                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10750247                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   21785425                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           54      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     18158660     65.46%     65.46% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     65.46% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          209      0.00%     65.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1125020      4.06%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           14      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           20      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           28      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           14      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            7      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.06%     73.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      3.61%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       703567      2.54%     79.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125465      0.45%     80.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125082     11.27%     91.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375044      8.56%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     27738218                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1110233                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      3530190                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3530190                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3530190                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3530190                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2800345                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2800345                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2800345                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2800345                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 129885973998                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 129885973998                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 129885973998                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 129885973998                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      6330535                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      6330535                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      6330535                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      6330535                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.442355                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.442355                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.442355                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.442355                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 46382.132915                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 46382.132915                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 46382.132915                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 46382.132915                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     14379015                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         2602                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       178403                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     80.598505                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    96.370370                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312441                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312441                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      2112391                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2112391                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      2112391                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2112391                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       687954                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       687954                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       687954                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       687954                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  79295739248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  79295739248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  79295739248                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  79295739248                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.108672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.108672                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.108672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.108672                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 115263.141501                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 115263.141501                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 115263.141501                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 115263.141501                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686805                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1032750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1032750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 24589.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 24589.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2120250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2120250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 50482.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 50482.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      1326674                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1326674                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2503396                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2503396                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  97894571750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  97894571750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      3830070                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      3830070                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.653616                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.653616                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 39104.708863                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 39104.708863                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      2112391                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2112391                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       391005                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       391005                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  47452811500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  47452811500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.102088                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.102088                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 121361.137326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 121361.137326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203516                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203516                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296949                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296949                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  31991402248                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  31991402248                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 107733.658803                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 107733.658803                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296949                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296949                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  31842927748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  31842927748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 107233.658803                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 107233.658803                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1015.272965                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             4218233                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            687971                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              6.131411                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          326114000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1015.272965                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.991478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.991478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          13349217                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         13349217                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1032510                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            135358594                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2458019                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1543454                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   219                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1754006                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              27757257                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  313                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1670566                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      15833498                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2459210                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1754465                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    138721879                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    552                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1661828                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  101                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         140392796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.197742                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.142366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               135208799     96.31%     96.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  891937      0.64%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  273330      0.19%     97.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  371049      0.26%     97.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  691554      0.49%     97.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  140190      0.10%     97.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  180699      0.13%     98.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  423501      0.30%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 2211737      1.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           140392796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.017514                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.112761                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1661664                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1661664                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1661664                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1661664                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          164                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            164                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          164                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           164                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     12973000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     12973000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     12973000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     12973000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1661828                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1661828                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1661828                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1661828                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000099                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000099                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000099                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000099                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 79103.658537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 79103.658537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 79103.658537                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 79103.658537                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           36                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           36                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           36                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           36                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          128                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          128                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          128                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          128                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     10646500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     10646500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     10646500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     10646500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000077                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000077                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 83175.781250                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 83175.781250                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 83175.781250                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 83175.781250                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1661664                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1661664                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          164                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          164                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     12973000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     12973000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1661828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1661828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000099                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000099                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 79103.658537                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 79103.658537                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           36                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           36                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          128                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          128                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     10646500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     10646500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 83175.781250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 83175.781250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          118.903702                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1661792                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               128                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          12982.750000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          326095000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   118.903702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.232234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.232234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          127                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          127                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.248047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           3323784                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          3323784                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      219                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     94951                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                22403749                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              27755516                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  16                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3830486                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2501165                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   71                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      931                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                22388315                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          163                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 307                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                27751465                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               27751355                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 19677165                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 28819607                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.197637                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.682770                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         95                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1829                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   656                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 60539                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3828649                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           106.333355                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          187.858236                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1241430     32.42%     32.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               26120      0.68%     33.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              533855     13.94%     47.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              417595     10.91%     57.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              194966      5.09%     63.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              122807      3.21%     66.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               76952      2.01%     68.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               62173      1.62%     69.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               54097      1.41%     71.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               56294      1.47%     72.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             53500      1.40%     74.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             52074      1.36%     75.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             57670      1.51%     77.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             60551      1.58%     78.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             63613      1.66%     80.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             56205      1.47%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             23510      0.61%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             16948      0.44%     82.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             22172      0.58%     83.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             20416      0.53%     83.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             15868      0.41%     84.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             11921      0.31%     84.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             10941      0.29%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             11442      0.30%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             10465      0.27%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             10576      0.28%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             18376      0.48%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             15816      0.41%     86.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             27691      0.72%     87.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             19141      0.50%     87.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          463464     12.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3828649                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3830216                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2500828                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6272                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1661837                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  10923677250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  10923677250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  10923677250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  35429986250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  10923677250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   219                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1504129                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               28603820                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3462969                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            106820945                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              27756492                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               266240                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               3881263                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                106734                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             106002199                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           43153207                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   87488826                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                27181253                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 12751511                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             43122265                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   30813                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  7764861                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       167033881                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       55509862                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                15821272                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  27738218                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       140407230                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       26439598                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     195                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      26497257                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    91                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15703                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            17718                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 66                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          140394692                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.188734                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.853249                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                130877859     93.22%     93.22% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3151880      2.25%     95.47% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2371918      1.69%     97.16% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1134547      0.81%     97.96% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   808231      0.58%     98.54% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   979038      0.70%     99.24% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   448174      0.32%     99.56% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   603618      0.43%     99.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    19427      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            140394692                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2075      1.93%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            53807     50.10%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     52.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   122      0.11%     52.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   23      0.02%     52.16% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             6388      5.95%     58.11% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           44992     41.89%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          142      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     16965530     64.03%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          204      0.00%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      1125072      4.25%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125012      4.25%     72.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000000      3.77%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       595446      2.25%     78.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125541      0.47%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      3185270     12.02%     91.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2375022      8.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      26497257                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.188717                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                             107407                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.004054                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               171770704                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               15704677                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       15685693                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 21726000                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                10750822                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        10750152                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   15688928                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    10915594                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         26496962                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      3780688                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      295                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           6281219                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2238466                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2500531                       # Number of stores executed (Count)
system.cpu4.numRate                          0.188715                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             85                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          12538                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1312679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   15054888                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     26424023                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              9.326355                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         9.326355                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.107223                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.107223                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  26088209                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10489974                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   12750104                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   8375130                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   11191109                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   7764559                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 11759183                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       3720650                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2500898                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125610                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125287                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2240155                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2239183                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              190                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1644895                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1644828                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999959                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    211                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            309                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             272                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          14062                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              151                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    140392813                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.188215                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.008175                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      133404597     95.02%     95.02% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2268885      1.62%     96.64% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         620831      0.44%     97.08% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         726463      0.52%     97.60% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         837076      0.60%     98.19% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         607937      0.43%     98.63% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         255435      0.18%     98.81% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         559224      0.40%     99.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1112365      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    140392813                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            15054888                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              26424023                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6219352                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3718982                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2237004                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   20580696                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     16954407     64.16%     64.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     64.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     64.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      1125010      4.26%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.26%     72.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      3.78%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       593964      2.25%     78.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125362      0.47%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125018     11.83%     91.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375008      8.99%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     26424023                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1112365                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      3480072                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          3480072                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      3480072                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         3480072                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2740498                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2740498                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2740498                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2740498                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 125455821996                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 125455821996                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 125455821996                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 125455821996                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      6220570                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      6220570                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      6220570                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      6220570                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.440554                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.440554                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.440554                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.440554                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 45778.476027                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 45778.476027                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 45778.476027                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 45778.476027                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     13191394                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         2625                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       169634                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     77.763856                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets    97.222222                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312426                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312426                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      2052625                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      2052625                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      2052625                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      2052625                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       687873                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       687873                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687873                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687873                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  78968157496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  78968157496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  78968157496                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  78968157496                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.110580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.110580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.110580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.110580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 114800.490056                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 114800.490056                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 114800.490056                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 114800.490056                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686726                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      1289750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1289750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 30708.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 30708.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      2647750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2647750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 63041.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 63041.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      1276678                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1276678                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2443565                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2443565                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  93311254000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  93311254000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      3720243                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      3720243                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.656829                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.656829                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 38186.524197                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 38186.524197                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      2052625                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      2052625                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       390940                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       390940                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  46972056000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  46972056000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.105085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.105085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 120151.573131                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 120151.573131                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203394                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203394                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296933                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296933                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  32144567996                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  32144567996                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 108255.289900                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 108255.289900                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296933                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296933                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  31996101496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  31996101496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 107755.289900                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 107755.289900                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1014.963188                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             4168032                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687891                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              6.059146                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          328260000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1014.963188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.991175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.991175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          13129203                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         13129203                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  736930                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            135990772                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2243462                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1423349                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   179                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1644601                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              26441389                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1434775                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      15066181                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2240155                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1645076                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    138959622                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    436                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1430810                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         140394692                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.188363                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.120774                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               135546724     96.55%     96.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  811726      0.58%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  274333      0.20%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  222670      0.16%     97.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  687977      0.49%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  132702      0.09%     98.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  158243      0.11%     98.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  430631      0.31%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 2129686      1.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           140394692                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.015955                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.107303                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1430729                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1430729                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1430729                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1430729                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           81                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             81                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           81                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            81                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      6708250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      6708250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      6708250                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      6708250                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1430810                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1430810                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1430810                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1430810                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 82817.901235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 82817.901235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 82817.901235                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 82817.901235                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      5575250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      5575250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      5575250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      5575250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 85773.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 85773.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 85773.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 85773.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1430729                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1430729                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           81                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      6708250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      6708250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1430810                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1430810                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 82817.901235                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 82817.901235                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      5575250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      5575250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000045                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000045                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 85773.076923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 85773.076923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           59.931998                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1430794                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          22012.215385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          328241000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    59.931998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.117055                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.117055                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           2861685                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          2861685                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      179                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     88558                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                22286462                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              26439793                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 3720650                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2500898                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   66                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      746                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                22272409                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           137                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          133                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 270                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                26435954                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               26435845                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 18735018                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 27693472                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.188280                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.676514                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         38                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1660                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   528                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 55505                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3718982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           103.859924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          180.199379                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1192463     32.06%     32.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               26918      0.72%     32.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              533008     14.33%     47.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              398398     10.71%     57.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              190165      5.11%     62.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              124235      3.34%     66.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               77987      2.10%     68.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               60507      1.63%     70.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               53328      1.43%     71.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               55158      1.48%     72.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             52286      1.41%     74.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             49469      1.33%     75.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             55558      1.49%     77.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             57151      1.54%     78.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             63987      1.72%     80.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             53905      1.45%     81.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             20213      0.54%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             14028      0.38%     82.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             19638      0.53%     83.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             20248      0.54%     83.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             17722      0.48%     84.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             13842      0.37%     84.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             13176      0.35%     85.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             13433      0.36%     85.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             12708      0.34%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             12481      0.34%     86.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             19918      0.54%     86.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             14767      0.40%     87.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             26957      0.72%     87.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             16425      0.44%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          438903     11.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2573                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3718982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                3720334                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2500531                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6252                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1430822                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  10923686250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  10923686250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  10923686250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  35429977250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  10923686250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   179                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1241690                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               28156194                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           303                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3096049                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            107900277                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              26440638                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               266246                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               4347797                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  8622                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             107152052                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           40522774                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   82883833                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                25974092                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 12750533                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             40494487                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   28158                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  7640442                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       165718221                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       52878237                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                15054888                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  26424023                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       140399938                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       27980758                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      28051863                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   108                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               15161                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            15037                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          140385774                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.199820                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.876236                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                130322029     92.83%     92.83% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3302810      2.35%     95.18% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2515375      1.79%     96.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1258366      0.90%     97.87% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   814124      0.58%     98.45% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   988194      0.70%     99.16% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   569256      0.41%     99.56% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   594757      0.42%     99.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    20863      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            140385774                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2181      1.92%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            57081     50.34%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     52.26% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   168      0.15%     52.41% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   34      0.03%     52.44% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             8933      7.88%     60.32% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           44995     39.68%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     18378676     65.52%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      1125068      4.01%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125016      4.01%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000000      3.56%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       723980      2.58%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125512      0.45%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      3198208     11.40%     91.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      2375031      8.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      28051863                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.199800                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             113392                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.004042                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               174845286                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               17245309                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       17227344                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 21757714                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                10750790                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        10750169                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   17230743                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    10934362                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         28051585                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3922153                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      278                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           6422671                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2495465                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2500518                       # Number of stores executed (Count)
system.cpu5.numRate                          0.199798                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          14164                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1319947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   15954191                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     27965705                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              8.800192                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         8.800192                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.113634                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.113634                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  27527522                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 11389101                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   12750121                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   8375141                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   12476238                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   8535655                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 12414551                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       3849023                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2500794                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125584                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125243                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2497029                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2496076                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1773352                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1773288                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999964                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13487                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    140383977                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.199209                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.022605                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      132764225     94.57%     94.57% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2508961      1.79%     96.36% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         624898      0.45%     96.80% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         986132      0.70%     97.51% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         967707      0.69%     98.20% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         602471      0.43%     98.63% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         260382      0.19%     98.81% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         550531      0.39%     99.20% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1118670      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    140383977                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            15954191                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              27965705                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6347808                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3847450                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2493958                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   21993904                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     18367630     65.68%     65.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     65.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     65.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      1125010      4.02%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     69.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.02%     73.73% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.73% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.73% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.73% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.73% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.73% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      3.58%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       722432      2.58%     79.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125350      0.45%     80.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125018     11.17%     91.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375008      8.49%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     27965705                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1118670                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      3568012                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          3568012                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      3568012                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         3568012                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2781042                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2781042                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2781042                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2781042                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 129601755749                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 129601755749                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 129601755749                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 129601755749                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      6349054                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      6349054                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      6349054                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      6349054                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.438025                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.438025                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.438025                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.438025                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 46601.869281                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 46601.869281                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 46601.869281                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 46601.869281                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     14240112                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         2838                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       178291                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     79.870055                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   105.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312419                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312419                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      2093181                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      2093181                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      2093181                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      2093181                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687861                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687861                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  79169908499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  79169908499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  79169908499                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  79169908499                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.108341                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.108341                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.108341                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.108341                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 115095.794788                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 115095.794788                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 115095.794788                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 115095.794788                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686717                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1314000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1314000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 31285.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 31285.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2671500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2671500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 63607.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 63607.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      1364624                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1364624                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2484115                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2484115                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  97628185500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  97628185500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      3848739                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      3848739                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.645436                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.645436                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 39300.992708                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 39300.992708                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      2093181                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      2093181                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  47344801750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  47344801750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.101575                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.101575                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 121106.892084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 121106.892084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203388                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203388                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296927                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296927                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  31973570249                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  31973570249                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 107681.585875                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 107681.585875                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296927                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296927                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  31825106749                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  31825106749                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 107181.585875                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 107181.585875                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1014.917075                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             4255960                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687881                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              6.187059                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          330073000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1014.917075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.991130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.991130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          13386161                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         13386161                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1021403                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            135307523                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2593857                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1462826                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   165                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1773069                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              27982327                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1700093                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      15964933                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2497029                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1773522                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    138685402                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1696833                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         140385774                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.199350                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.147900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               135148164     96.27%     96.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  932701      0.66%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  271350      0.19%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  366176      0.26%     97.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  691484      0.49%     97.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  136484      0.10%     97.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  162699      0.12%     98.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  426312      0.30%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 2250404      1.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           140385774                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.017785                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.113710                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1696758                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1696758                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1696758                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1696758                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           75                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             75                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           75                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            75                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      6550500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      6550500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      6550500                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      6550500                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1696833                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1696833                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1696833                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1696833                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst        87340                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total        87340                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst        87340                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total        87340                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      5630250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      5630250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      5630250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      5630250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 93837.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 93837.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 93837.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 93837.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1696758                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1696758                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           75                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      6550500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      6550500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1696833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1696833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst        87340                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total        87340                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      5630250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      5630250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 93837.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 93837.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           54.967613                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1696818                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          28280.300000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          330054000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    54.967613                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.107359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.107359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           3393726                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          3393726                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      165                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                     98506                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                22160739                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              27980933                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3849023                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2500794                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      819                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                22145848                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 258                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                27977600                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               27977513                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 19870393                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 29079825                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.199270                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.683305                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1565                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   436                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 61397                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3847450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           105.494061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          186.127516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1281040     33.30%     33.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               26217      0.68%     33.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              517120     13.44%     47.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              402697     10.47%     57.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              192677      5.01%     62.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              121662      3.16%     66.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               78981      2.05%     68.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               62735      1.63%     69.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               55147      1.43%     71.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               57129      1.48%     72.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             53801      1.40%     74.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             51827      1.35%     75.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             59043      1.53%     76.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             62242      1.62%     78.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             67050      1.74%     80.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             58096      1.51%     81.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             24066      0.63%     82.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             17098      0.44%     82.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             23003      0.60%     83.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             21034      0.55%     84.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             16663      0.43%     84.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             12302      0.32%     84.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             11779      0.31%     85.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             11967      0.31%     85.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             11425      0.30%     85.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             11025      0.29%     85.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             18534      0.48%     86.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             14695      0.38%     86.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             27894      0.72%     87.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             18177      0.47%     88.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          460324     11.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3847450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3848837                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2500518                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6269                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4666                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1696845                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  10923692250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  10923692250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  10923692250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  35429971250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  10923692250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   165                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1516781                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               28326197                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3494704                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            107047648                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              27981697                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               265861                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               3888784                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 77129                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             106237769                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           43605392                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   88278071                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                27386494                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 12750523                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             43577878                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   27385                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  7701128                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       167244226                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       55960369                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                15954191                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  27965705                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       140391662                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       26553672                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     196                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      26605046                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    96                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               16122                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            19241                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 67                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          140378346                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.189524                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.856647                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                130868887     93.23%     93.23% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3126057      2.23%     95.45% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2378340      1.69%     97.15% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1112447      0.79%     97.94% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   811191      0.58%     98.52% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   993019      0.71%     99.22% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   463120      0.33%     99.55% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   605891      0.43%     99.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    19394      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            140378346                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2128      2.02%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      2.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            52351     49.74%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     51.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   140      0.13%     51.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   27      0.03%     51.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             6550      6.22%     58.14% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           44061     41.86%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          159      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     17069844     64.16%     64.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      1125070      4.23%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125016      4.23%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000001      3.76%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       604969      2.27%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125540      0.47%     79.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      3179196     11.95%     91.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      2375029      8.93%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      26605046                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.189506                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                             105257                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.003956                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               171982142                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               15819179                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       15799501                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 21711649                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                10750816                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        10750170                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   15802838                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    10907306                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         26604739                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3784117                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      307                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           6284661                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2257374                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2500544                       # Number of stores executed (Count)
system.cpu6.numRate                          0.189504                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          13316                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1327811                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   15121195                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     26537679                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              9.284429                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         9.284429                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.107707                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.107707                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  26180278                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 10556465                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   12750127                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   8375143                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   11285628                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   7821269                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 11800558                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       3730172                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2500885                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125636                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125267                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2259198                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2258193                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              186                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1654469                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1654373                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999942                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    208                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          14451                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    140376410                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.189047                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.007186                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      133290169     94.95%     94.95% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2329504      1.66%     96.61% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         621404      0.44%     97.05% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         767306      0.55%     97.60% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         852776      0.61%     98.21% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         600753      0.43%     98.64% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         258568      0.18%     98.82% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         550268      0.39%     99.21% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1105662      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    140376410                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            15121195                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              26537679                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6228835                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3728457                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2255942                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   20684881                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     17058582     64.28%     64.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     64.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     64.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      1125010      4.24%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     68.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.24%     72.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      3.77%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       603439      2.27%     78.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125370      0.47%     79.27% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125018     11.78%     91.05% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375008      8.95%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     26537679                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1105662                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      3581073                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          3581073                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      3581073                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         3581073                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2648986                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2648986                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2648986                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2648986                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 118257112748                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 118257112748                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 118257112748                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 118257112748                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      6230059                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      6230059                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      6230059                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      6230059                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.425194                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.425194                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.425194                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.425194                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 44642.407604                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 44642.407604                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 44642.407604                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 44642.407604                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     11241196                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         2695                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       158494                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     70.925057                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets    99.814815                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312428                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312428                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      1961105                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1961105                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      1961105                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1961105                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       687881                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       687881                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687881                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687881                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  77920538998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  77920538998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  77920538998                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  77920538998                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.110413                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.110413                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.110413                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.110413                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 113276.190210                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 113276.190210                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 113276.190210                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 113276.190210                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686728                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      1630500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1630500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 38821.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 38821.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      3330250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      3330250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 79291.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 79291.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      1377675                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1377675                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2352049                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2352049                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  86136342750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  86136342750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      3729724                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      3729724                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.630623                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.630623                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 36621.831752                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 36621.831752                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      1961105                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1961105                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       390944                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       390944                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  45948237500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  45948237500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.104818                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.104818                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 117531.507070                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 117531.507070                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203398                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203398                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296937                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296937                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  32120769998                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  32120769998                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 108173.686668                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 108173.686668                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296937                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296937                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  31972301498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  31972301498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 107673.686668                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 107673.686668                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1014.955869                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             4269043                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687896                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              6.205942                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          332039000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1014.955869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.991168                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.991168                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          13148186                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         13148186                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  784058                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            135892126                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2247388                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1454595                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   179                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1654129                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              26555468                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1466582                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      15132779                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2259198                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1654617                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    138911470                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1463158                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         140378346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.189199                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.122494                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               135492922     96.52%     96.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  829023      0.59%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  271934      0.19%     97.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  232573      0.17%     97.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  689629      0.49%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  146475      0.10%     98.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  154574      0.11%     98.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  419176      0.30%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 2142040      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           140378346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.016092                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.107790                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1463080                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1463080                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1463080                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1463080                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           78                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             78                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           78                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            78                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      6335750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      6335750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      6335750                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      6335750                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1463158                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1463158                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1463158                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1463158                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000053                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000053                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 81227.564103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 81227.564103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 81227.564103                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 81227.564103                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           15                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           63                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      5381750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      5381750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      5381750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      5381750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 85424.603175                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 85424.603175                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 85424.603175                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 85424.603175                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1463080                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1463080                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           78                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           78                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      6335750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      6335750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1463158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1463158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000053                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000053                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 81227.564103                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 81227.564103                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      5381750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      5381750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 85424.603175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 85424.603175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           57.199185                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1463143                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          23224.492063                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          332020000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    57.199185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.111717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.111717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           2926379                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          2926379                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      179                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    109740                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                22240000                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              26553868                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3730172                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2500885                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   66                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      968                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                22224861                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                26549770                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               26549671                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 18797734                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 27760214                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.189111                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.677147                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         44                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1707                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   507                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 49928                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3728457                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            95.712892                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          175.177569                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1292250     34.66%     34.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               26905      0.72%     35.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              543434     14.58%     49.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              418894     11.24%     61.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              215837      5.79%     66.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              139714      3.75%     70.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               83628      2.24%     72.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               57984      1.56%     74.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               45665      1.22%     75.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               43997      1.18%     76.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             40578      1.09%     78.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             36983      0.99%     79.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             39898      1.07%     80.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             39785      1.07%     81.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             44302      1.19%     82.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             36932      0.99%     83.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             13912      0.37%     83.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             10608      0.28%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             14370      0.39%     84.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             16072      0.43%     84.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             14298      0.38%     85.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             11593      0.31%     85.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             10783      0.29%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             11281      0.30%     86.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             10750      0.29%     86.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             10405      0.28%     86.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             16354      0.44%     87.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             11398      0.31%     87.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             25214      0.68%     88.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             13542      0.36%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          431091     11.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3728457                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3729829                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2500544                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6260                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4665                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1463170                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  10923795250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  10923795250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  10923795250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  35429868250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  10923795250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   179                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1285392                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               28108165                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3134544                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            107849787                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              26554738                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               265840                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               3102666                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  8626                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             107100540                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           40750762                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   83282847                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                26078733                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 12750530                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             40721781                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   28852                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  7693361                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       165822540                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       53106384                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                15121195                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  26537679                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       140385414                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       27970446                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     180                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      28035509                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   102                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               14924                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            15331                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          140372439                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.199722                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.876792                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                130344337     92.86%     92.86% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3265307      2.33%     95.18% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2522749      1.80%     96.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1242773      0.89%     97.86% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   811579      0.58%     98.44% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   995715      0.71%     99.15% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   579839      0.41%     99.57% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   588660      0.42%     99.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    21480      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            140372439                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2090      1.79%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            56824     48.72%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     50.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   167      0.14%     50.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   37      0.03%     50.69% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead            12131     10.40%     61.09% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           45381     38.91%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          144      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     18369180     65.52%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      1125051      4.01%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     69.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125000      4.01%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000001      3.57%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       723148      2.58%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125521      0.45%     80.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      3192227     11.39%     91.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      2375015      8.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      28035509                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.199704                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             116630                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.004160                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               174811202                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               17234882                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       17216998                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 21748987                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                10750672                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        10750103                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   17220333                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    10931662                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         28035214                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3915338                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      295                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           6415845                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2493728                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2500507                       # Number of stores executed (Count)
system.cpu7.numRate                          0.199702                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          12975                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1334387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   15948320                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     27955635                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              8.802521                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         8.802521                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.113604                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.113604                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  27506101                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 11383090                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   12750060                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   8375094                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   12467639                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   8530459                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 12404255                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       3848191                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2500800                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125584                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125248                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2495291                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2494342                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1772463                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1772397                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999963                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    200                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            319                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             282                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          13326                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              141                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    140370662                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.199156                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.021642                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      132730754     94.56%     94.56% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2528706      1.80%     96.36% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         618750      0.44%     96.80% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        1003271      0.71%     97.51% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         971358      0.69%     98.21% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         595510      0.42%     98.63% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         258547      0.18%     98.81% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         544776      0.39%     99.20% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1118990      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    140370662                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            15948320                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              27955635                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6346970                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3846610                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2492278                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   21984673                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     18358399     65.67%     65.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     65.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     65.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      1125010      4.02%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      4.02%     73.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      3.58%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       721592      2.58%     79.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125352      0.45%     80.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125018     11.18%     91.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375008      8.50%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     27955635                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1118990                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      3621535                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          3621535                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      3621535                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         3621535                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2726674                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2726674                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2726674                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2726674                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 125146528496                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 125146528496                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 125146528496                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 125146528496                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      6348209                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      6348209                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      6348209                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      6348209                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.429519                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.429519                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.429519                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.429519                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 45897.136400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 45897.136400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 45897.136400                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 45897.136400                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     12662361                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         2739                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       168777                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     75.024209                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   105.346154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312420                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312420                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      2038812                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      2038812                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      2038812                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      2038812                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       687862                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       687862                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687862                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687862                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  78517594746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  78517594746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  78517594746                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  78517594746                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.108355                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.108355                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.108355                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.108355                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 114147.306794                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 114147.306794                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 114147.306794                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 114147.306794                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686722                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1457000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1457000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 35536.585366                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 35536.585366                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      2958500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      2958500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 72158.536585                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 72158.536585                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      1418146                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1418146                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2429746                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2429746                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data  93176283500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  93176283500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      3847892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      3847892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.631449                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.631449                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 38348.157997                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 38348.157997                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      2038812                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      2038812                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  46695813750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  46695813750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.101597                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.101597                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 119446.796006                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 119446.796006                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203389                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203389                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296928                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296928                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  31970244996                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  31970244996                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500317                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500317                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 107670.024370                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 107670.024370                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296928                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296928                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  31821780996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  31821780996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 107170.024370                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 107170.024370                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1014.915317                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             4309484                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687880                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              6.264878                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          333683000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1014.915317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.991128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.991128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          13384470                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         13384470                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1043107                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            135268610                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2580335                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1480219                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   168                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1772184                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   37                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              27972079                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1712097                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      15958889                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2495291                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1772634                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    138660117                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    410                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           17                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1707948                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         140372439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.199296                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.147456                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               135128327     96.26%     96.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  937600      0.67%     96.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  273537      0.19%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  371462      0.26%     97.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  689565      0.49%     97.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  136328      0.10%     97.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  163215      0.12%     98.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  421888      0.30%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 2250517      1.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           140372439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.017775                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.113679                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1707866                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1707866                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1707866                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1707866                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           82                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      6700750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      6700750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      6700750                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      6700750                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1707948                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1707948                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1707948                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1707948                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 81716.463415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 81716.463415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 81716.463415                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 81716.463415                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           22                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           60                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      5375250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      5375250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      5375250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      5375250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 89587.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 89587.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 89587.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 89587.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1707866                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1707866                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      6700750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      6700750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1707948                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1707948                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 81716.463415                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 81716.463415                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      5375250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      5375250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 89587.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 89587.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           55.722706                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1707926                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          28465.433333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          333664000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    55.722706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.108833                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.108833                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           3415956                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          3415956                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      168                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    112306                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                23526224                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              27970626                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3848191                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2500800                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   61                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      929                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                23508709                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          112                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 251                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                27967198                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               27967101                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 19850523                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 29049044                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.199217                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.683345                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1573                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   440                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 56430                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3846610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           100.596481                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          182.615877                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1335632     34.72%     34.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               25427      0.66%     35.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              503195     13.08%     48.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              407690     10.60%     59.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              221439      5.76%     64.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              141299      3.67%     68.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               91796      2.39%     70.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               64100      1.67%     72.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               50973      1.33%     73.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               51174      1.33%     75.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             47356      1.23%     76.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             44423      1.15%     77.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             50206      1.31%     78.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             51220      1.33%     80.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             56344      1.46%     81.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             48309      1.26%     82.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             18785      0.49%     83.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             12174      0.32%     83.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             16993      0.44%     84.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             16462      0.43%     84.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             12421      0.32%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             10056      0.26%     85.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              9522      0.25%     85.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             10564      0.27%     85.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             10271      0.27%     85.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              9906      0.26%     86.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             16577      0.43%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             12879      0.33%     87.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             25869      0.67%     87.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             15663      0.41%     88.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          457885     11.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3846610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3847990                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2500507                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6252                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1707952                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       16                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  10923713250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  10923713250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  10923713250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  35429950250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  10923713250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   168                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1533489                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               29648719                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3502922                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            105686862                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              27971448                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               265978                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               2141534                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                 63308                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             104889136                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           43584835                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   88242154                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                27377217                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 12750469                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             43557740                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   26966                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  7684615                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       167220347                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       55939887                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                15948320                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  27955635                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples   2504153.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples      2552.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples   1068006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples       128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    687844.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples       130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    687726.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    687754.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples        70.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples    687684.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples    687706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples        68.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples    687682.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples    687712.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.022011661000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds       139131                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds       139131                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            7063955                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           2383602                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    2942798                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                   1252110                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  5885596                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 2504220                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   280                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   67                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                     15.69                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     30.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                      526                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              5885596                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             2504220                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 177917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 186515                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 233459                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 240855                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 264308                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 268741                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 200766                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 204214                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                 191657                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                 195508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                191631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                197458                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                200292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                207868                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                206720                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                206468                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                193685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                194554                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                188821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                186653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                167826                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                165405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                155206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                151730                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                127644                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                123984                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                113393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                109385                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                 93998                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                 89928                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                 73605                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                 68037                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                 57157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                 52679                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                 42265                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                 38162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                 25522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                 22622                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                 17486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                 15402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                 10308                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                  8924                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                  5201                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                  4462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                  2824                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                  2339                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                   972                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                   760                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 33422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 42194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 63384                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 70861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 90047                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 98874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                108566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                109957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                117128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                121444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                128214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                131046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                134362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                136697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                138755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                140099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                141159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                155848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                 79599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                 47449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                 38545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                 33116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                 28416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                 25050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                 22340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                 20386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                 19197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                 18639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                 18667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                 18936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                 18514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                 18257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                 17548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                 16927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                 16019                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                 15131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                 13870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                 12729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                 11137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                 10652                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                  8262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                  4728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                  2890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                  1685                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                  1111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                   768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                   549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                   595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                   369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples       139131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     42.300436                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    35.380178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   991.229994                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-8191       139130    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::368640-376831            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total       139131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples       139131                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.998318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.720502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     3.530180                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           86582     62.23%     62.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17            3706      2.66%     64.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           13129      9.44%     74.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            4167      3.00%     77.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            9054      6.51%     83.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21            3008      2.16%     86.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            4918      3.53%     89.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23            1871      1.34%     90.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24            3428      2.46%     93.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25            1099      0.79%     94.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26            2550      1.83%     95.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27             708      0.51%     96.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28            1400      1.01%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29             411      0.30%     97.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30             989      0.71%     98.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31             188      0.14%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32            1500      1.08%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33             129      0.09%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34              78      0.06%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35              46      0.03%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36              58      0.04%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37              31      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38              27      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39               9      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40              13      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::41               9      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::43               5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44               4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::45               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48               4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::50               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::52               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total       139131                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   8960                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys              188339072                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            80135040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             4063089252.91309452                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1728774684.65895891                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  46353660000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     11049.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        81664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     34176192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst         4096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data     22011008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst         4160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data     22007232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data     22008128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst         2240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data     22005888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data     22006592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data     22005824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data     22006784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     80131968                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 1761759.348319901386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 737292145.204445362091                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 88364.105244885330                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 474849371.937991440296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 89744.794389336661                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 474767911.278468847275                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 86983.416100433999                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 474787240.926491141319                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 48324.120055796666                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 474738916.806435346603                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 44182.052622442665                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 474754104.387024283409                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 46943.430911345335                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 474737536.117290914059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 44182.052622442665                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 474758246.454457640648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 1728708411.580025196075                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst         2750                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data      1068058                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst          134                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       687844                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst          136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       687728                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst          132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       687756                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst           70                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data       687686                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data       687708                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data       687684                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data       687714                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      2504220                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst    105298254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  70935856444                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      6367500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data  55787693981                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst      6339002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data  56050590021                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst      6696000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data  56086916161                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst      3771000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data  55786153190                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst      4275500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data  55980769979                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst      3581500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data  54661417511                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst      3636500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data  55279158445                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1235829812396                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     38290.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     66415.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     47518.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     81105.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     46610.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     81501.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     50727.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     81550.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     53871.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     81121.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     66804.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     81401.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     52669.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     79486.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     56820.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     80381.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    493498.90                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        88000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     34177856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst         4288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data     22011008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst         4352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data     22007296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst         4224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data     22008192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data     22005952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data     22006656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data     22005888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data     22006848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total     188339072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        88000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst         4288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst         4352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst         4224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total       109376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     80066880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     80066880                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst         1375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       534029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           67                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       343922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst           68                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data       343864                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst           66                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data       343878                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data       343843                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data       343854                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data       343842                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data       343857                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        2942798                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks      1251045                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total       1251045                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst      1898448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    737328043                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        92506                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    474849372                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst        93887                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    474769292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst        91125                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    474788622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst        48324                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data    474740297                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst        44182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data    474755485                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst        46943                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data    474738917                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst        44182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data    474759627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       4063089253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst      1898448                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        92506                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst        93887                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst        91125                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst        48324                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst        44182                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst        46943                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst        44182                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      2359598                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   1727304251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      1727304251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   1727304251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst      1898448                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    737328043                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        92506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    474849372                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst        93887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    474769292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst        91125                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    474788622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst        48324                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data    474740297                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst        44182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data    474755485                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst        46943                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data    474738917                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst        44182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data    474759627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      5790393504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             5885316                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            2504124                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       367862                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       367954                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       367553                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       367276                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       367405                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       367852                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       367654                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       367783                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       368151                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       368436                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       367746                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       367658                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       368203                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       368608                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       367789                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       367386                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0       156308                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1       156520                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2       156378                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3       156198                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4       156304                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5       156430                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6       156506                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7       156356                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8       156712                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9       156953                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10       156384                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11       156290                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12       156873                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13       157066                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14       156524                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15       156322                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           343002200988                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat          11770632000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      460708520988                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               58281.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          78281.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            2938394                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           1808056                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          72.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      3642989                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    73.692779                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    69.135304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    36.763518                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        52950      1.45%      1.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      3292129     90.37%     91.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191       133108      3.65%     95.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255       105471      2.90%     98.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        51046      1.40%     99.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383         6922      0.19%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447         1149      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511          168      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575           46      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      3642989                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead            188330112                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          80131968                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            4062.895956                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            1728.708412                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  36.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              25.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite             10.80                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   8224335029                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2624160000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  35505168471                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   2503560.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples      2570.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples   1067577.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples       116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    687788.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples       118.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    687842.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples       116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    687802.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples    687714.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.inst::samples        52.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples    687674.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples    687754.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.inst::samples        52.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples    687674.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.022020577500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds       139492                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds       139492                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            7081593                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           2382710                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    2942628                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                   1251800                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  5885256                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 2503600                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                   299                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                   40                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                     15.56                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     28.93                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                      467                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              5885256                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             2503600                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 179243                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 188065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 235607                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 243113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 266368                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 270941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 202954                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 206402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                 193392                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                 196812                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                193155                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                198787                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                200744                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                208784                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                207357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                206862                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                192912                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                193122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                186887                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                184781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                166504                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                164534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                155289                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                152273                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                128084                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                124604                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                114250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                110010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                 94027                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                 89636                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                 72648                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                 66816                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                 55300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                 50723                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                 40311                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                 36010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                 23462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                 20708                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                 16077                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                 14190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                  9742                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                  8574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                  4768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                  4065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                  2576                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                  2069                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                   825                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                   594                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 33667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 42302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 63893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 71651                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 91576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                100846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                111608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                113482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                121163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                125432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                132370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                135472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                138411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                140489                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                142602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                143813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                144254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                159262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                 80032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                 46154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                 36678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                 30839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                 26392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                 23146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                 20444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                 18412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                 17070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                 16599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                 16136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                 16300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                 15877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                 15586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                 14773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                 14283                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                 13437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                 12557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                 11590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                 10498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                  9295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                  8649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                  6776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                  3783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                  2268                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                  1272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                   825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                   531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                   378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                   414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                   258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples       139492                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     42.188419                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    35.404003                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   998.674270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-8191       139491    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::368640-376831            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total       139492                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples       139492                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     17.947545                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    17.678940                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     3.468047                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           87256     62.55%     62.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17            3762      2.70%     65.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           13259      9.51%     74.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            4236      3.04%     77.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            9199      6.59%     84.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21            2974      2.13%     86.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            4950      3.55%     90.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23            1749      1.25%     91.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24            3333      2.39%     93.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25             973      0.70%     94.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26            2494      1.79%     96.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27             617      0.44%     96.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28            1323      0.95%     97.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29             337      0.24%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30            1025      0.73%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31             149      0.11%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32            1484      1.06%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33             112      0.08%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34              59      0.04%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::35              41      0.03%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36              52      0.04%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::37              36      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38              20      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::39              17      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40               5      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::41               2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42               8      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::43               5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::45               6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::47               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::48               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::49               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::53               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total       139492                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   9568                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys              188328192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            80115200                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             4062854535.75853777                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1728346671.02417898                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  46353513500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     11051.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        82240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     34162464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst         3712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data     22009216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst         3776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data     22010944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst         3712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data     22009664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data     22006848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.inst         1664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data     22005568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data     22008128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.inst         1664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data     22005568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     80113248                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 1774185.550619963324                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 736995987.382960557938                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 80079.970378177328                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 474810712.641946792603                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 81460.659522628659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 474847991.248847007751                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 80079.970378177328                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 474820377.465957999229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 37278.606900186001                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 474759627.143602132797                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.inst 35897.917755734663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 474732013.360713064671                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 37278.606900186001                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 474787240.926491141319                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.inst 35897.917755734663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 474732013.360713064671                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 1728304560.005273342133                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst         2720                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data      1067650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst          124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       687790                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst          126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       687874                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst          124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       687802                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data       687714                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data       687674                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data       687754                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data       687674                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      2503600                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst    107445008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  70904489798                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst      6013000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data  55225254656                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst      6515004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data  55342625166                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst      6057500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data  55372870825                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst      3069000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data  55064901584                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.inst      2943000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data  55265213186                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst      2874000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data  54038329119                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.inst      3083500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data  54619839865                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1352932284520                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     39501.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     66411.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     48491.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     80293.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     51706.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     80454.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     48850.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     80506.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     51150.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     80069.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.inst     52553.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     80365.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     49551.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     78572.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.inst     55062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     79426.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    540394.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        86976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     34164800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst         3968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data     22009280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst         4032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data     22011968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst         3968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data     22009664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data     22006848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data     22005568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data     22008128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data     22005568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total     188328128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        86976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst         3968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst         4032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst         3968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu5.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu7.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total       106304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     80047232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     80047232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst         1359                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       533825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           62                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       343895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst           63                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data       343937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst           62                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data       343901                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data       343857                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data       343837                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data       343877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data       343837                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        2942627                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks      1250738                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total       1250738                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst      1876357                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    737046383                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        85603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    474812093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst        86983                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    474870082                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst        85603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    474820377                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst        41421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data    474759627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.inst        38659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data    474732013                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst        40040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data    474787241                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.inst        38659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data    474732013                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       4062853155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst      1876357                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        85603                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst        86983                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst        85603                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst        41421                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu5.inst        38659                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst        40040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu7.inst        38659                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      2293325                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   1726880379                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      1726880379                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   1726880379                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst      1876357                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    737046383                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        85603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    474812093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst        86983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    474870082                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst        85603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    474820377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst        41421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data    474759627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.inst        38659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data    474732013                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst        40040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data    474787241                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.inst        38659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data    474732013                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      5789733534                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             5884957                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            2503539                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       367828                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       367902                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       367986                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       367280                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       367510                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       367532                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       367634                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       367478                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       368135                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       368216                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       367706                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       367664                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       368465                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       368445                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       367774                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       367402                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0       156328                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1       156496                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2       156402                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3       156222                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4       156340                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5       156374                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6       156515                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7       156354                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8       156678                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9       156772                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10       156352                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11       156286                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12       156634                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13       156990                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14       156490                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15       156306                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           338272384211                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat          11769914000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      455971524211                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               57480.86                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          77480.86                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            2938262                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           1803409                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          72.03                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      3646824                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    73.607009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    69.107373                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    36.406099                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        52994      1.45%      1.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      3295844     90.38%     91.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191       134793      3.70%     95.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255       105392      2.89%     98.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        50314      1.38%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383         6384      0.18%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447          945      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511          128      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575           30      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      3646824                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead            188318624                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          80113248                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            4062.648123                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            1728.304560                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  36.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              25.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite             10.80                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   8248562812                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2624160000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  35480940688                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3510220                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501783                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2227                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3373243                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               265                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              187                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2377593                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2377593                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3373                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3506848                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls0.port         3872                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls1.port         3822                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total         7694                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls0.port      1602579                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls1.port      1602017                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total      3204596                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls0.port          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls1.port          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total          260                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls0.port      1031344                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls1.port      1031327                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total      2062671                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls0.port          136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls1.port          127                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total          263                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls0.port      1031244                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls1.port      1031355                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      2062599                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls0.port          132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls1.port          125                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total          257                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls0.port      1031245                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls1.port      1031335                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total      2062580                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls0.port           70                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls1.port           60                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls0.port      1031173                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls1.port      1031168                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::total      2062341                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls0.port      1031157                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls1.port      1031154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::total      2062311                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls1.port           58                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls0.port      1031163                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls1.port      1031207                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::total      2062370                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls0.port      1031164                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls1.port      1031155                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::total      2062319                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17650757                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls0.port       159680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls1.port       157568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total       317248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls0.port     44251392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls1.port     44236160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total     88487552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls0.port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total         8384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls0.port     32010496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls1.port     32006144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total     64016640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total         8448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls0.port     32006720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls1.port     32008832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total     64015552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls0.port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls1.port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total         8256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls0.port     32007488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls1.port     32006592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total     64014080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls0.port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls1.port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls0.port     32004928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls1.port     32003136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::total     64008064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls0.port     32005248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls1.port     32001792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::total     64007040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls1.port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls0.port     32004992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls1.port     32004416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::total     64009408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls0.port     32005312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls1.port     32001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::total     64007296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536923840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2575                       # Total snoops (Count)
system.membus.snoopTraffic                     152832                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5888079                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003129                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.102309                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5877294     99.82%     99.82% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     8666      0.15%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      428      0.01%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      393      0.01%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      235      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      222      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      230      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      602      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               11                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5888079                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  46353663500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy        12591446863                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.3                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy        12593251960                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13868493                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            705997                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        3582024804                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            696745                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        3580045997                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5492650386                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            348000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        3580387284                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            322500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        3580724908                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            339749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        3577886009                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            322250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        3579647811                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             686499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         3584335008                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11766325                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5878756                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        10492                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
