<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_80a5bf08</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_80a5bf08'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_80a5bf08')">rsnoc_z_H_R_G_T2_U_U_80a5bf08</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.07</td>
<td class="s5 cl rt"><a href="mod1324.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1324.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1324.html#Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1324.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1324.html#inst_tag_165003"  onclick="showContent('inst_tag_165003')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 29.07</td>
<td class="s5 cl rt"><a href="mod1324.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1324.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1324.html#Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1324.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_80a5bf08'>
<hr>
<a name="inst_tag_165003"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_165003" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.07</td>
<td class="s5 cl rt"><a href="mod1324.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1324.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1324.html#Toggle" >  0.99</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1324.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.67</td>
<td class="s6 cl rt"> 67.59</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  2.83</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.65</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod392.html#inst_tag_31938" >USB_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1094.html#inst_tag_106807" id="tag_urg_inst_106807">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod134.html#inst_tag_13040" id="tag_urg_inst_13040">Ica</a></td>
<td class="s7 cl rt"> 79.32</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 36.36</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod390.html#inst_tag_31936" id="tag_urg_inst_31936">If</a></td>
<td class="s3 cl rt"> 36.69</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.41</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 60.78</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod335.html#inst_tag_31171" id="tag_urg_inst_31171">Ifpa</a></td>
<td class="s0 cl rt">  2.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1009.html#inst_tag_84555" id="tag_urg_inst_84555">Io</a></td>
<td class="s0 cl rt">  4.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1161.html#inst_tag_127140" id="tag_urg_inst_127140">Ip</a></td>
<td class="s0 cl rt">  2.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod28.html#inst_tag_187" id="tag_urg_inst_187">Irspp</a></td>
<td class="s0 cl rt">  2.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1064.html#inst_tag_98611" id="tag_urg_inst_98611">It</a></td>
<td class="s0 cl rt">  2.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91234" id="tag_urg_inst_91234">uci6b9c7e7c82</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_31257" id="tag_urg_inst_31257">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod833.html#inst_tag_75545" id="tag_urg_inst_75545">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_67908" id="tag_urg_inst_67908">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1907_0.html#inst_tag_230930" id="tag_urg_inst_230930">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1405_0.html#inst_tag_172231" id="tag_urg_inst_172231">ursrsg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod839.html#inst_tag_75559" id="tag_urg_inst_75559">uu922e3a49</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_32001" id="tag_urg_inst_32001">uua42ce297cd</a></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_80a5bf08'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1324.html" >rsnoc_z_H_R_G_T2_U_U_80a5bf08</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>43981</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>43986</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>43992</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44000</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44022</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44028</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>44032</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>44057</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44146</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>44224</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>44235</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44424</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44429</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>44537</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
43980                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
43981      1/1          		if ( ! Sys_Clk_RstN )
43982      1/1          			u_3d2e &lt;= #1.0 ( 7'b0 );
43983      1/1          		else if ( u_5717 )
43984      <font color = "red">0/1     ==>  			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
43985                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
43986      1/1          		if ( ! Sys_Clk_RstN )
43987      1/1          			u_77fb &lt;= #1.0 ( 3'b0 );
43988      1/1          		else if ( u_5717 )
43989      <font color = "red">0/1     ==>  			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );</font>
                        MISSING_ELSE
43990                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
43991                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
43992      1/1          		case ( uu_cc5c_caseSel )
43993      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
43994      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
43995      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
43996      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
43997                   		endcase
43998                   	end
43999                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44000      1/1          		if ( ! Sys_Clk_RstN )
44001      1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
44002      1/1          		else if ( u_5717 )
44003      <font color = "red">0/1     ==>  			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );</font>
                        MISSING_ELSE
44004                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44005      1/1          		if ( ! Sys_Clk_RstN )
44006      1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
44007      1/1          		else if ( u_5717 )
44008      <font color = "red">0/1     ==>  			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );</font>
                        MISSING_ELSE
44009                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
44010                   		.Clk( Sys_Clk )
44011                   	,	.Clk_ClkS( Sys_Clk_ClkS )
44012                   	,	.Clk_En( Sys_Clk_En )
44013                   	,	.Clk_EnS( Sys_Clk_EnS )
44014                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
44015                   	,	.Clk_RstN( Sys_Clk_RstN )
44016                   	,	.Clk_Tm( Sys_Clk_Tm )
44017                   	,	.O( u_bb4d )
44018                   	,	.Reset( NextRsp1 )
44019                   	,	.Set( CxtEn &amp; CxtId )
44020                   	);
44021                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44022      1/1          		if ( ! Sys_Clk_RstN )
44023      1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
44024      1/1          		else if ( u_5717 )
44025      <font color = "red">0/1     ==>  			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );</font>
                        MISSING_ELSE
44026                   	rsnoc_z_T_C_S_C_L_R_C_I6b9c7e7c82_L14 uci6b9c7e7c82( .I_12111043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
44027                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44028      1/1          		if ( ! Sys_Clk_RstN )
44029      1/1          			u_703a &lt;= #1.0 ( 8'b0 );
44030      1/1          		else if ( u_5717 )
44031      <font color = "red">0/1     ==>  			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );</font>
                        MISSING_ELSE
44032      1/1          	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
44033      1/1          			1'b1    : u_4e00 = Cxt_0 ;
44034      <font color = "red">0/1     ==>  			default : u_4e00 = 33'b0 ;</font>
44035                   		endcase
44036                   	end
44037                   	rsnoc_z_H_R_U_B_B_A274 Ib(
44038                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
44039                   	);
44040                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
44041                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
44042                   	);
44043                   	assign uRsp_Status_caseSel =
44044                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
44045                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
44046                   					&amp;	Rsp2_Status == 2'b01
44047                   				&amp;
44048                   				Rsp_Last
44049                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
44050                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
44051                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
44052                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
44053                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
44054                   		}
44055                   		;
44056                   	always @( uRsp_Status_caseSel ) begin
44057      1/1          		case ( uRsp_Status_caseSel )
44058      <font color = "red">0/1     ==>  			5'b00001 : Rsp_Status = 2'b10 ;</font>
44059      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
44060      <font color = "red">0/1     ==>  			5'b00100 : Rsp_Status = 2'b10 ;</font>
44061      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
44062      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
44063      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
44064                   		endcase
44065                   	end
44066                   	rsnoc_z_H_R_G_T2_P_U_d2d7de3d Ip(
44067                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
44068                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
44069                   	,	.Cxt_Echo( CxtPkt_Echo )
44070                   	,	.Cxt_Head( CxtPkt_Head )
44071                   	,	.Cxt_Len1( CxtPkt_Len1 )
44072                   	,	.Cxt_OpcT( CxtPkt_OpcT )
44073                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
44074                   	,	.CxtUsed( CxtUsed )
44075                   	,	.Rx_CxtId( 1'b1 )
44076                   	,	.Rx_Head( RxPkt_Head )
44077                   	,	.Rx_Last( RxPkt_Last )
44078                   	,	.Rx_Opc( RxPkt_Opc )
44079                   	,	.Rx_Pld( RxPkt_Pld )
44080                   	,	.Rx_Rdy( RxPkt_Rdy )
44081                   	,	.Rx_Status( RxPkt_Status )
44082                   	,	.Rx_Vld( RxPkt_Vld )
44083                   	,	.Sys_Clk( Sys_Clk )
44084                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44085                   	,	.Sys_Clk_En( Sys_Clk_En )
44086                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44087                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44088                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44089                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44090                   	,	.Sys_Pwr_Idle( )
44091                   	,	.Sys_Pwr_WakeUp( )
44092                   	,	.Tx_Data( TxPkt_Data )
44093                   	,	.Tx_Head( TxPkt_Head )
44094                   	,	.Tx_Rdy( TxPkt_Rdy )
44095                   	,	.Tx_Tail( TxPkt_Tail )
44096                   	,	.Tx_Vld( TxPkt_Vld )
44097                   	,	.TxCxtId( TxPktCxtId )
44098                   	,	.TxLast( TxPktLast )
44099                   	);
44100                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
44101                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
44102                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
44103                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
44104                   		.CxtUsed( CxtUsed )
44105                   	,	.FreeCxt( CtxFreeId )
44106                   	,	.FreeVld( CxtFreeVld )
44107                   	,	.NewCxt( CxtId )
44108                   	,	.NewRdy( CxtRdy )
44109                   	,	.NewVld( CxtEn )
44110                   	,	.Sys_Clk( Sys_Clk )
44111                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44112                   	,	.Sys_Clk_En( Sys_Clk_En )
44113                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44114                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44115                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44116                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44117                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
44118                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
44119                   	);
44120                   	assign Req1_AddMdL = Req1_AddNttp [30:8];
44121                   	rsnoc_z_H_R_G_T2_O_U_6461655c Io(
44122                   		.Cxt_0( Cxt_0 )
44123                   	,	.CxtUsed( CxtUsed )
44124                   	,	.Rdy( OrdRdy )
44125                   	,	.Req_AddLd0( Req1_AddLd0 )
44126                   	,	.Req_AddMdL( Req1_AddMdL )
44127                   	,	.Req_Len1( Req1_Len1 )
44128                   	,	.Req_OpcT( Req1_OpcT )
44129                   	,	.Req_RouteId( Req1_RouteId )
44130                   	,	.Req_Strm( 1'b0 )
44131                   	,	.ReqRdy( TrnRdy )
44132                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
44133                   	,	.Sys_Clk( Sys_Clk )
44134                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44135                   	,	.Sys_Clk_En( Sys_Clk_En )
44136                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44137                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44138                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44139                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44140                   	,	.Sys_Pwr_Idle( )
44141                   	,	.Sys_Pwr_WakeUp( )
44142                   	);
44143                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
44144                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
44145                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44146      1/1          		if ( ! Sys_Clk_RstN )
44147      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
44148      1/1          		else if ( NextTrn )
44149      <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( Pld_Last );</font>
                        MISSING_ELSE
44150                   	rsnoc_z_H_R_G_T2_T_U_d2d7de3d It(
44151                   		.AddrBase( IdInfo_0_AddrBase )
44152                   	,	.Cmd_Echo( Req1_Echo )
44153                   	,	.Cmd_KeyId( Req1_KeyId )
44154                   	,	.Cmd_Len1( Req1_Len1 )
44155                   	,	.Cmd_Lock( Req1_Lock )
44156                   	,	.Cmd_OpcT( Req1_OpcT )
44157                   	,	.Cmd_RawAddr( Req1_RawAddr )
44158                   	,	.Cmd_RouteId( Req1_RouteId )
44159                   	,	.Cmd_Status( Req1_Status )
44160                   	,	.Cmd_User( Req1_User )
44161                   	,	.HitId( Translation_0_Id )
44162                   	,	.Pld_Data( Pld_Data )
44163                   	,	.Pld_Last( Pld_Last )
44164                   	,	.Rdy( TrnRdy )
44165                   	,	.Rx_Data( RxErr_Data )
44166                   	,	.Rx_Head( RxErr_Head )
44167                   	,	.Rx_Rdy( RxErr_Rdy )
44168                   	,	.Rx_Tail( RxErr_Tail )
44169                   	,	.Rx_Vld( RxErr_Vld )
44170                   	,	.Sys_Clk( Sys_Clk )
44171                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44172                   	,	.Sys_Clk_En( Sys_Clk_En )
44173                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44174                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44175                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44176                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44177                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
44178                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
44179                   	,	.Vld( TrnVld )
44180                   	);
44181                   	assign Req1_Addr = Req1_RawAddr;
44182                   	assign PipeIn_Addr = Req1_Addr;
44183                   	assign u_cb9b_0 = PipeIn_Addr;
44184                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
44185                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
44186                   	assign u_c4ee = Req1_Len1 [6:2];
44187                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
44188                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
44189                   	assign PipeIn_BurstType = Req1_BurstType;
44190                   	assign u_cb9b_1 = PipeIn_BurstType;
44191                   	assign u_cb9b_11 = PipeIn_Opc;
44192                   	assign PipeIn_Urg = Req1_Urg;
44193                   	assign u_cb9b_17 = PipeIn_Urg;
44194                   	assign PipeIn_User = Req1_User;
44195                   	assign u_cb9b_19 = PipeIn_User;
44196                   	assign PipeIn_Data = Pld_Data;
44197                   	assign u_cb9b_2 = PipeIn_Data;
44198                   	assign Req1_Fail = Req1_Status == 2'b11;
44199                   	assign PipeIn_Fail = Req1_Fail;
44200                   	assign u_cb9b_4 = PipeIn_Fail;
44201                   	assign PipeIn_Head = ReqHead;
44202                   	assign u_cb9b_6 = PipeIn_Head;
44203                   	assign PipeIn_Last = Pld_Last;
44204                   	assign u_cb9b_7 = PipeIn_Last;
44205                   	assign PipeIn_Len1 = Req1_Len1;
44206                   	assign u_cb9b_8 = PipeIn_Len1;
44207                   	assign PipeIn_Lock = Req1_Lock;
44208                   	assign u_cb9b_9 = PipeIn_Lock;
44209                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
44210                   	assign PostRdy = GenLcl_Req_Rdy;
44211                   	assign PipeOut_Urg = u_d4d9_17;
44212                   	assign PipeOut_Head = u_d4d9_6;
44213                   	assign PipeOutHead = PipeOut_Head;
44214                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
44215                   	assign uReq1_Opc_caseSel =
44216                   		{		Req1_OpcT == 4'b0110
44217                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
44218                   			,	Req1_OpcT == 4'b0011
44219                   			,	Req1_OpcT == 4'b0010
44220                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
44221                   		}
44222                   		;
44223                   	always @( uReq1_Opc_caseSel ) begin
44224      1/1          		case ( uReq1_Opc_caseSel )
44225      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
44226      <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
44227      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
44228      <font color = "red">0/1     ==>  			5'b01000 : Req1_Opc = 3'b100 ;</font>
44229      <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
44230      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
44231                   		endcase
44232                   	end
44233                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
44234                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
44235      1/1          		case ( uPipeIn_Opc_caseSel )
44236      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
44237      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
44238      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
44239      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
44240      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
44241                   		endcase
44242                   	end
44243                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
44244                   		.Rx_0( u_cb9b_0 )
44245                   	,	.Rx_1( u_cb9b_1 )
44246                   	,	.Rx_11( u_cb9b_11 )
44247                   	,	.Rx_14( 1'b0 )
44248                   	,	.Rx_15( 1'b0 )
44249                   	,	.Rx_17( u_cb9b_17 )
44250                   	,	.Rx_19( u_cb9b_19 )
44251                   	,	.Rx_2( u_cb9b_2 )
44252                   	,	.Rx_4( u_cb9b_4 )
44253                   	,	.Rx_6( u_cb9b_6 )
44254                   	,	.Rx_7( u_cb9b_7 )
44255                   	,	.Rx_8( u_cb9b_8 )
44256                   	,	.Rx_9( u_cb9b_9 )
44257                   	,	.RxRdy( ReqRdy )
44258                   	,	.RxVld( ReqVld )
44259                   	,	.Sys_Clk( Sys_Clk )
44260                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44261                   	,	.Sys_Clk_En( Sys_Clk_En )
44262                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44263                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44264                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44265                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44266                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
44267                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
44268                   	,	.Tx_0( u_d4d9_0 )
44269                   	,	.Tx_1( u_d4d9_1 )
44270                   	,	.Tx_11( u_d4d9_11 )
44271                   	,	.Tx_14( u_d4d9_14 )
44272                   	,	.Tx_15( u_d4d9_15 )
44273                   	,	.Tx_17( u_d4d9_17 )
44274                   	,	.Tx_19( u_d4d9_19 )
44275                   	,	.Tx_2( u_d4d9_2 )
44276                   	,	.Tx_4( u_d4d9_4 )
44277                   	,	.Tx_6( u_d4d9_6 )
44278                   	,	.Tx_7( u_d4d9_7 )
44279                   	,	.Tx_8( u_d4d9_8 )
44280                   	,	.Tx_9( u_d4d9_9 )
44281                   	,	.TxRdy( PipeOutRdy )
44282                   	,	.TxVld( PipeOutVld )
44283                   	);
44284                   	assign PipeOut_Addr = u_d4d9_0;
44285                   	assign GenLcl_Req_Addr = PipeOut_Addr;
44286                   	assign PipeOut_Data = u_d4d9_2;
44287                   	assign MyDatum = PipeOut_Data [35:0];
44288                   	assign MyData = { 2'b0 , MyDatum };
44289                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
44290                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
44291                   	);
44292                   	assign PipeOut_Fail = u_d4d9_4;
44293                   	assign NullBe = PipeOut_Fail;
44294                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
44295                   	assign GenLcl_Req_Vld = PostVld;
44296                   	assign PipeOut_Last = u_d4d9_7;
44297                   	assign GenLcl_Req_Last = PipeOut_Last;
44298                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
44299                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
44300                   	assign PipeOut_BurstType = u_d4d9_1;
44301                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
44302                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
44303                   	assign PipeOut_Len1 = u_d4d9_8;
44304                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
44305                   	assign PipeOut_Lock = u_d4d9_9;
44306                   	assign GenLcl_Req_Lock = PipeOut_Lock;
44307                   	assign PipeOut_Opc = u_d4d9_11;
44308                   	assign GenLcl_Req_Opc = PipeOut_Opc;
44309                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
44310                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
44311                   	assign PipeOut_SeqUnique = u_d4d9_15;
44312                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
44313                   	assign PipeOut_User = u_d4d9_19;
44314                   	assign GenLcl_Req_User = PipeOut_User;
44315                   	assign Rsp0_Rdy = Rsp1_Rdy;
44316                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
44317                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
44318                   		.Clk( Sys_Clk )
44319                   	,	.Clk_ClkS( Sys_Clk_ClkS )
44320                   	,	.Clk_En( Sys_Clk_En )
44321                   	,	.Clk_EnS( Sys_Clk_EnS )
44322                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
44323                   	,	.Clk_RstN( Sys_Clk_RstN )
44324                   	,	.Clk_Tm( Sys_Clk_Tm )
44325                   	,	.En( GenLcl_Req_Vld )
44326                   	,	.O( u_43f9 )
44327                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
44328                   	,	.Set( NullBe &amp; PipeOutHead )
44329                   	);
44330                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
44331                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
44332                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
44333                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
44334                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
44335                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
44336                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
44337                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
44338                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
44339                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
44340                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
44341                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
44342                   	,	.GenLcl_Req_User( GenLcl_Req_User )
44343                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
44344                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
44345                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
44346                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
44347                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
44348                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
44349                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
44350                   	,	.GenPrt_Req_Addr( u_Req_Addr )
44351                   	,	.GenPrt_Req_Be( u_Req_Be )
44352                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
44353                   	,	.GenPrt_Req_Data( u_Req_Data )
44354                   	,	.GenPrt_Req_Last( u_Req_Last )
44355                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
44356                   	,	.GenPrt_Req_Lock( u_Req_Lock )
44357                   	,	.GenPrt_Req_Opc( u_Req_Opc )
44358                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
44359                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
44360                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
44361                   	,	.GenPrt_Req_User( u_Req_User )
44362                   	,	.GenPrt_Req_Vld( u_Req_Vld )
44363                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
44364                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
44365                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
44366                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
44367                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
44368                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
44369                   	);
44370                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
44371                   		.GenLcl_Req_Addr( u_Req_Addr )
44372                   	,	.GenLcl_Req_Be( u_Req_Be )
44373                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
44374                   	,	.GenLcl_Req_Data( u_Req_Data )
44375                   	,	.GenLcl_Req_Last( u_Req_Last )
44376                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
44377                   	,	.GenLcl_Req_Lock( u_Req_Lock )
44378                   	,	.GenLcl_Req_Opc( u_Req_Opc )
44379                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
44380                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
44381                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
44382                   	,	.GenLcl_Req_User( u_Req_User )
44383                   	,	.GenLcl_Req_Vld( u_Req_Vld )
44384                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
44385                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
44386                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
44387                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
44388                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
44389                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
44390                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
44391                   	,	.GenPrt_Req_Be( Gen_Req_Be )
44392                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
44393                   	,	.GenPrt_Req_Data( Gen_Req_Data )
44394                   	,	.GenPrt_Req_Last( Gen_Req_Last )
44395                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
44396                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
44397                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
44398                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
44399                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
44400                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
44401                   	,	.GenPrt_Req_User( Gen_Req_User )
44402                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
44403                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
44404                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
44405                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
44406                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
44407                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
44408                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
44409                   	,	.Sys_Clk( Sys_Clk )
44410                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44411                   	,	.Sys_Clk_En( Sys_Clk_En )
44412                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44413                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44414                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44415                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44416                   	,	.Sys_Pwr_Idle( u_70_Idle )
44417                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
44418                   	);
44419                   	assign IdInfo_0_Id = Translation_0_Id;
44420                   	assign IdInfo_1_Id = Req1_KeyId;
44421                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
44422                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
44423                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44424      1/1          		if ( ! Sys_Clk_RstN )
44425      1/1          			Load &lt;= #1.0 ( 2'b0 );
44426      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
44427                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
44428                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44429      1/1          		if ( ! Sys_Clk_RstN )
44430      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
44431      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
44432                   	assign RxInt_Rdy = RxIn_Rdy;
44433                   	assign Rx_Rdy = RxInt_Rdy;
44434                   	assign WakeUp_Rx = Rx_Vld;
44435                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
44436                   	assign u_f14a = RxIn_Data [106:93];
44437                   	assign Translation_0_Aperture = u_f14a [13:5];
44438                   	assign TxBypData = TxIn_Data [37:0];
44439                   	assign TxLcl_Data =
44440                   		{			{	TxIn_Data [107]
44441                   			,	TxIn_Data [106:93]
44442                   			,	TxIn_Data [92:89]
44443                   			,	TxIn_Data [88:87]
44444                   			,	TxIn_Data [86:80]
44445                   			,	TxIn_Data [79:49]
44446                   			,	TxIn_Data [48:41]
44447                   			,	TxIn_Data [40:38]
44448                   			}
44449                   		,
44450                   		TxBypData
44451                   		};
44452                   	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
44453                   	assign TxLcl_Head = TxIn_Head;
44454                   	assign Tx_Head = TxLcl_Head;
44455                   	assign TxLcl_Tail = TxIn_Tail;
44456                   	assign Tx_Tail = TxLcl_Tail;
44457                   	assign TxLcl_Vld = TxIn_Vld;
44458                   	assign Tx_Vld = TxLcl_Vld;
44459                   	assign WakeUp_Other = 1'b0;
44460                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
44461                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
44462                   	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
44463                   	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
44464                   	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
44465                   	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
44466                   	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
44467                   	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
44468                   	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
44469                   	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
44470                   	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
44471                   	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
44472                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
44473                   	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
44474                   	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
44475                   	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
44476                   	assign u_fd35_Hdr_Lock = TxIn_Data [107];
44477                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
44478                   	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
44479                   	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
44480                   	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
44481                   	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
44482                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
44483                   	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
44484                   	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
44485                   	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
44486                   	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
44487                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
44488                   	assign u_a9bf_Data_Last = RxIn_Data [37];
44489                   	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
44490                   	assign u_a9bf_Data_Err = RxIn_Data [36];
44491                   	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
44492                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
44493                   	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
44494                   	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
44495                   	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
44496                   	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
44497                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
44498                   	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
44499                   	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
44500                   	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
44501                   	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
44502                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
44503                   	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
44504                   	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
44505                   	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
44506                   	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
44507                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
44508                   	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
44509                   	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
44510                   	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
44511                   	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
44512                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
44513                   	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
44514                   	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
44515                   	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
44516                   	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
44517                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
44518                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
44519                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
44520                   	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
44521                   	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
44522                   	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
44523                   	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
44524                   	assign u_fd35_Data_Last = TxIn_Data [37];
44525                   	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
44526                   	assign u_fd35_Data_Err = TxIn_Data [36];
44527                   	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
44528                   	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
44529                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
44530                   	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
44531                   	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
44532                   	assign u_5ddf = CxtUsed;
44533                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
44534                   	// synopsys translate_off
44535                   	// synthesis translate_off
44536                   	always @( posedge Sys_Clk )
44537      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
44538      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
44539      <font color = "grey">unreachable  </font>				dontStop = 0;
44540      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
44541      <font color = "grey">unreachable  </font>				if (!dontStop) begin
44542      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
44543      <font color = "grey">unreachable  </font>					$stop;
44544                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
44545                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1324.html" >rsnoc_z_H_R_G_T2_U_U_80a5bf08</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       43984
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       43989
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44003
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44008
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44025
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44031
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44188
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44421
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1324.html" >rsnoc_z_H_R_G_T2_U_U_80a5bf08</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1010</td>
<td class="rt">10</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">6</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">4</td>
<td class="rt">0.79  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1010</td>
<td class="rt">10</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">6</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">4</td>
<td class="rt">0.79  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1324.html" >rsnoc_z_H_R_G_T2_U_U_80a5bf08</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44188</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">44421</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">43981</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">43986</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">43992</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">44000</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">44005</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">44022</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">44028</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">44032</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">44057</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44146</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">44224</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">44235</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44424</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44429</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44188      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44421      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
43981      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
43982      			u_3d2e <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
43983      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
43984      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
43986      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
43987      			u_77fb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
43988      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
43989      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
43992      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
43993      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
43994      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
43995      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
43996      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44000      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44001      			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
44002      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
44003      			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44005      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44006      			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
44007      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
44008      			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44022      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44023      			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
44024      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
44025      			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44028      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44029      			u_703a <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
44030      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
44031      			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44032      	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
           	                           <font color = "red">-1-</font>               		               
44033      			1'b1    : u_4e00 = Cxt_0 ;
           <font color = "green">			==></font>
44034      			default : u_4e00 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44057      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
44058      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
44059      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
44060      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
44061      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
44062      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
44063      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44146      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44147      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
44148      		else if ( NextTrn )
           		     <font color = "red">-2-</font>  
44149      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44224      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
44225      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
44226      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
44227      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
44228      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "red">			==></font>
44229      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
44230      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44235      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
44236      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
44237      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
44238      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
44239      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
44240      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44424      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44425      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
44426      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44429      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44430      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
44431      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_165003">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_80a5bf08">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
