{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605022738300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605022738301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 12:38:58 2020 " "Processing started: Tue Nov 10 12:38:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605022738301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022738301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022738301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605022738905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605022738905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_op-arch_1 " "Found design unit 1: mux_op-arch_1" {  } { { "mux.vhd" "" { Text "C:/Workspace/projeto2/mux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605022752201 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_op " "Found entity 1: mux_op" {  } { { "mux.vhd" "" { Text "C:/Workspace/projeto2/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605022752201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022752201 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"o_Q1\";  expecting \"then\" reg.vhd(17) " "VHDL syntax error at reg.vhd(17) near text \"o_Q1\";  expecting \"then\"" {  } { { "reg.vhd" "" { Text "C:/Workspace/projeto2/reg.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022752204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement reg.vhd(19) " "VHDL syntax error at reg.vhd(19) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "reg.vhd" "" { Text "C:/Workspace/projeto2/reg.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022752204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \":=\", or \"<=\" reg.vhd(19) " "VHDL syntax error at reg.vhd(19) near text \"then\";  expecting \":=\", or \"<=\"" {  } { { "reg.vhd" "" { Text "C:/Workspace/projeto2/reg.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022752204 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" reg.vhd(23) " "VHDL syntax error at reg.vhd(23) near text \"if\";  expecting \"process\"" {  } { { "reg.vhd" "" { Text "C:/Workspace/projeto2/reg.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022752204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file reg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022752205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto2-arch_3 " "Found design unit 1: projeto2-arch_3" {  } { { "ula.vhd" "" { Text "C:/Workspace/projeto2/ula.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605022752207 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto2 " "Found entity 1: projeto2" {  } { { "ula.vhd" "" { Text "C:/Workspace/projeto2/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605022752207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022752207 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605022752393 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 10 12:39:12 2020 " "Processing ended: Tue Nov 10 12:39:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605022752393 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605022752393 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605022752393 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022752393 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605022753050 ""}
