{
  "Top": "Filter2DKernel",
  "RtlTop": "Filter2DKernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "Filter2DKernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "coeffs": {
      "index": "0",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_config",
          "name": "coeffs",
          "usage": "data",
          "direction": "in"
        }]
    },
    "factor": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_config",
          "name": "factor",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bias": {
      "index": "2",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_config",
          "name": "bias",
          "usage": "data",
          "direction": "in"
        }]
    },
    "width": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_config",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_config",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stride": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_config",
          "name": "stride",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input_stream": {
      "index": "6",
      "direction": "in",
      "srcType": "stream<int, 2>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "7",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description {2D Convolution}",
      "config_export -display_name=Conv2D",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top Filter2DKernel -name Filter2DKernel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Filter2DKernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "144"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Filter2DKernel",
    "Version": "1.0",
    "DisplayName": "Conv2D",
    "Revision": "",
    "Description": "2D Convolution",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Filter2DKernel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/filter2d_hw.cpp",
      "..\/..\/filter2d_hw.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Filter2DKernel_config_s_axi.vhd",
      "impl\/vhdl\/Filter2DKernel_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/Filter2DKernel_fifo_w16_d3_S.vhd",
      "impl\/vhdl\/Filter2DKernel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Filter2DKernel_fifo_w3872_d3_A.vhd",
      "impl\/vhdl\/Filter2DKernel_Filter2D.vhd",
      "impl\/vhdl\/Filter2DKernel_Filter2DKernel_entry3.vhd",
      "impl\/vhdl\/Filter2DKernel_Filter2DKernel_entry4.vhd",
      "impl\/vhdl\/Filter2DKernel_fmul_32ns_32ns_32_8_max_dsp_1.vhd",
      "impl\/vhdl\/Filter2DKernel_mul_mul_11ns_11ns_22_4_1.vhd",
      "impl\/vhdl\/Filter2DKernel_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/Filter2DKernel_p_hls_fptosi_float_i32.vhd",
      "impl\/vhdl\/Filter2DKernel_ReadFromMem.vhd",
      "impl\/vhdl\/Filter2DKernel_regslice_both.vhd",
      "impl\/vhdl\/Filter2DKernel_sitofp_32ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/Filter2DKernel_start_for_Filter2D_U0.vhd",
      "impl\/vhdl\/Filter2DKernel_start_for_Filter2DKernel_entry4_U0.vhd",
      "impl\/vhdl\/Filter2DKernel_start_for_Window2D_U0.vhd",
      "impl\/vhdl\/Filter2DKernel_Window2D.vhd",
      "impl\/vhdl\/Filter2DKernel_Window2D_LineBuffer_0.vhd",
      "impl\/vhdl\/Filter2DKernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Filter2DKernel_config_s_axi.v",
      "impl\/verilog\/Filter2DKernel_fifo_w16_d2_S.v",
      "impl\/verilog\/Filter2DKernel_fifo_w16_d3_S.v",
      "impl\/verilog\/Filter2DKernel_fifo_w32_d2_S.v",
      "impl\/verilog\/Filter2DKernel_fifo_w3872_d3_A.v",
      "impl\/verilog\/Filter2DKernel_Filter2D.v",
      "impl\/verilog\/Filter2DKernel_Filter2DKernel_entry3.v",
      "impl\/verilog\/Filter2DKernel_Filter2DKernel_entry4.v",
      "impl\/verilog\/Filter2DKernel_fmul_32ns_32ns_32_8_max_dsp_1.v",
      "impl\/verilog\/Filter2DKernel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/Filter2DKernel_hls_deadlock_detector.vh",
      "impl\/verilog\/Filter2DKernel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/Filter2DKernel_mul_mul_11ns_11ns_22_4_1.v",
      "impl\/verilog\/Filter2DKernel_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/Filter2DKernel_p_hls_fptosi_float_i32.v",
      "impl\/verilog\/Filter2DKernel_ReadFromMem.v",
      "impl\/verilog\/Filter2DKernel_regslice_both.v",
      "impl\/verilog\/Filter2DKernel_sitofp_32ns_32_7_no_dsp_1.v",
      "impl\/verilog\/Filter2DKernel_start_for_Filter2D_U0.v",
      "impl\/verilog\/Filter2DKernel_start_for_Filter2DKernel_entry4_U0.v",
      "impl\/verilog\/Filter2DKernel_start_for_Window2D_U0.v",
      "impl\/verilog\/Filter2DKernel_Window2D.v",
      "impl\/verilog\/Filter2DKernel_Window2D_LineBuffer_0.v",
      "impl\/verilog\/Filter2DKernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Filter2DKernel_v1_0\/data\/Filter2DKernel.mdd",
      "impl\/misc\/drivers\/Filter2DKernel_v1_0\/data\/Filter2DKernel.tcl",
      "impl\/misc\/drivers\/Filter2DKernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Filter2DKernel_v1_0\/src\/xfilter2dkernel.c",
      "impl\/misc\/drivers\/Filter2DKernel_v1_0\/src\/xfilter2dkernel.h",
      "impl\/misc\/drivers\/Filter2DKernel_v1_0\/src\/xfilter2dkernel_hw.h",
      "impl\/misc\/drivers\/Filter2DKernel_v1_0\/src\/xfilter2dkernel_linux.c",
      "impl\/misc\/drivers\/Filter2DKernel_v1_0\/src\/xfilter2dkernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Filter2DKernel_ap_fmul_6_max_dsp_32_ip.tcl",
      "impl\/misc\/Filter2DKernel_ap_sitofp_5_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/Filter2DKernel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/mnt\/data\/Xilinx_Workspace\/Vivado\/ZCU102_10ffts\/HLS_accel\/Conv2D\/conv_filter_prj\/solution\/.debug\/Filter2DKernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Filter2DKernel_ap_fmul_6_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Filter2DKernel_ap_fmul_6_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Filter2DKernel_ap_sitofp_5_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Filter2DKernel_ap_sitofp_5_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_config:input_stream_V:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_stream_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "input_stream_V_",
      "ports": [
        "input_stream_V_TDATA",
        "input_stream_V_TREADY",
        "input_stream_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    },
    "s_axi_config": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "10",
      "portPrefix": "s_axi_config_",
      "paramPrefix": "C_S_AXI_CONFIG_",
      "ports": [
        "s_axi_config_ARADDR",
        "s_axi_config_ARREADY",
        "s_axi_config_ARVALID",
        "s_axi_config_AWADDR",
        "s_axi_config_AWREADY",
        "s_axi_config_AWVALID",
        "s_axi_config_BREADY",
        "s_axi_config_BRESP",
        "s_axi_config_BVALID",
        "s_axi_config_RDATA",
        "s_axi_config_RREADY",
        "s_axi_config_RRESP",
        "s_axi_config_RVALID",
        "s_axi_config_WDATA",
        "s_axi_config_WREADY",
        "s_axi_config_WSTRB",
        "s_axi_config_WVALID"
      ],
      "memories": {"coeffs": {
          "offset": "512",
          "range": "512"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "factor",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of factor",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "factor",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of factor"
            }]
        },
        {
          "offset": "0x18",
          "name": "bias",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "bias",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 15 to 0 of bias"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "width",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of width",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "width",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 15 to 0 of width"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "height",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of height",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "height",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 15 to 0 of height"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "stride",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of stride",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "stride",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 15 to 0 of stride"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "512",
          "argName": "coeffs"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_config_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_AWADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_config_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_config_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_config_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_ARADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_config_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_config_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_config_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_stream_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Filter2DKernel",
      "Instances": [
        {
          "ModuleName": "Filter2D",
          "InstanceName": "Filter2D_U0",
          "Instances": [
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1214"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1219"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1224"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1229"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1234"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1239"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1244"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1249"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1254"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1259"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1264"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1269"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1274"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1279"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1284"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1289"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1294"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1299"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1304"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1309"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1314"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1319"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1324"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1329"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1334"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1339"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1344"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1349"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1354"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1359"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1364"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1369"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1374"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1379"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1384"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1389"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1394"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1399"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1404"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1409"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1414"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1419"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1424"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1429"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1434"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1439"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1444"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1449"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1454"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1459"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1464"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1469"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1474"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1479"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1484"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1489"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1494"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1499"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1504"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1509"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1514"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1519"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1524"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1529"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1534"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1539"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1544"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1549"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1554"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1559"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1564"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1569"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1574"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1579"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1584"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1589"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1594"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1599"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1604"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1609"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1614"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1619"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1624"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1629"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1634"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1639"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1644"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1649"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1654"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1659"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1664"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1669"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1674"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1679"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1684"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1689"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1694"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1699"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1704"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1709"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1714"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1719"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1724"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1729"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1734"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1739"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1744"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1749"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1754"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1759"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1764"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1769"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1774"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1779"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1784"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1789"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1794"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1799"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1804"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1809"
            },
            {
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_1814"
            }
          ]
        },
        {
          "ModuleName": "Window2D",
          "InstanceName": "Window2D_U0"
        },
        {
          "ModuleName": "ReadFromMem",
          "InstanceName": "ReadFromMem_U0"
        },
        {
          "ModuleName": "Filter2DKernel_entry4",
          "InstanceName": "Filter2DKernel_entry4_U0"
        },
        {
          "ModuleName": "Filter2DKernel_entry3",
          "InstanceName": "Filter2DKernel_entry3_U0"
        }
      ]
    },
    "Info": {
      "Filter2DKernel_entry3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Filter2DKernel_entry4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "ReadFromMem": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Window2D": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_hls_fptosi_float_i32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Filter2D": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Filter2DKernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Filter2DKernel_entry3": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "1.166"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Filter2DKernel_entry4": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "2.333"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "92",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ReadFromMem": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "131",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "1.237"
        },
        "Loops": [{
            "Name": "read_coefs",
            "TripCount": "128",
            "Latency": "129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "50",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Window2D": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "1041608",
          "LatencyWorst": "2083211",
          "PipelineIIMin": "6",
          "PipelineIIMax": "2083211",
          "PipelineII": "6 ~ 2083211",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "1.726"
        },
        "Loops": [{
            "Name": "update_window",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "2083206",
            "Latency": "1 ~ 2083206",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "40",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "2",
          "DSP": "1",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "7877",
          "AVAIL_FF": "548160",
          "UTIL_FF": "1",
          "LUT": "462",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "p_hls_fptosi_float_i32": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "1.465"
        },
        "Area": {
          "FF": "132",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "632",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Filter2D": {
        "Latency": {
          "LatencyBest": "135",
          "LatencyAvg": "",
          "LatencyWorst": "2073751",
          "PipelineIIMin": "135",
          "PipelineIIMax": "2073751",
          "PipelineII": "135 ~ 2073751",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "3.239"
        },
        "Loops": [
          {
            "Name": "load_coefs_VITIS_LOOP_156_1",
            "TripCount": "121",
            "Latency": "121",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "apply_filter_VITIS_LOOP_165_2",
            "TripCount": "",
            "LatencyMin": "7",
            "LatencyMax": "2073623",
            "Latency": "7 ~ 2073623",
            "PipelineII": "1",
            "PipelineDepth": "25"
          }
        ],
        "Area": {
          "DSP": "364",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "14",
          "FF": "61195",
          "AVAIL_FF": "548160",
          "UTIL_FF": "11",
          "LUT": "103787",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "37",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Filter2DKernel": {
        "Latency": {
          "LatencyBest": "144",
          "LatencyAvg": "",
          "LatencyWorst": "2083213",
          "PipelineIIMin": "136",
          "PipelineIIMax": "2083212",
          "PipelineII": "136 ~ 2083212",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "3.239"
        },
        "Area": {
          "BRAM_18K": "258",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "14",
          "DSP": "365",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "14",
          "FF": "70410",
          "AVAIL_FF": "548160",
          "UTIL_FF": "12",
          "LUT": "105485",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "38",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-07 16:46:21 MST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
