PPA Report for shift_reg_with_load.v (Module: shift_reg_with_load)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 12
IO Count: 24
Cell Count: 76

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 628.93 MHz
Reg-to-Reg Critical Path Delay: 1.444 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
