Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 25 23:07:37 2023
| Host         : PowerPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/micha/AppData/Roaming/Xilinx/Vivado/timing_3.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (255)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: arvalid (HIGH)

genblk1.axi4lite_read_1/genblk1.arready_temp_reg/C

 There is 1 register/latch pin with no clock driven by root clock pin: awvalid (HIGH)

genblk1.axi4lite_write_1/genblk1.awready_temp_reg/C

 There is 1 register/latch pin with no clock driven by root clock pin: rready (HIGH)

genblk1.axi4lite_read_1/genblk1.rvalid_temp_reg/C

 There is 1 register/latch pin with no clock driven by root clock pin: wvalid (HIGH)

genblk1.axi4lite_write_1/genblk1.wready_temp_reg/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (255)
---------------------------------
 There are 255 ports with no output delay specified. (HIGH)

addr_r_o[2]
addr_r_o[3]
addr_r_o[4]
addr_r_o[5]
addr_w_o[2]
addr_w_o[3]
addr_w_o[4]
addr_w_o[5]
ap_done_o
ap_idle_o
ap_start_o
arready
awready
counter_o[0]
counter_o[1]
counter_o[2]
counter_o[3]
counter_o[4]
counter_o[5]
counter_o[6]
counter_o[7]
counter_o[8]
counter_o[9]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
fir_start_address_o[2]
fir_start_address_o[3]
fir_start_address_o[4]
fir_start_address_o[5]
fir_start_o
i_o[0]
i_o[1]
i_o[2]
i_o[3]
last_state_o[0]
last_state_o[1]
last_state_o[2]
mac_EN_o
mac_reset_o
out_adress[0]
out_adress[10]
out_adress[11]
out_adress[1]
out_adress[2]
out_adress[3]
out_adress[4]
out_adress[5]
out_adress[6]
out_adress[7]
out_adress[8]
out_adress[9]
out_data[0]
out_data[10]
out_data[11]
out_data[12]
out_data[13]
out_data[14]
out_data[15]
out_data[16]
out_data[17]
out_data[18]
out_data[19]
out_data[1]
out_data[20]
out_data[21]
out_data[22]
out_data[23]
out_data[24]
out_data[25]
out_data[26]
out_data[27]
out_data[28]
out_data[29]
out_data[2]
out_data[30]
out_data[31]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_data[8]
out_data[9]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
result_Y_o[0]
result_Y_o[10]
result_Y_o[11]
result_Y_o[12]
result_Y_o[13]
result_Y_o[14]
result_Y_o[15]
result_Y_o[16]
result_Y_o[17]
result_Y_o[18]
result_Y_o[19]
result_Y_o[1]
result_Y_o[20]
result_Y_o[21]
result_Y_o[22]
result_Y_o[23]
result_Y_o[24]
result_Y_o[25]
result_Y_o[26]
result_Y_o[27]
result_Y_o[28]
result_Y_o[29]
result_Y_o[2]
result_Y_o[30]
result_Y_o[31]
result_Y_o[3]
result_Y_o[4]
result_Y_o[5]
result_Y_o[6]
result_Y_o[7]
result_Y_o[8]
result_Y_o[9]
result_ready_o
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
state_data_ram[0]
state_data_ram[1]
state_data_ram[2]
state_r[0]
state_r[1]
state_w[0]
state_w[1]
status_address_gen_o[0]
status_address_gen_o[1]
status_address_gen_o[2]
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
tb_A_o[2]
tb_A_o[3]
tb_A_o[4]
tb_A_o[5]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.276        0.000                      0                  413        0.072        0.000                      0                  413        4.500        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.276        0.000                      0                  413        0.072        0.000                      0                  413        4.500        0.000                       0                   223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 genblk1.last_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.addr_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.987ns  (logic 0.900ns (30.131%)  route 2.087ns (69.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.last_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 f  genblk1.last_state_reg[2]/Q
                         net (fo=6, unplaced)         0.838     8.775    last_state_o_OBUF[2]
                                                                      f  genblk1.addr_r[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     9.070 r  genblk1.addr_r[5]_i_4/O
                         net (fo=1, unplaced)         0.449     9.519    genblk1.data_ram_axi4stream1/genblk1.addr_r_reg[2]
                                                                      r  genblk1.data_ram_axi4stream1/genblk1.addr_r[5]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.643 r  genblk1.data_ram_axi4stream1/genblk1.addr_r[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.443    genblk1.data_ram_axi4stream1_n_17
                         FDRE                                         r  genblk1.addr_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_r_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 genblk1.last_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.addr_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.987ns  (logic 0.900ns (30.131%)  route 2.087ns (69.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.last_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 f  genblk1.last_state_reg[2]/Q
                         net (fo=6, unplaced)         0.838     8.775    last_state_o_OBUF[2]
                                                                      f  genblk1.addr_r[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     9.070 r  genblk1.addr_r[5]_i_4/O
                         net (fo=1, unplaced)         0.449     9.519    genblk1.data_ram_axi4stream1/genblk1.addr_r_reg[2]
                                                                      r  genblk1.data_ram_axi4stream1/genblk1.addr_r[5]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.643 r  genblk1.data_ram_axi4stream1/genblk1.addr_r[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.443    genblk1.data_ram_axi4stream1_n_17
                         FDRE                                         r  genblk1.addr_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_r_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.addr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 genblk1.last_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.addr_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.987ns  (logic 0.900ns (30.131%)  route 2.087ns (69.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.last_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 f  genblk1.last_state_reg[2]/Q
                         net (fo=6, unplaced)         0.838     8.775    last_state_o_OBUF[2]
                                                                      f  genblk1.addr_r[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     9.070 r  genblk1.addr_r[5]_i_4/O
                         net (fo=1, unplaced)         0.449     9.519    genblk1.data_ram_axi4stream1/genblk1.addr_r_reg[2]
                                                                      r  genblk1.data_ram_axi4stream1/genblk1.addr_r[5]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.643 r  genblk1.data_ram_axi4stream1/genblk1.addr_r[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.443    genblk1.data_ram_axi4stream1_n_17
                         FDRE                                         r  genblk1.addr_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_r_reg[4]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.addr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 genblk1.last_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.addr_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.987ns  (logic 0.900ns (30.131%)  route 2.087ns (69.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.last_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 f  genblk1.last_state_reg[2]/Q
                         net (fo=6, unplaced)         0.838     8.775    last_state_o_OBUF[2]
                                                                      f  genblk1.addr_r[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     9.070 r  genblk1.addr_r[5]_i_4/O
                         net (fo=1, unplaced)         0.449     9.519    genblk1.data_ram_axi4stream1/genblk1.addr_r_reg[2]
                                                                      r  genblk1.data_ram_axi4stream1/genblk1.addr_r[5]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.643 r  genblk1.data_ram_axi4stream1/genblk1.addr_r[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.443    genblk1.data_ram_axi4stream1_n_17
                         FDRE                                         r  genblk1.addr_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_r_reg[5]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.addr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.addr_w_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.956ns  (logic 0.900ns (30.447%)  route 2.056ns (69.553%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/Q
                         net (fo=26, unplaced)        0.807     8.744    genblk1.data_ram_axi4stream1/genblk1.state[1]
                                                                      r  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.039 f  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3/O
                         net (fo=1, unplaced)         0.449     9.488    genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3_n_0
                                                                      f  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.612 r  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.412    genblk1.data_ram_axi4stream1_n_16
                         FDRE                                         r  genblk1.addr_w_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_w_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.addr_w_reg[2]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.addr_w_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.956ns  (logic 0.900ns (30.447%)  route 2.056ns (69.553%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/Q
                         net (fo=26, unplaced)        0.807     8.744    genblk1.data_ram_axi4stream1/genblk1.state[1]
                                                                      r  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.039 f  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3/O
                         net (fo=1, unplaced)         0.449     9.488    genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3_n_0
                                                                      f  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.612 r  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.412    genblk1.data_ram_axi4stream1_n_16
                         FDRE                                         r  genblk1.addr_w_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_w_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.addr_w_reg[3]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.addr_w_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.956ns  (logic 0.900ns (30.447%)  route 2.056ns (69.553%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/Q
                         net (fo=26, unplaced)        0.807     8.744    genblk1.data_ram_axi4stream1/genblk1.state[1]
                                                                      r  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.039 f  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3/O
                         net (fo=1, unplaced)         0.449     9.488    genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3_n_0
                                                                      f  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.612 r  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.412    genblk1.data_ram_axi4stream1_n_16
                         FDRE                                         r  genblk1.addr_w_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_w_reg[4]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.addr_w_reg[4]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.addr_w_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.956ns  (logic 0.900ns (30.447%)  route 2.056ns (69.553%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/Q
                         net (fo=26, unplaced)        0.807     8.744    genblk1.data_ram_axi4stream1/genblk1.state[1]
                                                                      r  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.039 f  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3/O
                         net (fo=1, unplaced)         0.449     9.488    genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_3_n_0
                                                                      f  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.612 r  genblk1.data_ram_axi4stream1/genblk1.addr_w[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.412    genblk1.data_ram_axi4stream1_n_16
                         FDRE                                         r  genblk1.addr_w_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_w_reg[5]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.addr_w_reg[5]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 genblk1.address_gen1/FSM_sequential_genblk1.state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.address_gen1/genblk1.tap_addr_r_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.603ns  (logic 0.776ns (29.812%)  route 1.827ns (70.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[1]/Q
                         net (fo=22, unplaced)        1.027     8.964    genblk1.address_gen1/genblk1.state[1]
                                                                      r  genblk1.address_gen1/genblk1.tap_addr_r_temp[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     9.259 r  genblk1.address_gen1/genblk1.tap_addr_r_temp[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.059    genblk1.address_gen1/genblk1.tap_addr_r_temp[5]_i_1_n_0
                         FDRE                                         r  genblk1.address_gen1/genblk1.tap_addr_r_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/genblk1.tap_addr_r_temp_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.address_gen1/genblk1.tap_addr_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 genblk1.address_gen1/FSM_sequential_genblk1.state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.address_gen1/genblk1.tap_addr_r_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@10.000ns - axis_clk fall@5.000ns)
  Data Path Delay:        2.603ns  (logic 0.776ns (29.812%)  route 1.827ns (70.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns = ( 7.456 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[1]/Q
                         net (fo=22, unplaced)        1.027     8.964    genblk1.address_gen1/genblk1.state[1]
                                                                      r  genblk1.address_gen1/genblk1.tap_addr_r_temp[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     9.259 r  genblk1.address_gen1/genblk1.tap_addr_r_temp[5]_i_1/O
                         net (fo=4, unplaced)         0.800    10.059    genblk1.address_gen1/genblk1.tap_addr_r_temp[5]_i_1_n_0
                         FDRE                                         r  genblk1.address_gen1/genblk1.tap_addr_r_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439    12.128    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/genblk1.tap_addr_r_temp_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    genblk1.address_gen1/genblk1.tap_addr_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  1.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[9]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[9]_0
                                                                      r  genblk1.address_gen1/genblk1.fir_addr_r_temp1_carry__1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.address_gen1/genblk1.fir_addr_r_temp1_carry__1/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.address_gen1/data0[10]
                         FDRE                                         r  genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[7]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[7]_0
                                                                      r  genblk1.address_gen1/genblk1.fir_addr_r_temp1_carry__0/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.address_gen1/genblk1.fir_addr_r_temp1_carry__0/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.address_gen1/data0[8]
                         FDRE                                         r  genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[8]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.address_gen1/genblk1.fir_addr_r_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.mac1/genblk1.accumulator_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.mac1/genblk1.accumulator_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.mac1/genblk1.accumulator_reg[10]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.mac1/Q[10]
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.mac1/genblk1.accumulator0_carry__1/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.mac1/genblk1.accumulator0_carry__1_n_4
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.mac1/genblk1.accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.mac1/genblk1.accumulator_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.mac1/genblk1.accumulator_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.mac1/genblk1.accumulator_reg[12]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.mac1/Q[12]
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.mac1/genblk1.accumulator0_carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.mac1/genblk1.accumulator0_carry__2_n_6
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.mac1/genblk1.accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.mac1/genblk1.accumulator_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.mac1/genblk1.accumulator_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.mac1/genblk1.accumulator_reg[14]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.mac1/Q[14]
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__2/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.mac1/genblk1.accumulator0_carry__2/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.mac1/genblk1.accumulator0_carry__2_n_4
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.mac1/genblk1.accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.mac1/genblk1.accumulator_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.mac1/genblk1.accumulator_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.mac1/genblk1.accumulator_reg[16]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.mac1/Q[16]
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__3/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.mac1/genblk1.accumulator0_carry__3/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.mac1/genblk1.accumulator0_carry__3_n_6
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.mac1/genblk1.accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.mac1/genblk1.accumulator_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.mac1/genblk1.accumulator_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.mac1/genblk1.accumulator_reg[18]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.mac1/Q[18]
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.mac1/genblk1.accumulator0_carry__3/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.mac1/genblk1.accumulator0_carry__3_n_4
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.mac1/genblk1.accumulator_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.mac1/genblk1.accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.mac1/genblk1.accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.mac1/genblk1.accumulator_reg[0]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.mac1/Q[0]
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.mac1/genblk1.accumulator0_carry/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.mac1/genblk1.accumulator0_carry_n_6
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.mac1/genblk1.accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.mac1/genblk1.accumulator_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.mac1/genblk1.accumulator_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.mac1/genblk1.accumulator_reg[20]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.mac1/Q[20]
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  genblk1.mac1/genblk1.accumulator0_carry__4/O[1]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.mac1/genblk1.accumulator0_carry__4_n_6
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.mac1/genblk1.accumulator_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 genblk1.mac1/genblk1.accumulator_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.mac1/genblk1.accumulator_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.mac1/genblk1.accumulator_reg[22]/Q
                         net (fo=4, unplaced)         0.091     0.916    genblk1.mac1/Q[22]
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  genblk1.mac1/genblk1.accumulator0_carry__4/O[3]
                         net (fo=1, unplaced)         0.000     1.008    genblk1.mac1/genblk1.accumulator0_carry__4_n_4
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.mac1/genblk1.accumulator_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.addr_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.addr_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.addr_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.addr_r_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.addr_w_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.addr_w_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.addr_w_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.addr_w_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                genblk1.ap_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_w_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_w_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_r_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_w_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                genblk1.addr_w_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           207 Endpoints
Min Delay           207 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 3.878ns (60.458%)  route 2.536ns (39.542%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=8, unplaced)         0.800     1.771    awaddr_IBUF[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.919 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=7, unplaced)         0.937     2.856    genblk1.axi4lite_read_1/tap_WE_OBUF[0]
                                                                      r  genblk1.axi4lite_read_1/tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  genblk1.axi4lite_read_1/tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.780    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.415 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.415    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 3.878ns (60.458%)  route 2.536ns (39.542%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=8, unplaced)         0.800     1.771    awaddr_IBUF[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.919 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=7, unplaced)         0.937     2.856    genblk1.axi4lite_read_1/tap_WE_OBUF[0]
                                                                      r  genblk1.axi4lite_read_1/tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  genblk1.axi4lite_read_1/tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.780    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.415 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.415    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 3.878ns (60.458%)  route 2.536ns (39.542%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=8, unplaced)         0.800     1.771    awaddr_IBUF[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.919 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=7, unplaced)         0.937     2.856    genblk1.axi4lite_read_1/tap_WE_OBUF[0]
                                                                      r  genblk1.axi4lite_read_1/tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  genblk1.axi4lite_read_1/tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.780    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.415 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.415    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.402ns  (logic 3.854ns (60.206%)  route 2.547ns (39.794%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  tap_A_OBUF[4]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=11, unplaced)        0.948     2.843    genblk1.axi4lite_read_1/tap_A[4]
                                                                      f  genblk1.axi4lite_read_1/tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.967 r  genblk1.axi4lite_read_1/tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.767    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.402 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.402    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 3.854ns (64.944%)  route 2.080ns (35.056%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wvalid_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    genblk1.axi4lite_read_1/wvalid_IBUF
                                                                      f  genblk1.axi4lite_read_1/tap_A_OBUF[5]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  genblk1.axi4lite_read_1/tap_A_OBUF[5]_inst_i_2/O
                         net (fo=6, unplaced)         0.481     2.376    genblk1.axi4lite_read_1/tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  genblk1.axi4lite_read_1/tap_A_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.500 r  genblk1.axi4lite_read_1/tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.300    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.935 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.935    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 3.854ns (64.944%)  route 2.080ns (35.056%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wvalid_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    genblk1.axi4lite_read_1/wvalid_IBUF
                                                                      f  genblk1.axi4lite_read_1/tap_A_OBUF[5]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  genblk1.axi4lite_read_1/tap_A_OBUF[5]_inst_i_2/O
                         net (fo=6, unplaced)         0.481     2.376    genblk1.axi4lite_read_1/tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  genblk1.axi4lite_read_1/tap_A_OBUF[1]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.500 r  genblk1.axi4lite_read_1/tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.300    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.935 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.935    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=8, unplaced)         0.800     1.771    genblk1.axi4lite_read_1/awaddr_IBUF[5]
                                                                      r  genblk1.axi4lite_read_1/tap_EN_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.921 r  genblk1.axi4lite_read_1/tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     5.356    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 3.754ns (70.124%)  route 1.599ns (29.876%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=8, unplaced)         0.800     1.771    awaddr_IBUF[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.919 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=7, unplaced)         0.800     2.719    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.354 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.354    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 3.754ns (70.124%)  route 1.599ns (29.876%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=8, unplaced)         0.800     1.771    awaddr_IBUF[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.919 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=7, unplaced)         0.800     2.719    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.354 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.354    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 3.754ns (70.124%)  route 1.599ns (29.876%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=8, unplaced)         0.800     1.771    awaddr_IBUF[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.919 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=7, unplaced)         0.800     2.719    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.354 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.354    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            A_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    A_o_OBUF[0]
                                                                      r  A_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[0]
                                                                      r  A_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            A_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    A_o_OBUF[10]
                                                                      r  A_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[10]
                                                                      r  A_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            A_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    A_o_OBUF[11]
                                                                      r  A_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[11]
                                                                      r  A_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            A_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    A_o_OBUF[12]
                                                                      r  A_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[12]
                                                                      r  A_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            A_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    A_o_OBUF[13]
                                                                      r  A_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[13]
                                                                      r  A_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            A_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    A_o_OBUF[14]
                                                                      r  A_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[14]
                                                                      r  A_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            A_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    A_o_OBUF[15]
                                                                      r  A_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[15]
                                                                      r  A_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            A_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    A_o_OBUF[16]
                                                                      r  A_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[16]
                                                                      r  A_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            A_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    A_o_OBUF[17]
                                                                      r  A_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[17]
                                                                      r  A_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            A_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    A_o_OBUF[18]
                                                                      r  A_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  A_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    A_o[18]
                                                                      r  A_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_A_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 3.434ns (67.859%)  route 1.627ns (32.141%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/Q
                         net (fo=58, unplaced)        0.827     8.764    genblk1.data_ram_axi4stream1/Q[0]
                                                                      r  genblk1.data_ram_axi4stream1/tb_A_o_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     9.083 r  genblk1.data_ram_axi4stream1/tb_A_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.883    tb_A_o_OBUF[2]
                                                                      r  tb_A_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.518 r  tb_A_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.518    tb_A_o[2]
                                                                      r  tb_A_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_A_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 3.434ns (67.859%)  route 1.627ns (32.141%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/Q
                         net (fo=58, unplaced)        0.827     8.764    genblk1.data_ram_axi4stream1/Q[0]
                                                                      r  genblk1.data_ram_axi4stream1/tb_A_o_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     9.083 r  genblk1.data_ram_axi4stream1/tb_A_o_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.883    tb_A_o_OBUF[3]
                                                                      r  tb_A_o_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.518 r  tb_A_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.518    tb_A_o[3]
                                                                      r  tb_A_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_A_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 3.434ns (67.859%)  route 1.627ns (32.141%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/Q
                         net (fo=58, unplaced)        0.827     8.764    genblk1.data_ram_axi4stream1/Q[0]
                                                                      r  genblk1.data_ram_axi4stream1/tb_A_o_OBUF[4]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     9.083 r  genblk1.data_ram_axi4stream1/tb_A_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.883    tb_A_o_OBUF[4]
                                                                      r  tb_A_o_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.518 r  tb_A_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.518    tb_A_o[4]
                                                                      r  tb_A_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_A_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 3.434ns (67.859%)  route 1.627ns (32.141%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/Q
                         net (fo=58, unplaced)        0.827     8.764    genblk1.data_ram_axi4stream1/Q[0]
                                                                      r  genblk1.data_ram_axi4stream1/tb_A_o_OBUF[5]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     9.083 r  genblk1.data_ram_axi4stream1/tb_A_o_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.883    tb_A_o_OBUF[5]
                                                                      r  tb_A_o_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.518 r  tb_A_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.518    tb_A_o[5]
                                                                      r  tb_A_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_data_ram[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.041ns  (logic 3.434ns (68.128%)  route 1.607ns (31.872%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[1]/Q
                         net (fo=26, unplaced)        0.807     8.744    genblk1.data_ram_axi4stream1/genblk1.state[1]
                                                                      r  genblk1.data_ram_axi4stream1/state_data_ram_OBUF[0]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     9.063 r  genblk1.data_ram_axi4stream1/state_data_ram_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.863    state_data_ram_OBUF[0]
                                                                      r  state_data_ram_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.498 r  state_data_ram_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.498    state_data_ram[0]
                                                                      r  state_data_ram[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_data_ram[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 3.410ns (67.706%)  route 1.627ns (32.294%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/Q
                         net (fo=58, unplaced)        0.827     8.764    genblk1.data_ram_axi4stream1/Q[0]
                                                                      r  genblk1.data_ram_axi4stream1/state_data_ram_OBUF[1]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.059 r  genblk1.data_ram_axi4stream1/state_data_ram_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.859    state_data_ram_OBUF[1]
                                                                      r  state_data_ram_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.494 r  state_data_ram_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.494    state_data_ram[1]
                                                                      r  state_data_ram[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_data_ram[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 3.410ns (67.706%)  route 1.627ns (32.294%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.data_ram_axi4stream1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 f  genblk1.data_ram_axi4stream1/FSM_sequential_genblk1.state_reg[2]/Q
                         net (fo=58, unplaced)        0.827     8.764    genblk1.data_ram_axi4stream1/Q[0]
                                                                      f  genblk1.data_ram_axi4stream1/state_data_ram_OBUF[2]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     9.059 r  genblk1.data_ram_axi4stream1/state_data_ram_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.859    state_data_ram_OBUF[2]
                                                                      r  state_data_ram_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.494 r  state_data_ram_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.494    state_data_ram[2]
                                                                      r  state_data_ram[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_address_gen_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.034ns  (logic 3.434ns (68.223%)  route 1.600ns (31.777%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/Q
                         net (fo=19, unplaced)        0.800     8.737    genblk1.address_gen1/genblk1.state[0]
                                                                      r  genblk1.address_gen1/status_address_gen_o_OBUF[0]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     9.056 r  genblk1.address_gen1/status_address_gen_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.856    status_address_gen_o_OBUF[0]
                                                                      r  status_address_gen_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.491 r  status_address_gen_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.491    status_address_gen_o[0]
                                                                      r  status_address_gen_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_address_gen_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.034ns  (logic 3.434ns (68.223%)  route 1.600ns (31.777%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 f  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/Q
                         net (fo=19, unplaced)        0.800     8.737    genblk1.address_gen1/genblk1.state[0]
                                                                      f  genblk1.address_gen1/status_address_gen_o_OBUF[1]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     9.056 r  genblk1.address_gen1/status_address_gen_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.856    status_address_gen_o_OBUF[1]
                                                                      r  status_address_gen_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.491 r  status_address_gen_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.491    status_address_gen_o[1]
                                                                      r  status_address_gen_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_address_gen_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.034ns  (logic 3.434ns (68.223%)  route 1.600ns (31.777%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk fall edge)
                                                      5.000     5.000 f  
                                                      0.000     5.000 f  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      f  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     5.972 f  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     6.771    axis_clk_IBUF
                                                                      f  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     6.872 f  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.584     7.456    genblk1.address_gen1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481     7.937 r  genblk1.address_gen1/FSM_sequential_genblk1.state_reg[0]/Q
                         net (fo=19, unplaced)        0.800     8.737    genblk1.address_gen1/genblk1.state[0]
                                                                      r  genblk1.address_gen1/status_address_gen_o_OBUF[2]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     9.056 r  genblk1.address_gen1/status_address_gen_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.856    status_address_gen_o_OBUF[2]
                                                                      r  status_address_gen_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.491 r  status_address_gen_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.491    status_address_gen_o[2]
                                                                      r  status_address_gen_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_r_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.addr_r_reg[2]/Q
                         net (fo=7, unplaced)         0.337     1.162    addr_r_o_OBUF[2]
                                                                      r  addr_r_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  addr_r_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    addr_r_o[2]
                                                                      r  addr_r_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_r_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.addr_r_reg[3]/Q
                         net (fo=7, unplaced)         0.337     1.162    addr_r_o_OBUF[3]
                                                                      r  addr_r_o_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  addr_r_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    addr_r_o[3]
                                                                      r  addr_r_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_r_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.addr_r_reg[4]/Q
                         net (fo=6, unplaced)         0.337     1.162    addr_r_o_OBUF[4]
                                                                      r  addr_r_o_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  addr_r_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    addr_r_o[4]
                                                                      r  addr_r_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.addr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_r_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.addr_r_reg[5]/Q
                         net (fo=5, unplaced)         0.337     1.162    addr_r_o_OBUF[5]
                                                                      r  addr_r_o_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  addr_r_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    addr_r_o[5]
                                                                      r  addr_r_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.addr_w_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_w_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_w_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.addr_w_reg[2]/Q
                         net (fo=8, unplaced)         0.337     1.162    addr_w_o_OBUF[2]
                                                                      r  addr_w_o_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  addr_w_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    addr_w_o[2]
                                                                      r  addr_w_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.addr_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_w_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.addr_w_reg[3]/Q
                         net (fo=8, unplaced)         0.337     1.162    addr_w_o_OBUF[3]
                                                                      r  addr_w_o_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  addr_w_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    addr_w_o[3]
                                                                      r  addr_w_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.addr_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_w_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.addr_w_reg[4]/Q
                         net (fo=7, unplaced)         0.337     1.162    addr_w_o_OBUF[4]
                                                                      r  addr_w_o_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  addr_w_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    addr_w_o[4]
                                                                      r  addr_w_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.addr_w_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_w_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.addr_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.addr_w_reg[5]/Q
                         net (fo=6, unplaced)         0.337     1.162    addr_w_o_OBUF[5]
                                                                      r  addr_w_o_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  addr_w_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    addr_w_o[5]
                                                                      r  addr_w_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_done_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.ap_done_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    ap_done_o_OBUF
                                                                      r  ap_done_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  ap_done_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    ap_done_o
                                                                      r  ap_done_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_idle_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.ap_idle_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    ap_idle_o_OBUF
                                                                      r  ap_idle_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  ap_idle_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    ap_idle_o
                                                                      r  ap_idle_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.932ns  (logic 8.651ns (79.131%)  route 2.281ns (20.869%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.mac1/genblk1.accumulator1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.mac1/genblk1.accumulator1_carry_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.mac1/genblk1.accumulator1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.mac1/genblk1.accumulator1_carry__0_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.mac1/genblk1.accumulator1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.mac1/genblk1.accumulator1_carry__1_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.mac1/genblk1.accumulator0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.mac1/genblk1.accumulator0_carry__5_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.mac1/genblk1.accumulator0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.mac1/genblk1.accumulator0_carry__5_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  genblk1.mac1/genblk1.accumulator0_carry__6/O[1]
                         net (fo=1, unplaced)         0.000    10.932    genblk1.mac1/genblk1.accumulator0_carry__6_n_6
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.926ns  (logic 8.645ns (79.119%)  route 2.281ns (20.881%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.mac1/genblk1.accumulator1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.mac1/genblk1.accumulator1_carry_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.mac1/genblk1.accumulator1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.mac1/genblk1.accumulator1_carry__0_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.mac1/genblk1.accumulator1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.mac1/genblk1.accumulator1_carry__1_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.mac1/genblk1.accumulator0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.mac1/genblk1.accumulator0_carry__5_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.mac1/genblk1.accumulator0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.mac1/genblk1.accumulator0_carry__5_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  genblk1.mac1/genblk1.accumulator0_carry__6/O[3]
                         net (fo=1, unplaced)         0.000    10.926    genblk1.mac1/genblk1.accumulator0_carry__6_n_4
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.851ns  (logic 8.570ns (78.975%)  route 2.281ns (21.025%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.mac1/genblk1.accumulator1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.mac1/genblk1.accumulator1_carry_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.mac1/genblk1.accumulator1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.mac1/genblk1.accumulator1_carry__0_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.mac1/genblk1.accumulator1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.mac1/genblk1.accumulator1_carry__1_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.mac1/genblk1.accumulator0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.mac1/genblk1.accumulator0_carry__5_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.mac1/genblk1.accumulator0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.mac1/genblk1.accumulator0_carry__5_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  genblk1.mac1/genblk1.accumulator0_carry__6/O[2]
                         net (fo=1, unplaced)         0.000    10.851    genblk1.mac1/genblk1.accumulator0_carry__6_n_5
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.827ns  (logic 8.546ns (78.929%)  route 2.281ns (21.071%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.mac1/genblk1.accumulator1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.mac1/genblk1.accumulator1_carry_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.mac1/genblk1.accumulator1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.mac1/genblk1.accumulator1_carry__0_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.mac1/genblk1.accumulator1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.mac1/genblk1.accumulator1_carry__1_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.mac1/genblk1.accumulator0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.mac1/genblk1.accumulator0_carry__5_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.mac1/genblk1.accumulator0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.mac1/genblk1.accumulator0_carry__5_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  genblk1.mac1/genblk1.accumulator0_carry__6/O[0]
                         net (fo=1, unplaced)         0.000    10.827    genblk1.mac1/genblk1.accumulator0_carry__6_n_7
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.815ns  (logic 8.534ns (78.905%)  route 2.281ns (21.095%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.mac1/genblk1.accumulator1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.mac1/genblk1.accumulator1_carry_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.mac1/genblk1.accumulator1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.mac1/genblk1.accumulator1_carry__0_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.mac1/genblk1.accumulator0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.mac1/genblk1.accumulator0_carry__4_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.mac1/genblk1.accumulator0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.mac1/genblk1.accumulator0_carry__4_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  genblk1.mac1/genblk1.accumulator0_carry__5/O[1]
                         net (fo=1, unplaced)         0.000    10.815    genblk1.mac1/genblk1.accumulator0_carry__5_n_6
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.809ns  (logic 8.528ns (78.893%)  route 2.281ns (21.107%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.mac1/genblk1.accumulator1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.mac1/genblk1.accumulator1_carry_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.mac1/genblk1.accumulator1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.mac1/genblk1.accumulator1_carry__0_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.mac1/genblk1.accumulator0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.mac1/genblk1.accumulator0_carry__4_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.mac1/genblk1.accumulator0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.mac1/genblk1.accumulator0_carry__4_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  genblk1.mac1/genblk1.accumulator0_carry__5/O[3]
                         net (fo=1, unplaced)         0.000    10.809    genblk1.mac1/genblk1.accumulator0_carry__5_n_4
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.734ns  (logic 8.453ns (78.746%)  route 2.281ns (21.254%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.mac1/genblk1.accumulator1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.mac1/genblk1.accumulator1_carry_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.mac1/genblk1.accumulator1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.mac1/genblk1.accumulator1_carry__0_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.mac1/genblk1.accumulator0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.mac1/genblk1.accumulator0_carry__4_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.mac1/genblk1.accumulator0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.mac1/genblk1.accumulator0_carry__4_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  genblk1.mac1/genblk1.accumulator0_carry__5/O[2]
                         net (fo=1, unplaced)         0.000    10.734    genblk1.mac1/genblk1.accumulator0_carry__5_n_5
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.710ns  (logic 8.429ns (78.698%)  route 2.281ns (21.302%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.mac1/genblk1.accumulator1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.mac1/genblk1.accumulator1_carry_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.mac1/genblk1.accumulator1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.mac1/genblk1.accumulator1_carry__0_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.mac1/genblk1.accumulator0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.mac1/genblk1.accumulator0_carry__4_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.mac1/genblk1.accumulator0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.mac1/genblk1.accumulator0_carry__4_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  genblk1.mac1/genblk1.accumulator0_carry__5/O[0]
                         net (fo=1, unplaced)         0.000    10.710    genblk1.mac1/genblk1.accumulator0_carry__5_n_7
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.585ns  (logic 8.313ns (78.532%)  route 2.272ns (21.468%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.mac1/genblk1.accumulator1_carry/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.mac1/genblk1.accumulator1_carry_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  genblk1.mac1/genblk1.accumulator0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.mac1/genblk1.accumulator0_carry__3_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.mac1/genblk1.accumulator0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.mac1/genblk1.accumulator0_carry__3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.585 r  genblk1.mac1/genblk1.accumulator0_carry__4/O[1]
                         net (fo=1, unplaced)         0.000    10.585    genblk1.mac1/genblk1.accumulator0_carry__4_n_6
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.mac1/genblk1.accumulator_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.579ns  (logic 8.307ns (78.520%)  route 2.272ns (21.480%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    genblk1.mac1/A_o_OBUF[16]
                                                                      r  genblk1.mac1/genblk1.accumulator1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.mac1/genblk1.accumulator1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.mac1/genblk1.accumulator1__0_n_106
                                                                      r  genblk1.mac1/genblk1.accumulator1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.mac1/genblk1.accumulator1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.mac1/genblk1.accumulator1__1_n_105
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.mac1/genblk1.accumulator1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.mac1/genblk1.accumulator1_carry_i_3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.mac1/genblk1.accumulator1_carry/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.mac1/genblk1.accumulator1_carry_n_4
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  genblk1.mac1/genblk1.accumulator0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.mac1/genblk1.accumulator0_carry__3_i_1_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.mac1/genblk1.accumulator0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.mac1/genblk1.accumulator0_carry__3_n_0
                                                                      r  genblk1.mac1/genblk1.accumulator0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  genblk1.mac1/genblk1.accumulator0_carry__4/O[3]
                         net (fo=1, unplaced)         0.000    10.579    genblk1.mac1/genblk1.accumulator0_carry__4_n_4
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.439     2.128    genblk1.mac1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.mac1/genblk1.accumulator_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[0]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[10]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[11]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[1]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[2]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[3]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[4]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[5]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[6]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    genblk1.axi4lite_read_1/D[7]
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=222, unplaced)       0.259     1.032    genblk1.axi4lite_read_1/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.axi4lite_read_1/genblk1.config_read_address_temp_reg[7]/C





