# CPU

FPGA based RISC-V central processing unit (RV32I)

# Getting Started

## Requirements

- RISC-V GNU compiler toolchain for RV32I (https://github.com/riscv-collab/riscv-gnu-toolchain)

## Getting Started

See system on chip project here: https://github.com/dcliche/soc.git

