
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000419                       # Number of seconds simulated (Second)
simTicks                                    419077500                       # Number of ticks simulated (Tick)
finalTick                                  1415233500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.16                       # Real time elapsed on the host (Second)
hostTickRate                                 68002004                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     679112                       # Number of bytes of host memory used (Byte)
simInsts                                      3566379                       # Number of instructions simulated (Count)
simOps                                        4015569                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   578689                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     651574                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           838155                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2110375                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2099356                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     13                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                21862                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             35409                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              837880                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.505557                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.889126                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    143329     17.11%     17.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    170469     20.35%     37.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    124756     14.89%     52.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    128060     15.28%     67.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    130167     15.54%     83.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     95956     11.45%     94.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     26737      3.19%     97.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     12923      1.54%     99.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      5483      0.65%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                837880                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     312     93.41%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     93.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     18      5.39%     98.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     4      1.20%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        90027      4.29%      4.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1105536     52.66%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       180004      8.57%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         3104      0.15%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       180004      8.57%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       180004      8.57%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       270647     12.89%     95.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        90030      4.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2099356                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.504735                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 334                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000159                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  3409624                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1301268                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1283654                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  1627308                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  830974                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          813195                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1286031                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      723632                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           2097378                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        270643                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1971                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                1557                       # Number of nop insts executed (Count)
system.cpu.numRefs                             360671                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          93286                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        90028                       # Number of stores executed (Count)
system.cpu.numRate                           2.502375                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             275                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1908459                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       2088510                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.439179                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.439179                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.276976                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.276976                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2099018                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1096599                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    1719507                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      548556                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     551271                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1537468                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         272453                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         90213                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        90132                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        90132                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   94490                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             92894                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1546                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                92835                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   38                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   92824                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999882                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              66                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               66                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           21729                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1543                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       834447                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.504695                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.204557                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          358419     42.95%     42.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          188005     22.53%     65.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           21330      2.56%     68.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               4      0.00%     68.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            6984      0.84%     68.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           81639      9.78%     78.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             595      0.07%     78.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             111      0.01%     78.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          177360     21.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       834447                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1909984                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                2090035                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      360068                       # Number of memory references committed (Count)
system.cpu.commit.loads                        270066                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      93061                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           813125                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1542376                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        90025      4.31%      4.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1096889     52.48%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            3      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       180000      8.61%     65.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         3050      0.15%     65.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       180000      8.61%     74.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       180000      8.61%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       270066     12.92%     95.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        90002      4.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2090035                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        177360                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         183828                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            183828                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        183828                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           183828                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       176381                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          176381                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       176381                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         176381                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2181403500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2181403500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2181403500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2181403500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       360209                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        360209                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       360209                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       360209                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.489663                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.489663                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.489663                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.489663                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 12367.565101                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 12367.565101                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 12367.565101                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 12367.565101                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        29947                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          493                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      60.744422                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        11442                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             11442                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       122986                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        122986                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       122986                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       122986                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        53395                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        53395                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        53395                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        53395                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    796874000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    796874000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    796874000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    796874000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.148233                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.148233                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.148233                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.148233                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 14924.131473                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 14924.131473                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 14924.131473                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 14924.131473                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  53395                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        93826                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           93826                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       176381                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        176381                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2181403500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2181403500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       270207                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       270207                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.652763                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.652763                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 12367.565101                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 12367.565101                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       122986                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       122986                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        53395                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        53395                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    796874000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    796874000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.197608                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.197608                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 14924.131473                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 14924.131473                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        90002                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          90002                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data        90002                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        90002                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               287668                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              53395                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.387546                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1494231                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1494231                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   151509                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                271229                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    341622                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 71941                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1579                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                91748                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2127307                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             278905                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1949431                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       94490                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              92828                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        557393                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3164                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    277893                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   312                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             837880                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.546042                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.165927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   375139     44.77%     44.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    92110     10.99%     55.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    92440     11.03%     66.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      680      0.08%     66.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    90385     10.79%     77.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      492      0.06%     77.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      446      0.05%     77.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1932      0.23%     78.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   184256     21.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               837880                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.112736                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.325860                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         277889                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            277889                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        277889                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           277889                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            4                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               4                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            4                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              4                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       376000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       376000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       376000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       376000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       277893                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        277893                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       277893                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       277893                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000014                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        94000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        94000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        94000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        94000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            4                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            4                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       371000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       371000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       371000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       371000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        92750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        92750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        92750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        92750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      5                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       277889                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          277889                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            4                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             4                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       376000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       376000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       277893                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       277893                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        94000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        94000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            4                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            4                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       371000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       371000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        92750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        92750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   27                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  5                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               5.400000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2          237                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1111577                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1111577                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1579                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      77191                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1305                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2111935                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1428                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   272453                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   90213                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       315                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1511                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           37                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1548                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2097119                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2096849                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1530532                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   1985478                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.501744                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.770863                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2384                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   2                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    211                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     82                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             270066                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             18.174976                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            25.040395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  93868     34.76%     34.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                39186     14.51%     49.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               129835     48.08%     97.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  340      0.13%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   98      0.04%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   77      0.03%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  127      0.05%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  230      0.09%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  239      0.09%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  183      0.07%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                261      0.10%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                132      0.05%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                252      0.09%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1024      0.38%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2827      1.05%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                323      0.12%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                268      0.10%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                283      0.10%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 56      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 68      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 66      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 24      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  5      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 17      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 25      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 62      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 15      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 10      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 10      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 10      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              145      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               270066                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1579                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   212540                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  101894                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    349928                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                171939                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2120485                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   721                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 125120                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands             2580945                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     5149058                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2119075                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  1010210                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               2540226                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    40726                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    522146                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2768409                       # The number of ROB reads (Count)
system.cpu.rob.writes                         4226994                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1908459                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2088510                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                  51139                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     51139                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 51139                       # number of overall hits (Count)
system.l2.overallHits::total                    51139                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 2256                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    2260                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   4                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                2256                       # number of overall misses (Count)
system.l2.overallMisses::total                   2260                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst          363500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       178451500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          178815000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         363500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      178451500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         178815000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              53395                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 53399                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             53395                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                53399                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.042251                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.042323                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.042251                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.042323                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        90875                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79100.842199                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79121.681416                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        90875                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79100.842199                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79121.681416                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  121                       # number of writebacks (Count)
system.l2.writebacks::total                       121                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst                4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             2256                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                2260                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            2256                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               2260                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst       313500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    155881500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      156195000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       313500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    155881500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     156195000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.042251                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.042323                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.042251                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.042323                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst        78375                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69096.409574                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69112.831858                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        78375                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69096.409574                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69112.831858                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           2322                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           27                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             27                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst             4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       363500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       363500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              4                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        90875                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        90875                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       313500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       313500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        78375                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        78375                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          51139                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             51139                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2256                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2256                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    178451500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    178451500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        53395                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         53395                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.042251                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.042251                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79100.842199                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79100.842199                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2256                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2256                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    155881500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    155881500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.042251                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.042251                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69096.409574                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69096.409574                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            5                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                5                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        11442                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            11442                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        11442                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        11442                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         6154                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       2322                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.650301                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     108.469371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       479.781099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3507.749530                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.026482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.117134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.856384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   30                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3982                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   83                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     856714                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    856714                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       121.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      2256.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000118000500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4664                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                109                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2260                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        121                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2260                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      121                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      20.23                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2260                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  121                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     915                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     770                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     436                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     308.142857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    292.148231                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    109.453839                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1     14.29%     14.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1     14.29%     28.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1     14.29%     42.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1     14.29%     57.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1     14.29%     71.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1     14.29%     85.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-479            1     14.29%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.571429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.547599                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.975900                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5     71.43%     71.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2     28.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  144640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 7744                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              345139025.59789062                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              18478682.34395786                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     419018500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     175984.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       144384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         7424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 610865.532031664741                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 344528160.065858900547                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 17715100.428918279707                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         2256                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          121                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst        88750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     63185250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   1489356250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     22187.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28007.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  12308729.34                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       144384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         144640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         7744                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         7744                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         2256                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2260                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          121                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            121                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         610866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      344528160                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         345139026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       610866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        610866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     18478682                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         18478682                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     18478682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        610866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     344528160                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        363617708                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2260                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 116                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                20899000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              11300000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           63274000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9247.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27997.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2018                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 88                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           75.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          281                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   552.768683                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   336.605429                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   422.472290                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           70     24.91%     24.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           26      9.25%     34.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           37     13.17%     47.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           12      4.27%     51.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            5      1.78%     53.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            8      2.85%     56.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      2.85%     59.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.42%     60.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          111     39.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          281                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                144640                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               7424                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              345.139026                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               17.715100                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1470840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          781770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        9210600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        266220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 33190560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     68750550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    105729600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     219400140                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   523.531185                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    273320750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     14040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    138745250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          714000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          375705                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        7539840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        433260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 33190560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     35169000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    134008800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     211431165                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   504.515668                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    348056500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     14040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     64009500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2262                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           121                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2094                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2260                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         6737                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6737                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       152512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   152512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2260                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2260    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2260                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             5392500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           11851750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4475                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2215                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              53400                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        11563                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            5                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            44154                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         53395                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       160185                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 160199                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4149568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 4150208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2322                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      7744                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             55721                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002423                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.049163                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   55586     99.76%     99.76% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     135      0.24%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               55721                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1415233500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           64846500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          80092500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        106799                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        53400                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             135                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000021                       # Number of seconds simulated (Second)
simTicks                                     21256500                       # Number of ticks simulated (Tick)
finalTick                                  1436490000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.09                       # Real time elapsed on the host (Second)
hostTickRate                                244512289                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681160                       # Number of bytes of host memory used (Byte)
simInsts                                      3576470                       # Number of instructions simulated (Count)
simOps                                        4027606                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 41081349                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   46255785                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            42513                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           19450                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      227                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          17147                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     23                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 7684                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4801                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  77                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               25858                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.663122                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.547715                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     19998     77.34%     77.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      1867      7.22%     84.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1317      5.09%     89.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       754      2.92%     92.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       631      2.44%     95.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       481      1.86%     96.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       401      1.55%     98.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       223      0.86%     99.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       186      0.72%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 25858                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     112     22.72%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     22.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    235     47.67%     70.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   146     29.61%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          301      1.76%      1.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         10880     63.45%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           33      0.19%     65.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.08%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4087     23.84%     89.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1819     10.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          17147                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.403335                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 493                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028751                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    60117                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   27082                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           15752                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      558                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     290                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             252                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17034                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         305                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             16832                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          3976                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       322                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  67                       # Number of nop insts executed (Count)
system.cpu.numRefs                               5779                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           2955                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1803                       # Number of stores executed (Count)
system.cpu.numRate                           0.395926                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             170                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           16655                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10091                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12037                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.212962                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.212962                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.237363                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.237363                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      17496                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11233                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        252                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2724                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2799                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2157                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4395                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2025                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          548                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          118                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    4916                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3413                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               367                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1799                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  227                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1489                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.827682                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     392                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             587                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              576                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            7773                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               501                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        24384                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.494177                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.566358                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           20844     85.48%     85.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1302      5.34%     90.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             584      2.40%     93.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             268      1.10%     94.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             373      1.53%     95.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             164      0.67%     96.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             122      0.50%     97.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              84      0.34%     97.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             643      2.64%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        24384                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12050                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4210                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2650                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2190                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11243                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   197                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7714     64.02%     64.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2650     21.99%     87.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1560     12.95%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12050                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           643                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4388                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4388                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4388                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4388                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          808                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             808                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          808                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            808                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     45077496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     45077496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     45077496                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     45077496                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5196                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5196                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5196                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5196                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.155504                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.155504                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.155504                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.155504                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 55788.980198                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 55788.980198                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 55788.980198                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 55788.980198                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1164                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           39                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      29.846154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           78                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                78                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          467                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           467                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          467                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          467                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          341                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          341                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          341                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          341                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     19022500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     19022500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     19022500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     19022500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.065627                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.065627                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.065627                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.065627                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55784.457478                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55784.457478                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55784.457478                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55784.457478                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    345                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3002                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3002                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          708                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           708                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     42751000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     42751000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.190836                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.190836                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60382.768362                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60382.768362                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          393                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          393                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     18145000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     18145000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.084906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.084906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 57603.174603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 57603.174603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       112000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       112000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 37333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 37333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       109000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       109000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 36333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 36333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1386                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1386                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          100                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          100                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      2326496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2326496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.067295                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.067295                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 23264.960000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 23264.960000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           74                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           74                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       877500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       877500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017497                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.017497                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data        33750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total        33750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 8999                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1369                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.573411                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          921                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21425                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21425                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     7368                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 14076                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3504                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   386                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    524                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1391                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    89                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  21740                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   311                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7478                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          21175                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        4916                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1892                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         16062                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1218                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1482                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2748                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   218                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              25858                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.939825                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.306841                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    21390     82.72%     82.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      380      1.47%     84.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      440      1.70%     85.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      407      1.57%     87.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      415      1.60%     89.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      548      2.12%     91.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      274      1.06%     92.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      255      0.99%     93.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1749      6.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                25858                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.115635                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.498083                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2468                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2468                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2468                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2468                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          280                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             280                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          280                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            280                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     20306500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     20306500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     20306500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     20306500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2748                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2748                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2748                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2748                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.101892                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.101892                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.101892                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.101892                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 72523.214286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72523.214286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 72523.214286                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72523.214286                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          188                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             94                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          218                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               218                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           61                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            61                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           61                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           61                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          219                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          219                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          219                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          219                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     16294500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     16294500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     16294500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     16294500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.079694                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.079694                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.079694                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.079694                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74404.109589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74404.109589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74404.109589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74404.109589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    218                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2468                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2468                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          280                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           280                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     20306500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     20306500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.101892                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.101892                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72523.214286                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72523.214286                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           61                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           61                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          219                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          219                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     16294500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     16294500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.079694                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.079694                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74404.109589                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74404.109589                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               365822                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                474                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             771.776371                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11210                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11210                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       524                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4827                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      653                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  19744                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   82                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4395                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2025                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   227                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        35                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      577                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             88                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          502                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  590                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    16350                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16004                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8492                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14255                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.376450                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.595721                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         136                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1754                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    467                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   46                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     33                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             24.534340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            58.570886                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2175     82.08%     82.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   15      0.57%     82.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  145      5.47%     88.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   24      0.91%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.15%     89.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    4      0.15%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.04%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.04%     89.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     89.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.11%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 12      0.45%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 45      1.70%     91.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 12      0.45%     92.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  6      0.23%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 47      1.77%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 12      0.45%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 18      0.68%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 93      3.51%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 18      0.68%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  5      0.19%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.08%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                5      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    524                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     7648                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    6103                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6287                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3549                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  1747                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  20902                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    441                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    897                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    301                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               19381                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       28069                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    21892                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      207                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11195                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     8225                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1779                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            43369                       # The number of ROB reads (Count)
system.cpu.rob.writes                           41059                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10091                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12037                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     34                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    165                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       199                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    34                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   165                       # number of overall hits (Count)
system.l2.overallHits::total                      199                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  185                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  179                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     364                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 185                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 179                       # number of overall misses (Count)
system.l2.overallMisses::total                    364                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        15588000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        16819000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           32407000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       15588000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       16819000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          32407000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                219                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                344                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   563                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               219                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               344                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  563                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.844749                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.520349                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.646536                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.844749                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.520349                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.646536                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84259.459459                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 93960.893855                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    89030.219780                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84259.459459                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 93960.893855                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   89030.219780                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   72                       # number of writebacks (Count)
system.l2.writebacks::total                        72                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              185                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              179                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 364                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             185                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             179                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                364                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     13748000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     15029000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       28777000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     13748000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     15029000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      28777000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.844749                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.520349                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.646536                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.844749                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.520349                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.646536                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74313.513514                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 83960.893855                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 79057.692308                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74313.513514                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 83960.893855                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 79057.692308                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            454                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              34                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 34                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           185                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              185                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     15588000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     15588000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          219                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            219                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.844749                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.844749                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84259.459459                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84259.459459                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          185                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          185                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     13748000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     13748000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.844749                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.844749                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74313.513514                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74313.513514                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 21                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    21                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                8                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   8                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       713500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         713500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             29                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                29                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.275862                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.275862                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 89187.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 89187.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            8                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               8                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       633500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       633500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.275862                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.275862                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 79187.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 79187.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            144                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               144                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          171                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             171                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     16105500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     16105500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.542857                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.542857                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 94184.210526                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 94184.210526                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          171                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          171                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     14395500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     14395500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.542857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.542857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 84184.210526                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84184.210526                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          218                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              218                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          218                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          218                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           78                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               78                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           78                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           78                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       112439                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4550                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      24.711868                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     137.757511                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       436.516973                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3521.725516                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.033632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.106572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.859796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  200                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  284                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3540                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   72                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9462                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9462                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        72.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       184.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       177.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000758360250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                 757                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 64                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         363                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         72                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       363                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       72                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   363                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   72                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     101.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     93.646787                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     48.781827                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63             1     25.00%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79             1     25.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-103            1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175            1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.154701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                2     50.00%     50.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2     50.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   23232                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 4608                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1092936278.31486845                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              216780749.41782516                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      21238500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      48824.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        11776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        11328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         4352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 553995248.512219786644                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 532919342.318820178509                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 204737374.450168192387                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          184                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          179                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           72                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6164500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      7636500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   6915674000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33502.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     42662.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  96051027.78                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        11776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        11456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          23232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        11776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        11776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         4608                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         4608                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          184                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          179                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             363                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           72                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             72                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      553995249                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      538941030                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1092936278                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    553995249                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     553995249                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    216780749                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        216780749                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    216780749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     553995249                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     538941030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1309717028                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  361                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  68                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 7032250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               1805000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           13801000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19479.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38229.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 209                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 55                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           80.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          153                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   168.993464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   119.257729                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   181.704955                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           78     50.98%     50.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           42     27.45%     78.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           16     10.46%     88.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            6      3.92%     92.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            5      3.27%     96.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            3      1.96%     98.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.65%     98.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      1.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          153                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 23104                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               4352                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1086.914591                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              204.737374                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.60                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               61.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          521220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          254265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy         992460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        219240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy      9270480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       355680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      13457265                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   633.089408                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       836750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     19639750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          656880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          326370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1585080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        135720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy      9655230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        31680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      14234880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   669.671865                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     20476500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 355                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            72                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               346                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  8                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 8                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            355                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1144                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1144                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        27840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    27840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                363                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      363    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  363                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1162500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            1958000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            781                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          418                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                534                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          150                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          218                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              649                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            219                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           315                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          655                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1034                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1689                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        27072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   54976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             454                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      4608                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1017                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.036382                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.187330                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                     980     96.36%     96.36% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      37      3.64%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1017                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     21256500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             859000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            327000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            517500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1126                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          563                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              37                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
