-- -------------------------------------------------------------
--
-- Generated Configuration for ent_b
--
-- Generated
--  by:  wig
--  on:  Thu Jan 19 08:06:43 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -strip -nodelta ../intra.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_b-rtl-conf-c.vhd,v 1.2 2006/01/19 08:50:41 wig Exp $
-- $Date: 2006/01/19 08:50:41 $
-- $Log: ent_b-rtl-conf-c.vhd,v $
-- Revision 1.2  2006/01/19 08:50:41  wig
-- Updated testcases, left 6 failing now (constant, bitsplice/X, ...)
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.75 2006/01/18 16:59:29 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.43 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration ent_b_rtl_conf / ent_b
--
configuration ent_b_rtl_conf of ent_b is

	for rtl

			-- Generated Configuration
			-- __I_NO_CONFIG_VERILOG --for inst_ba : ent_ba
			-- __I_NO_CONFIG_VERILOG --	use configuration work.ent_ba_rtl_conf;
			-- __I_NO_CONFIG_VERILOG --end for;
			for inst_bb : ent_bb
				use configuration work.ent_bb_rtl_conf;
			end for;


	end for; 
end ent_b_rtl_conf;
--
-- End of Generated Configuration ent_b_rtl_conf
--


--
--!End of Configuration/ies
-- --------------------------------------------------------------
