{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:03:34 2014 " "Info: Processing started: Fri Jan 03 22:03:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_TEST -c UART_TEST " "Info: Command: quartus_sta UART_TEST -c UART_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[8\]~latch\|combout " "Warning: Node \"inst1\|dat\[8\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[8\]~latch\|combout " "Warning: Node \"inst\|dat\[8\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[7\]~latch\|combout " "Warning: Node \"inst1\|dat\[7\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[7\]~latch\|combout " "Warning: Node \"inst\|dat\[7\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[6\]~latch\|combout " "Warning: Node \"inst1\|dat\[6\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[6\]~latch\|combout " "Warning: Node \"inst\|dat\[6\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[5\]~latch\|combout " "Warning: Node \"inst1\|dat\[5\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[5\]~latch\|combout " "Warning: Node \"inst\|dat\[5\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[4\]~latch\|combout " "Warning: Node \"inst1\|dat\[4\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[4\]~latch\|combout " "Warning: Node \"inst\|dat\[4\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[3\]~latch\|combout " "Warning: Node \"inst1\|dat\[3\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[3\]~latch\|combout " "Warning: Node \"inst\|dat\[3\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[2\]~latch\|combout " "Warning: Node \"inst1\|dat\[2\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[2\]~latch\|combout " "Warning: Node \"inst\|dat\[2\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|dat\[1\]~latch\|combout " "Warning: Node \"inst1\|dat\[1\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|dat\[1\]~latch\|combout " "Warning: Node \"inst\|dat\[1\]~latch\|combout\" is a latch" {  } { { "UART_TEST.vhd" "" { Text "C:/Users/Dawn/Desktop/WH4574/UART_TEST/UART_TEST.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TEST.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'UART_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TEST:inst\|clk_out UART_TEST:inst\|clk_out " "Info: create_clock -period 1.000 -name UART_TEST:inst\|clk_out UART_TEST:inst\|clk_out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TEST:inst1\|clk_out UART_TEST:inst1\|clk_out " "Info: create_clock -period 1.000 -name UART_TEST:inst1\|clk_out UART_TEST:inst1\|clk_out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TEST:inst1\|start2 UART_TEST:inst1\|start2 " "Info: create_clock -period 1.000 -name UART_TEST:inst1\|start2 UART_TEST:inst1\|start2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TEST:inst\|start2 UART_TEST:inst\|start2 " "Info: create_clock -period 1.000 -name UART_TEST:inst\|start2 UART_TEST:inst\|start2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.976 " "Info: Worst-case setup slack is -2.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976       -63.230 clk  " "Info:    -2.976       -63.230 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.932       -23.968 UART_TEST:inst\|clk_out  " "Info:    -1.932       -23.968 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761       -25.490 UART_TEST:inst1\|clk_out  " "Info:    -1.761       -25.490 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.022 " "Info: Worst-case hold slack is -3.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.022       -10.839 UART_TEST:inst\|clk_out  " "Info:    -3.022       -10.839 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905        -7.563 UART_TEST:inst1\|clk_out  " "Info:    -1.905        -7.563 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415       -18.971 clk  " "Info:    -1.415       -18.971 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.430 " "Info: Worst-case recovery slack is -1.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430        -7.617 UART_TEST:inst1\|clk_out  " "Info:    -1.430        -7.617 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.294       -15.082 clk  " "Info:    -1.294       -15.082 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644        -2.634 UART_TEST:inst\|clk_out  " "Info:    -0.644        -2.634 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.782 " "Info: Worst-case removal slack is -0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782       -10.156 UART_TEST:inst\|clk_out  " "Info:    -0.782       -10.156 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706        -9.173 UART_TEST:inst1\|clk_out  " "Info:    -0.706        -9.173 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704         0.000 clk  " "Info:     1.704         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.675 " "Info: Worst-case setup slack is -2.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675       -57.038 clk  " "Info:    -2.675       -57.038 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715       -22.579 UART_TEST:inst1\|clk_out  " "Info:    -1.715       -22.579 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705       -21.911 UART_TEST:inst\|clk_out  " "Info:    -1.705       -21.911 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.727 " "Info: Worst-case hold slack is -2.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.727        -9.893 UART_TEST:inst\|clk_out  " "Info:    -2.727        -9.893 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721        -6.551 UART_TEST:inst1\|clk_out  " "Info:    -1.721        -6.551 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298       -16.981 clk  " "Info:    -1.298       -16.981 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.371 " "Info: Worst-case recovery slack is -1.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371        -7.126 UART_TEST:inst1\|clk_out  " "Info:    -1.371        -7.126 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.147       -13.300 clk  " "Info:    -1.147       -13.300 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394        -2.254 UART_TEST:inst\|clk_out  " "Info:    -0.394        -2.254 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.736 " "Info: Worst-case removal slack is -0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736        -9.560 UART_TEST:inst\|clk_out  " "Info:    -0.736        -9.560 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661        -8.588 UART_TEST:inst1\|clk_out  " "Info:    -0.661        -8.588 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.525         0.000 clk  " "Info:     1.525         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) clk (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst1\|clk_out (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst1\|clk_out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst1\|clk_out (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst1\|clk_out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Rise) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Rise) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|start2 (Fall) UART_TEST:inst1\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|start2 (Fall) to UART_TEST:inst1\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Rise) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From clk (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst1\|clk_out (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst1\|clk_out (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Rise) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Rise) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UART_TEST:inst\|start2 (Fall) UART_TEST:inst\|start2 (Fall) setup and hold " "Critical Warning: From UART_TEST:inst\|start2 (Fall) to UART_TEST:inst\|start2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.636 " "Info: Worst-case setup slack is -0.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636       -11.856 clk  " "Info:    -0.636       -11.856 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509        -3.277 UART_TEST:inst1\|clk_out  " "Info:    -0.509        -3.277 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343        -1.377 UART_TEST:inst\|clk_out  " "Info:    -0.343        -1.377 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.490 " "Info: Worst-case hold slack is -1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490        -5.390 UART_TEST:inst\|clk_out  " "Info:    -1.490        -5.390 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903        -3.877 UART_TEST:inst1\|clk_out  " "Info:    -0.903        -3.877 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711       -10.676 clk  " "Info:    -0.711       -10.676 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.323 " "Info: Worst-case recovery slack is -0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -1.683 UART_TEST:inst1\|clk_out  " "Info:    -0.323        -1.683 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208        -0.208 UART_TEST:inst\|clk_out  " "Info:    -0.208        -0.208 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039        -0.314 clk  " "Info:    -0.039        -0.314 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.328 " "Info: Worst-case removal slack is -0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328        -4.252 UART_TEST:inst\|clk_out  " "Info:    -0.328        -4.252 UART_TEST:inst\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289        -3.752 UART_TEST:inst1\|clk_out  " "Info:    -0.289        -3.752 UART_TEST:inst1\|clk_out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714         0.000 clk  " "Info:     0.714         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 186 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:03:41 2014 " "Info: Processing ended: Fri Jan 03 22:03:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
