Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gcasti/Documentos/SoC/DE1_SoC_demo/hw/hps_reset.qsys --synthesis=VHDL --output-directory=/home/gcasti/Documentos/SoC/DE1_SoC_demo/hw/hps_reset/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/hps_reset.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 21.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_reset: Generating hps_reset "hps_reset" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "hps_reset" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: hps_reset: Done "hps_reset" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
