// Seed: 3196979247
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 : 1] id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wand id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_8
  );
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = 1;
  wire id_13;
  ;
endmodule
