
---------- Begin Simulation Statistics ----------
final_tick                               2542181712500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229394                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   229393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.31                       # Real time elapsed on the host
host_tick_rate                              664780423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200088                       # Number of instructions simulated
sim_ops                                       4200088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012172                       # Number of seconds simulated
sim_ticks                                 12171867500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.860905                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  369579                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               741220                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2629                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114156                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            949422                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31061                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          211822                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           180761                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1154887                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71879                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30328                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200088                       # Number of instructions committed
system.cpu.committedOps                       4200088                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.792768                       # CPI: cycles per instruction
system.cpu.discardedOps                        316514                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620662                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1481158                       # DTB hits
system.cpu.dtb.data_misses                       8375                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418059                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876179                       # DTB read hits
system.cpu.dtb.read_misses                       7488                       # DTB read misses
system.cpu.dtb.write_accesses                  202603                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604979                       # DTB write hits
system.cpu.dtb.write_misses                       887                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18277                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3690957                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1164345                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688886                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17101927                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172629                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  988884                       # ITB accesses
system.cpu.itb.fetch_acv                          398                       # ITB acv
system.cpu.itb.fetch_hits                      982977                       # ITB hits
system.cpu.itb.fetch_misses                      5907                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2437     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2424     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2424     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4866                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11215348000     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9273500      0.08%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19095000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932328500      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12176045000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994666                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898776                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8202150500     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3973894500     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24330134                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85461      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543721     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840355     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593260     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200088                       # Class of committed instruction
system.cpu.quiesceCycles                        13601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7228207                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318431                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22799459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22799459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22799459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22799459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116920.302564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116920.302564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116920.302564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116920.302564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13034495                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13034495                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13034495                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13034495                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66843.564103                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66843.564103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66843.564103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66843.564103                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22449962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22449962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116926.885417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116926.885417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12834998                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12834998                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66848.947917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66848.947917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280179                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539685266000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280179                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205011                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205011                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130947                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34955                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88771                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34666                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28991                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41480                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11396416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11396416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6735680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6736121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160247                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002715                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052031                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159812     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160247                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836722539                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          379183750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473850000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5715072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4509824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5715072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5715072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2237120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2237120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469531237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370512085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840043321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469531237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469531237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183794311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183794311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183794311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469531237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370512085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023837632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     70000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7473                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114090                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123510                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10259                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2018                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042710500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4845929250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13663.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32413.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105848                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81905                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.397457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.160423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.776694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35299     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24744     29.74%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10097     12.13%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4758      5.72%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2464      2.96%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1468      1.76%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          916      1.10%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          637      0.77%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2826      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83209                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.005219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.406461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.789939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1266     16.94%     16.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5722     76.57%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           303      4.05%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            31      0.41%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7473                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6626     88.67%     88.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              108      1.45%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              495      6.62%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.38%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.83%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9568320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  656576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7774016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7904640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12171862500                       # Total gap between requests
system.mem_ctrls.avgGap                      42968.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5088320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4480000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7774016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418039384.671251177788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368061844.248633205891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638687202.271960377693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579083000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2266846250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298398073250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28881.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32169.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415983.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321421380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170820540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           571299960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315903960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5310326910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        202142880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7852597950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.143233                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    472048000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11293439500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272776560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144957615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496165740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318164220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5242045470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259643040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7694434965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.149090                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    619398000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11146089500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12164667500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1705619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1705619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1705619                       # number of overall hits
system.cpu.icache.overall_hits::total         1705619                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89362                       # number of overall misses
system.cpu.icache.overall_misses::total         89362                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5503719000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5503719000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5503719000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5503719000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794981                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794981                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794981                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794981                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049784                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049784                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049784                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049784                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61589.031132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61589.031132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61589.031132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61589.031132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88771                       # number of writebacks
system.cpu.icache.writebacks::total             88771                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89362                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5414358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5414358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5414358000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5414358000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049784                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049784                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049784                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049784                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60589.042322                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60589.042322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60589.042322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60589.042322                       # average overall mshr miss latency
system.cpu.icache.replacements                  88771                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1705619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1705619                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89362                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5503719000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5503719000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61589.031132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61589.031132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5414358000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5414358000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60589.042322                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60589.042322                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1761642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88849                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.827370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3679323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3679323                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337208                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337208                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337208                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106261                       # number of overall misses
system.cpu.dcache.overall_misses::total        106261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6812070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6812070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6812070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6812070000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443469                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443469                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443469                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64106.963044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64106.963044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64106.963044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64106.963044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34779                       # number of writebacks
system.cpu.dcache.writebacks::total             34779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36661                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69600                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69600                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4434798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4434798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4434798000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4434798000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048217                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048217                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63718.362069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63718.362069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63718.362069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63718.362069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69442                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3338597500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3338597500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67044.149246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67044.149246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2715053500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2715053500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66879.828062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66879.828062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473472500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473472500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61516.585789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61516.585789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59293.356089                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59293.356089                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63025000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63025000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078903                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078903                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71375.990940                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71375.990940                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078903                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078903                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70375.990940                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70375.990940                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542181712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.505208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.157758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.505208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002036                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002036                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2630292287500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313057                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   313057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   188.45                       # Real time elapsed on the host
host_tick_rate                              455286741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58995874                       # Number of instructions simulated
sim_ops                                      58995874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085799                       # Number of seconds simulated
sim_ticks                                 85799138000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.513462                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5931408                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9053724                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1918                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            916818                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8541280                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             180637                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          534107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           353470                       # Number of indirect misses.
system.cpu.branchPred.lookups                10931324                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  414126                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        43204                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54056666                       # Number of instructions committed
system.cpu.committedOps                      54056666                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.172333                       # CPI: cycles per instruction
system.cpu.discardedOps                       1636520                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15274920                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15806529                       # DTB hits
system.cpu.dtb.data_misses                      12168                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10799942                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11118529                       # DTB read hits
system.cpu.dtb.read_misses                      11898                       # DTB read misses
system.cpu.dtb.write_accesses                 4474978                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4688000                       # DTB write hits
system.cpu.dtb.write_misses                       270                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              124369                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           39907464                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12278301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5171500                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        95302442                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315225                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18963738                       # ITB accesses
system.cpu.itb.fetch_acv                          100                       # ITB acv
system.cpu.itb.fetch_hits                    18962239                       # ITB hits
system.cpu.itb.fetch_misses                      1499                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5016      9.82%     10.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     309      0.60%     10.70% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.70% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.70% # number of callpals executed
system.cpu.kern.callpal::rti                      397      0.78%     11.48% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.70% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.70% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52728                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1935     34.94%     34.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      88      1.59%     37.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3478     62.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5538                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1933     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       88      2.20%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1933     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3991                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              82947465500     96.67%     96.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63110000      0.07%     96.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                97329000      0.11%     96.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2693963500      3.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          85801868000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998966                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.555779                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.720657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               528                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.664773                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.798635                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6732652000      7.85%      7.85% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          79069216000     92.15%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        171485720                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897398      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37607087     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28410      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10607772     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550599      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85153      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54056666                       # Class of committed instruction
system.cpu.quiesceCycles                       112556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        76183278                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1348279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2696483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1845945368                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1845945368                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1845945368                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1845945368                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118375.360267                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118375.360267                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118375.360267                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118375.360267                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           449                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    64.142857                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1065332618                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1065332618                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1065332618                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1065332618                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68316.828139                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68316.828139                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68316.828139                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68316.828139                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1841094893                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1841094893                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118383.159272                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118383.159272                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1062582143                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1062582143                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68324.469072                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68324.469072                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1321322                       # Transaction distribution
system.membus.trans_dist::WriteReq                740                       # Transaction distribution
system.membus.trans_dist::WriteResp               740                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31509                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1301301                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15391                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12121                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12121                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1301302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19259                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           32                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3903905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3903905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4032087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    166566592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    166566592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3067                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3026880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3029947                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               170591867                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1349745                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000108                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010400                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1349599     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     146      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1349745                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2543500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8197363018                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170960750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6656823250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       83283328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2005632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85288960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     83283328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      83283328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2016576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2016576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1301302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1332640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         970677911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23375899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             994053810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    970677911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        970677911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23503453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23503453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23503453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        970677911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23375899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1017557263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1053233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    504951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091595750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        60533                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        60533                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2335354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             995956                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1332640                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1332774                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1332640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1332774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 797006                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                279541                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            151288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            171162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            294795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            434802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            151816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6661964500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2678170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16705102000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12437.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31187.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        38                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   423513                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  944605                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1332640                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1332774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  526422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  63721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  61957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  61491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  60643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    131                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       220738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.667905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.244260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.842243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36663     16.61%     16.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40526     18.36%     34.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26843     12.16%     47.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21573      9.77%     56.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20645      9.35%     66.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19201      8.70%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14216      6.44%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7239      3.28%     84.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33832     15.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       220738                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        60533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.848496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.321082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          54479     90.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5888      9.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           108      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            37      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         60533                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        60533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.399286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.328881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.597424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30626     50.59%     50.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1729      2.86%     53.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10454     17.27%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10456     17.27%     87.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6494     10.73%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              460      0.76%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              115      0.19%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               68      0.11%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               18      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         60533                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34280576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                51008384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                67406784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85288960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85297536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       399.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       785.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    994.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    994.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85799138000                       # Total gap between requests
system.mem_ctrls.avgGap                      32189.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32316864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1963712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     67406784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 376657210.705310344696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22887316.187255866826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 785634746.120642900467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1301302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1332774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15663945750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1041156250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2098494913000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     12037.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33223.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1574531.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            268542540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            142707180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           412470660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          292293900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6772718160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11304637290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23427407040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42620776770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.750641                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60789552500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2864940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22145251250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1307605320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            694993530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3412027500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5205571920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6772718160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38424759630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        589176480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56406852540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.429129                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1217672500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2864940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81717131250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16292                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3002                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3067                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998731                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               371500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2262000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81238368                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1146000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              887000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               93500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     88050575000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18233554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18233554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18233554                       # number of overall hits
system.cpu.icache.overall_hits::total        18233554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1301302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1301302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1301302                       # number of overall misses
system.cpu.icache.overall_misses::total       1301302                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51346397500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51346397500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51346397500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51346397500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19534856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19534856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19534856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19534856                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066614                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066614                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066614                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066614                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39457.710432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39457.710432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39457.710432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39457.710432                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1301301                       # number of writebacks
system.cpu.icache.writebacks::total           1301301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1301302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1301302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1301302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1301302                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50045095500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50045095500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50045095500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50045095500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066614                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066614                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066614                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066614                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38457.710432                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38457.710432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38457.710432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38457.710432                       # average overall mshr miss latency
system.cpu.icache.replacements                1301301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18233554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18233554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1301302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1301302                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51346397500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51346397500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19534856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19534856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066614                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066614                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39457.710432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39457.710432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1301302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1301302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50045095500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50045095500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066614                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066614                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38457.710432                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38457.710432                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19562795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1301301                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.033259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40371014                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40371014                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15661334                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15661334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15661334                       # number of overall hits
system.cpu.dcache.overall_hits::total        15661334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42157                       # number of overall misses
system.cpu.dcache.overall_misses::total         42157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2733082500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2733082500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2733082500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2733082500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15703491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15703491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15703491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15703491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002685                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002685                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002685                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002685                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64831.048224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64831.048224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64831.048224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64831.048224                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15957                       # number of writebacks
system.cpu.dcache.writebacks::total             15957                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11198                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11198                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1501                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1501                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2001440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2001440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2001440500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2001440500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149723000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149723000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64648.099099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64648.099099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64648.099099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64648.099099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99748.834111                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99748.834111                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31306                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11045560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11045560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1421137500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1421137500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11066133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11066133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69077.796141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69077.796141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1286444000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1286444000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149723000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149723000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68322.481279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68322.481279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196745.072273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196745.072273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1311945000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1311945000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4637358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4637358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60783.219051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60783.219051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          740                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          740                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    714996500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    714996500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58944.476505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58944.476505                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13888                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13888                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29947000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29947000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027451                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027451                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76395.408163                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76395.408163                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          389                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          389                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29387000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29387000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75544.987147                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75544.987147                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14127                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14127                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14127                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14127                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88110575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.944022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15713504                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31338                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            501.420129                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.944022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31495134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31495134                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3032083927500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 276136                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   276136                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1587.82                       # Real time elapsed on the host
host_tick_rate                              253046656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   438453623                       # Number of instructions simulated
sim_ops                                     438453623                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.401792                       # Number of seconds simulated
sim_ticks                                401791640000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.300891                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20792611                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             82181338                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3156996                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7279393                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          91135587                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8293171                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        43910159                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         35616988                       # Number of indirect misses.
system.cpu.branchPred.lookups               114636033                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8795925                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       819666                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   379457749                       # Number of instructions committed
system.cpu.committedOps                     379457749                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.117715                       # CPI: cycles per instruction
system.cpu.discardedOps                      33025249                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 38509340                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    124845066                       # DTB hits
system.cpu.dtb.data_misses                     175246                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27666668                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     74963807                       # DTB read hits
system.cpu.dtb.read_misses                     175234                       # DTB read misses
system.cpu.dtb.write_accesses                10842672                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49881259                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            63786938                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          324881133                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          90940586                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         72635652                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62749153                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.472207                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               133800992                       # ITB accesses
system.cpu.itb.fetch_acv                       830614                       # ITB acv
system.cpu.itb.fetch_hits                   133800937                       # ITB hits
system.cpu.itb.fetch_misses                        55                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1068247     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     826      0.03%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                  1062153     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1061737     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               94820      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3287791                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3288294                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1063409     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     411      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1066991     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2130811                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1063409     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      411      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1063410     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2127230                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             315238362000     78.46%     78.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               303064500      0.08%     78.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             86250420000     21.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         401791846500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996644                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998319                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1062030                      
system.cpu.kern.mode_good::user               1062029                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1062162                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1062029                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999876                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       193411218500     48.14%     48.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         208380523500     51.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        803583280                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17112004      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               166406414     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3760      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              31953024      8.42%     56.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4093348      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4566513      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12276084      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                835797      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               179050      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               52483905     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              42730957     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19364195      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7149759      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20302939      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                379457749                       # Class of committed instruction
system.cpu.tickCycles                       740834127                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       708563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1417128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             691907                       # Transaction distribution
system.membus.trans_dist::WriteReq                411                       # Transaction distribution
system.membus.trans_dist::WriteResp               411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18996                       # Transaction distribution
system.membus.trans_dist::WritebackClean       584735                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104833                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16657                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16657                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         584735                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        107172                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1754205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1754205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       371487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       372309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2126514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74846080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74846080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9140800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9144088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83990168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            708975                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001680                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  708973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              708975                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1027500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3978105500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          669859250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2935833250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37423040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7925056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45348096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37423040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37423040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1215744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1215744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          584735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          123829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              708564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18996                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18996                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          93140415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19724293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112864708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     93140415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93140415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3025807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3025807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3025807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         93140415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19724293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115890515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     60817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     33221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    119266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001965788500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1007275                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              57224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      708564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     603730                       # Number of write requests accepted
system.mem_ctrls.readBursts                    708564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   603730                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 556077                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                542913                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1791                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2441933250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  762435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5301064500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16014.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34764.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47481                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43167                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                708564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               603730                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.296839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.489537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.348334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        89502     72.96%     72.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21037     17.15%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7697      6.27%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2256      1.84%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1082      0.88%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          558      0.45%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          223      0.18%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          100      0.08%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          214      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122669                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.833882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.401177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.208317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1073     29.46%     29.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1337     36.71%     66.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           185      5.08%     71.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           223      6.12%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           209      5.74%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           170      4.67%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          108      2.97%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           85      2.33%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           72      1.98%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           49      1.35%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           50      1.37%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           24      0.66%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           20      0.55%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           19      0.52%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            8      0.22%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            6      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.699341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.666378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2477     68.01%     68.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      1.76%     69.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              871     23.92%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      4.91%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      1.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9759168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                35588928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3892416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45348096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38638720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  401791406000                       # Total gap between requests
system.mem_ctrls.avgGap                     306174.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2126144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7633024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3892416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5291658.134051769041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18997468.439114362001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9687648.055594187230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       584735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       123829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       603730                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1099806750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4201257750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9996273726250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1880.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33927.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16557523.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            547109640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            290822235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           620044740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          199393560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31717267920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59320802880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     104333629440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       197029070415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.376232                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 270591583500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13416780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117783276500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            328668480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            174706620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           468712440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          118081620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31717267920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43100477610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     117992850720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       193900765410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.590343                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 306318835000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13416780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82056025000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 411                       # Transaction distribution
system.iobus.trans_dist::WriteResp                411                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1027500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              411000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    401791640000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    177364248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        177364248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    177364248                       # number of overall hits
system.cpu.icache.overall_hits::total       177364248                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       584734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         584734                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       584734                       # number of overall misses
system.cpu.icache.overall_misses::total        584734                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14513259500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14513259500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14513259500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14513259500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    177948982                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    177948982                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    177948982                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    177948982                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003286                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003286                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003286                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003286                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24820.276399                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24820.276399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24820.276399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24820.276399                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       584735                       # number of writebacks
system.cpu.icache.writebacks::total            584735                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       584734                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       584734                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       584734                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       584734                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13928524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13928524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13928524500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13928524500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003286                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003286                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003286                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003286                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23820.274689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23820.274689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23820.274689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23820.274689                       # average overall mshr miss latency
system.cpu.icache.replacements                 584735                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    177364248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       177364248                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       584734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        584734                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14513259500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14513259500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    177948982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    177948982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24820.276399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24820.276399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       584734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       584734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13928524500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13928524500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23820.274689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23820.274689                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           177978089                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            585247                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            304.107649                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         356482699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        356482699                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    122318821                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122318821                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122318821                       # number of overall hits
system.cpu.dcache.overall_hits::total       122318821                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       128192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         128192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       128192                       # number of overall misses
system.cpu.dcache.overall_misses::total        128192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8367816500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8367816500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8367816500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8367816500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    122447013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    122447013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    122447013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    122447013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001047                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65275.652927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65275.652927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65275.652927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65275.652927                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18996                       # number of writebacks
system.cpu.dcache.writebacks::total             18996                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4568                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       123624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       123624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       123624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       123624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          411                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          411                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8103990000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8103990000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8103990000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8103990000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001010                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65553.533295                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65553.533295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65553.533295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65553.533295                       # average overall mshr miss latency
system.cpu.dcache.replacements                 123829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     73525311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        73525311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       107009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        107009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7284550500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7284550500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73632320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73632320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68074.185349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68074.185349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       106967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       106967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7174158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7174158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67068.895080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67068.895080                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48793510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48793510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1083266000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1083266000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48814693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48814693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51138.460086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51138.460086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          411                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          411                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    929831500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    929831500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55822.266915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55822.266915                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2415                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2415                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          205                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16380500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16380500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078244                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078244                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79904.878049                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79904.878049                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          205                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          205                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16175500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16175500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078244                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078244                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78904.878049                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78904.878049                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2620                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2620                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2620                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2620                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401791640000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122487364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            124853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            981.052630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          646                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         245028335                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        245028335                       # Number of data accesses

---------- End Simulation Statistics   ----------
