{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540995392498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540995392509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 08:16:32 2018 " "Processing started: Wed Oct 31 08:16:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540995392509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1540995392509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off armv4 -c armv4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off armv4 -c armv4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1540995392510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1540995393553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1540995393553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helper_modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file helper_modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "helper_modules/mux2.sv" "" { Text "C:/Users/user/Documents/ARMv4/helper_modules/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helper_modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file helper_modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "helper_modules/flopr.sv" "" { Text "C:/Users/user/Documents/ARMv4/helper_modules/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helper_modules/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file helper_modules/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "helper_modules/flopenr.sv" "" { Text "C:/Users/user/Documents/ARMv4/helper_modules/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "helper_modules/extend.sv" "" { Text "C:/Users/user/Documents/ARMv4/helper_modules/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1540995401803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helper_modules/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file helper_modules/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "helper_modules/extend.sv" "" { Text "C:/Users/user/Documents/ARMv4/helper_modules/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helper_modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file helper_modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "helper_modules/adder.sv" "" { Text "C:/Users/user/Documents/ARMv4/helper_modules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/xorgate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/xorgate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate_n " "Found entity 1: xorGate_n" {  } { { "alu_module/xorGate_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/xorGate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/rightshifter_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/rightshifter_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rightShifter_n " "Found entity 1: rightShifter_n" {  } { { "alu_module/rightShifter_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/rightShifter_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/register_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/register_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_n " "Found entity 1: register_n" {  } { { "alu_module/register_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/register_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/orgate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/orgate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orGate_n " "Found entity 1: orGate_n" {  } { { "alu_module/orGate_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/orGate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_and " "Found entity 1: n_and" {  } { { "alu_module/n_and.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/n_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/leftshifter_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/leftshifter_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShifter_n " "Found entity 1: leftShifter_n" {  } { { "alu_module/leftShifter_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/leftShifter_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/arithshifter_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/arithshifter_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arithShifter_n " "Found entity 1: arithShifter_n" {  } { { "alu_module/arithShifter_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/arithShifter_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/andgate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/andgate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andGate_n " "Found entity 1: andGate_n" {  } { { "alu_module/andGate_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/andGate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/alucontrolmux16_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/alucontrolmux16_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrolMux16_n " "Found entity 1: ALUcontrolMux16_n" {  } { { "alu_module/ALUcontrolMux16_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/ALUcontrolMux16_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Control control alu.sv(3) " "Verilog HDL Declaration information at alu.sv(3): object \"Control\" differs only in case from object \"control\" in the same scope" {  } { { "alu_module/alu.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1540995401928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu_module/alu.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module/adder_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module/adder_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_n " "Found entity 1: adder_n" {  } { { "alu_module/adder_n.sv" "" { Text "C:/Users/user/Documents/ARMv4/alu_module/adder_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/user/Documents/ARMv4/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/user/Documents/ARMv4/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/user/Documents/ARMv4/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/user/Documents/ARMv4/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995401990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995401990 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/user/Documents/ARMv4/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1540995402006 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(42) " "Verilog HDL warning at decoder.sv(42): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/user/Documents/ARMv4/decoder.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1540995402006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/user/Documents/ARMv4/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995402006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995402006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/user/Documents/ARMv4/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995402021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995402021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/user/Documents/ARMv4/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995402037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995402037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/user/Documents/ARMv4/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995402053 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "C:/Users/user/Documents/ARMv4/condlogic.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995402053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995402053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_testbench " "Found entity 1: arm_testbench" {  } { { "arm_testbench.sv" "" { Text "C:/Users/user/Documents/ARMv4/arm_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995402053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995402053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/user/Documents/ARMv4/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540995402068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1540995402068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm_testbench " "Elaborating entity \"arm_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1540995402146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "arm_testbench.sv" "dut" { Text "C:/Users/user/Documents/ARMv4/arm_testbench.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm top:dut\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"top:dut\|arm:arm\"" {  } { { "top.sv" "arm" { Text "C:/Users/user/Documents/ARMv4/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:dut\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:dut\|arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/user/Documents/ARMv4/arm.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:dut\|arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"top:dut\|arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/user/Documents/ARMv4/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:dut\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/user/Documents/ARMv4/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/user/Documents/ARMv4/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/user/Documents/ARMv4/condlogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:dut\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/user/Documents/ARMv4/arm.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/user/Documents/ARMv4/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:dut\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/user/Documents/ARMv4/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:dut\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/user/Documents/ARMv4/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/user/Documents/ARMv4/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:dut\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/user/Documents/ARMv4/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:dut\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/user/Documents/ARMv4/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:dut\|arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/user/Documents/ARMv4/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n top:dut\|arm:arm\|datapath:dp\|alu:alu\|adder_n:sumador " "Elaborating entity \"adder_n\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\|adder_n:sumador\"" {  } { { "alu_module/alu.sv" "sumador" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate_n top:dut\|arm:arm\|datapath:dp\|alu:alu\|andGate_n:compAnd " "Elaborating entity \"andGate_n\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\|andGate_n:compAnd\"" {  } { { "alu_module/alu.sv" "compAnd" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate_n top:dut\|arm:arm\|datapath:dp\|alu:alu\|orGate_n:compOR " "Elaborating entity \"orGate_n\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\|orGate_n:compOR\"" {  } { { "alu_module/alu.sv" "compOR" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate_n top:dut\|arm:arm\|datapath:dp\|alu:alu\|xorGate_n:compXor " "Elaborating entity \"xorGate_n\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\|xorGate_n:compXor\"" {  } { { "alu_module/alu.sv" "compXor" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShifter_n top:dut\|arm:arm\|datapath:dp\|alu:alu\|leftShifter_n:ls " "Elaborating entity \"leftShifter_n\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\|leftShifter_n:ls\"" {  } { { "alu_module/alu.sv" "ls" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightShifter_n top:dut\|arm:arm\|datapath:dp\|alu:alu\|rightShifter_n:rs " "Elaborating entity \"rightShifter_n\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\|rightShifter_n:rs\"" {  } { { "alu_module/alu.sv" "rs" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithShifter_n top:dut\|arm:arm\|datapath:dp\|alu:alu\|arithShifter_n:as " "Elaborating entity \"arithShifter_n\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\|arithShifter_n:as\"" {  } { { "alu_module/alu.sv" "as" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrolMux16_n top:dut\|arm:arm\|datapath:dp\|alu:alu\|ALUcontrolMux16_n:control " "Elaborating entity \"ALUcontrolMux16_n\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\|ALUcontrolMux16_n:control\"" {  } { { "alu_module/alu.sv" "control" { Text "C:/Users/user/Documents/ARMv4/alu_module/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:dut\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:dut\|imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/Users/user/Documents/ARMv4/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402303 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/user/Documents/ARMv4/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1540995402303 "|arm_testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/user/Documents/ARMv4/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1540995402303 "|arm_testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/user/Documents/ARMv4/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1540995402303 "|arm_testbench|top:dut|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:dut\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:dut\|dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "C:/Users/user/Documents/ARMv4/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1540995402318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/ARMv4/output_files/armv4.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/ARMv4/output_files/armv4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1540995402491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540995402491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 08:16:42 2018 " "Processing ended: Wed Oct 31 08:16:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540995402491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540995402491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540995402491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1540995402491 ""}
