[{"id": "1", "content": "Define the state types for the finite-state machine. Create an enumerated type for the states which include IDLE, S1, S2, S3, and FOUND to represent the states of detecting each bit of the sequence 1101.\n\nRetrieved Related Information:\n- start_shifting: Output signal that is set to 1 when the sequence 1101 is found in the input data stream (Type:Signal)\n- When the sequence 1101 is found, start_shifting is set to 1, forever, until reset. (Type:StateTransition)\n\n", "source": "The module should implement a finite-state machine that searches for the sequence 1101 in an input bit stream.", "parent_tasks": []}, {"id": "2", "content": "```\nImplement a state register to hold the current state of the FSM. This register should be updated on the positive edge of the clock and should be reset to the IDLE state when the reset signal is active high.\n\nRetrieved Related Information:\nclk: Clock input (Type:Signal)\nreset: Reset input, active high synchronous (Type:Signal)\nWhen the sequence 1101 is found, start_shifting is set to 1, forever, until reset. (Type:StateTransition)\n```\n", "source": "Reset is active high synchronous. Assume all sequential logic is triggered on the positive edge of the clock.", "parent_tasks": ["1"]}, {"id": "3", "content": "```\nImplement the next state logic for the FSM. This logic block should determine the next state based on the current state and the input data bit. Use a case statement to handle transitions from IDLE to S1 on detecting '1', S1 to S2 on detecting '1', S2 to S3 on detecting '0', and S3 to FOUND on detecting '1'.\n\nRetrieved Related Information:\ndata: Input data bit stream (Type:Signal)\nWhen the sequence 1101 is found, start_shifting is set to 1, forever, until reset. (Type:StateTransition)\n```\n", "source": "The module should implement a finite-state machine that searches for the sequence 1101 in an input bit stream.", "parent_tasks": ["2"]}, {"id": "4", "content": "Implement the output logic for the start_shifting signal. This signal should be set to '1' when the current state is FOUND. It should remain '1' until the FSM is reset.\n\nRetrieved Related Information:\n- start_shifting: Output signal that is set to 1 when the sequence 1101 is found in the input data stream (Type:Signal)\n- When the sequence 1101 is found, start_shifting is set to 1, forever, until reset. (Type:StateTransition)\n\n", "source": "When the sequence is found, it should set start_shifting to 1, forever, until reset.", "parent_tasks": ["3"]}]