Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jul 18 11:51:30 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMult_Test_timing_summary_routed.rpt -pb top_FPMult_Test_timing_summary_routed.pb -rpx top_FPMult_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMult_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      7           
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.424        0.000                      0                   13        0.460        0.000                      0                   13        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.424        0.000                      0                   13        0.460        0.000                      0                   13        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 5.638ns (65.823%)  route 2.927ns (34.177%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.530 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.530    uut/SignificandMultiplication/R_final_reg[11]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.801 r  uut/SignificandMultiplication/R_final_reg[12]_i_1/CO[0]
                         net (fo=1, routed)           0.000    13.801    expSigPostRound[12]
    SLICE_X11Y81         FDCE                                         r  R_final_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.517    14.940    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  R_final_reg[12]/C
                         clock pessimism              0.275    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X11Y81         FDCE (Setup_fdce_C_D)        0.046    15.225    R_final_reg[12]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 5.587ns (65.618%)  route 2.927ns (34.382%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.750 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.750    expSigPostRound[9]
    SLICE_X11Y80         FDCE                                         r  R_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516    14.939    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[9]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y80         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[9]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 5.566ns (65.533%)  route 2.927ns (34.467%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.729 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.729    expSigPostRound[11]
    SLICE_X11Y80         FDCE                                         r  R_final_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516    14.939    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[11]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y80         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[11]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 5.492ns (65.230%)  route 2.927ns (34.770%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.655 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.655    expSigPostRound[10]
    SLICE_X11Y80         FDCE                                         r  R_final_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516    14.939    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[10]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y80         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[10]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 5.476ns (65.164%)  route 2.927ns (34.836%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    uut/SignificandMultiplication/R_final_reg[7]_i_1_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.639 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.639    expSigPostRound[8]
    SLICE_X11Y80         FDCE                                         r  R_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516    14.939    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[8]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y80         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[8]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 5.473ns (65.151%)  route 2.927ns (34.849%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.636 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.636    expSigPostRound[5]
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516    14.939    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[5]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 5.452ns (65.064%)  route 2.927ns (34.936%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.615 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.615    expSigPostRound[7]
    SLICE_X11Y79         FDCE                                         r  R_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516    14.939    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[7]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[7]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 5.378ns (64.753%)  route 2.927ns (35.247%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.541 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.541    expSigPostRound[6]
    SLICE_X11Y79         FDCE                                         r  R_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516    14.939    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[6]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[6]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 5.362ns (64.685%)  route 2.927ns (35.315%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.302 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    uut/SignificandMultiplication/R_final_reg[3]_i_1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.525 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.525    expSigPostRound[4]
    SLICE_X11Y79         FDCE                                         r  R_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516    14.939    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[4]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[4]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 5.213ns (64.038%)  route 2.927ns (35.962%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.707     6.461    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      3.841    10.302 r  uut/SignificandMultiplication/RR/P[21]
                         net (fo=16, routed)          1.052    11.354    uut/SignificandMultiplication/RR__0[21]
    SLICE_X12Y77         LUT3 (Prop_lut3_I1_O)        0.124    11.478 r  uut/SignificandMultiplication/R_final[3]_i_2/O
                         net (fo=2, routed)           1.168    12.646    uut/SignificandMultiplication/p_0_in
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.770 r  uut/SignificandMultiplication/R_final[3]_i_6/O
                         net (fo=1, routed)           0.000    12.770    uut/SignificandMultiplication/R_final[3]_i_6_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.376 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.376    expSigPostRound[3]
    SLICE_X11Y78         FDCE                                         r  R_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.515    14.938    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[3]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X11Y78         FDCE (Setup_fdce_C_D)        0.062    15.240    R_final_reg[3]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  1.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.272ns (46.820%)  route 0.309ns (53.180%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.309     1.957    uut/SignificandMultiplication/R_OBUF[0]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  uut/SignificandMultiplication/R_final[11]_i_2/O
                         net (fo=1, routed)           0.000     2.002    uut/SignificandMultiplication/X__0[11]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.065 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.065    expSigPostRound[11]
    SLICE_X11Y80         FDCE                                         r  R_final_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[11]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.105     1.605    R_final_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.275ns (47.174%)  route 0.308ns (52.826%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.308     1.956    uut/SignificandMultiplication/R_OBUF[0]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  uut/SignificandMultiplication/R_final[11]_i_3/O
                         net (fo=1, routed)           0.000     2.001    uut/SignificandMultiplication/X__0[10]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.067 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.067    expSigPostRound[10]
    SLICE_X11Y80         FDCE                                         r  R_final_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[10]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.105     1.605    R_final_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.400ns (56.501%)  route 0.308ns (43.499%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.308     1.956    uut/SignificandMultiplication/R_OBUF[0]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  uut/SignificandMultiplication/R_final[11]_i_3/O
                         net (fo=1, routed)           0.000     2.001    uut/SignificandMultiplication/X__0[10]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.116 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.116    uut/SignificandMultiplication/R_final_reg[11]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.192 r  uut/SignificandMultiplication/R_final_reg[12]_i_1/CO[0]
                         net (fo=1, routed)           0.000     2.192    expSigPostRound[12]
    SLICE_X11Y81         FDCE                                         r  R_final_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  R_final_reg[12]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X11Y81         FDCE (Hold_fdce_C_D)         0.100     1.601    R_final_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.846ns (60.792%)  route 0.546ns (39.208%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.291     1.940    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[16])
                                                      0.571     2.511 r  uut/SignificandMultiplication/RR/P[16]
                         net (fo=2, routed)           0.254     2.765    uut/SignificandMultiplication/RR__0[16]
    SLICE_X11Y79         LUT3 (Prop_lut3_I2_O)        0.045     2.810 r  uut/SignificandMultiplication/R_final[7]_i_3/O
                         net (fo=1, routed)           0.000     2.810    uut/SignificandMultiplication/X__0[6]
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.876 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.876    expSigPostRound[6]
    SLICE_X11Y79         FDCE                                         r  R_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[6]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X11Y79         FDCE (Hold_fdce_C_D)         0.105     1.604    R_final_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.843ns (60.520%)  route 0.550ns (39.480%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.291     1.940    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[18])
                                                      0.571     2.511 r  uut/SignificandMultiplication/RR/P[18]
                         net (fo=2, routed)           0.259     2.769    uut/SignificandMultiplication/RR__0[18]
    SLICE_X11Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.814 r  uut/SignificandMultiplication/R_final[7]_i_2/O
                         net (fo=1, routed)           0.000     2.814    uut/SignificandMultiplication/X__0[7]
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.877 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.877    expSigPostRound[7]
    SLICE_X11Y79         FDCE                                         r  R_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[7]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X11Y79         FDCE (Hold_fdce_C_D)         0.105     1.604    R_final_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.843ns (60.583%)  route 0.548ns (39.417%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.291     1.940    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[14])
                                                      0.571     2.511 r  uut/SignificandMultiplication/RR/P[14]
                         net (fo=2, routed)           0.257     2.768    uut/SignificandMultiplication/RR__0[14]
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.045     2.813 r  uut/SignificandMultiplication/R_final[3]_i_3/O
                         net (fo=1, routed)           0.000     2.813    uut/SignificandMultiplication/X__0[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.876 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.876    expSigPostRound[3]
    SLICE_X11Y78         FDCE                                         r  R_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[3]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X11Y78         FDCE (Hold_fdce_C_D)         0.105     1.602    R_final_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.846ns (60.792%)  route 0.546ns (39.208%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.291     1.940    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[12])
                                                      0.571     2.511 r  uut/SignificandMultiplication/RR/P[12]
                         net (fo=2, routed)           0.254     2.765    uut/SignificandMultiplication/RR__0[12]
    SLICE_X11Y78         LUT3 (Prop_lut3_I2_O)        0.045     2.810 r  uut/SignificandMultiplication/R_final[3]_i_4/O
                         net (fo=1, routed)           0.000     2.810    uut/SignificandMultiplication/X__0[2]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.876 r  uut/SignificandMultiplication/R_final_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.876    expSigPostRound[2]
    SLICE_X11Y78         FDCE                                         r  R_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[2]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X11Y78         FDCE (Hold_fdce_C_D)         0.105     1.602    R_final_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.845ns (59.842%)  route 0.567ns (40.158%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.291     1.940    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     2.511 r  uut/SignificandMultiplication/RR/P[19]
                         net (fo=2, routed)           0.276     2.786    uut/SignificandMultiplication/RR__0[19]
    SLICE_X11Y80         LUT3 (Prop_lut3_I2_O)        0.045     2.831 r  uut/SignificandMultiplication/R_final[11]_i_4/O
                         net (fo=1, routed)           0.000     2.831    uut/SignificandMultiplication/X__0[9]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.896 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.896    expSigPostRound[9]
    SLICE_X11Y80         FDCE                                         r  R_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[9]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.105     1.605    R_final_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.845ns (59.842%)  route 0.567ns (40.158%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.291     1.940    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[15])
                                                      0.571     2.511 r  uut/SignificandMultiplication/RR/P[15]
                         net (fo=2, routed)           0.276     2.786    uut/SignificandMultiplication/RR__0[15]
    SLICE_X11Y79         LUT3 (Prop_lut3_I2_O)        0.045     2.831 r  uut/SignificandMultiplication/R_final[7]_i_4/O
                         net (fo=1, routed)           0.000     2.831    uut/SignificandMultiplication/X__0[5]
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.896 r  uut/SignificandMultiplication/R_final_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.896    expSigPostRound[5]
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X11Y79         FDCE (Hold_fdce_C_D)         0.105     1.604    R_final_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 R_final_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_final_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.850ns (60.069%)  route 0.565ns (39.931%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  R_final_reg[14]/Q
                         net (fo=9, routed)           0.291     1.940    uut/SignificandMultiplication/R_OBUF[0]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     2.511 r  uut/SignificandMultiplication/RR/P[19]
                         net (fo=2, routed)           0.274     2.784    uut/SignificandMultiplication/RR__0[19]
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.045     2.829 r  uut/SignificandMultiplication/R_final[11]_i_5/O
                         net (fo=1, routed)           0.000     2.829    uut/SignificandMultiplication/X__0[8]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.899 r  uut/SignificandMultiplication/R_final_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.899    expSigPostRound[8]
    SLICE_X11Y80         FDCE                                         r  R_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[8]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.105     1.605    R_final_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y78    R_final_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y80    R_final_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y80    R_final_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y81    R_final_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y78    R_final_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     R_final_reg[14]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y78    R_final_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y78    R_final_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y78    R_final_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y78    R_final_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y78    R_final_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    R_final_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    R_final_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    R_final_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    R_final_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81    R_final_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81    R_final_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y78    R_final_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y78    R_final_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y78    R_final_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y78    R_final_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    R_final_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    R_final_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    R_final_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    R_final_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81    R_final_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81    R_final_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y78    R_final_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y78    R_final_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_final_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 4.009ns (55.922%)  route 3.160ns (44.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  R_final_reg[2]/Q
                         net (fo=1, routed)           3.160     8.851    R_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.404 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.404    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 3.976ns (57.679%)  route 2.918ns (42.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  R_final_reg[0]/Q
                         net (fo=1, routed)           2.918     8.609    R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.130 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.130    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 4.008ns (58.929%)  route 2.794ns (41.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.635     5.238    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  R_final_reg[10]/Q
                         net (fo=1, routed)           2.794     8.487    R_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.040 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.040    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 3.991ns (60.593%)  route 2.596ns (39.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  R_final_reg[1]/Q
                         net (fo=1, routed)           2.596     8.287    R_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.823 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.823    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 4.011ns (61.157%)  route 2.548ns (38.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.237    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  R_final_reg[7]/Q
                         net (fo=1, routed)           2.548     8.240    R_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.796 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.796    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 4.026ns (63.470%)  route 2.317ns (36.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  R_final_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  R_final_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.317     8.087    R_final_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.657 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.657    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.410ns  (logic 4.011ns (62.573%)  route 2.399ns (37.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.237    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  R_final_reg[6]/Q
                         net (fo=1, routed)           2.399     8.092    R_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.647 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.647    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.410ns  (logic 4.008ns (62.525%)  route 2.402ns (37.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.634     5.237    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  R_final_reg[5]/Q
                         net (fo=1, routed)           2.402     8.095    R_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.647 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.647    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.390ns  (logic 4.008ns (62.719%)  route 2.382ns (37.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.636     5.239    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  R_final_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  R_final_reg[12]/Q
                         net (fo=1, routed)           2.382     8.077    R_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.629 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.629    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.386ns  (logic 4.004ns (62.695%)  route 2.382ns (37.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.635     5.238    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  R_final_reg[8]/Q
                         net (fo=1, routed)           2.382     8.076    R_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.624 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.624    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.363ns (80.842%)  route 0.323ns (19.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.323     1.978    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.200 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.200    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.392ns (71.070%)  route 0.567ns (28.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  R_final_reg[3]/Q
                         net (fo=1, routed)           0.567     2.192    R_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.443 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.443    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.393ns (70.131%)  route 0.593ns (29.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  R_final_reg[4]/Q
                         net (fo=1, routed)           0.593     2.220    R_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.472 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.472    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.396ns (69.127%)  route 0.623ns (30.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  R_final_reg[9]/Q
                         net (fo=1, routed)           0.623     2.251    R_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.506 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.506    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.412ns (69.270%)  route 0.626ns (30.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  R_final_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  R_final_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.626     2.281    R_final_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.551 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.551    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.373ns (66.223%)  route 0.700ns (33.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  R_final_reg[11]/Q
                         net (fo=1, routed)           0.700     2.328    R_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.560 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.560    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.389ns (66.202%)  route 0.709ns (33.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  R_final_reg[8]/Q
                         net (fo=1, routed)           0.709     2.337    R_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.585 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.585    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.397ns (66.450%)  route 0.705ns (33.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  R_final_reg[6]/Q
                         net (fo=1, routed)           0.705     2.331    R_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.587 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.587    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.393ns (66.273%)  route 0.709ns (33.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  R_final_reg[5]/Q
                         net (fo=1, routed)           0.709     2.335    R_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.588 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.588    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_final_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.393ns (66.268%)  route 0.709ns (33.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  R_final_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  R_final_reg[12]/Q
                         net (fo=1, routed)           0.709     2.338    R_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.590 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.590    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.478ns (38.488%)  route 2.361ns (61.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.361     3.839    start_IBUF
    SLICE_X11Y80         FDCE                                         r  R_final_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516     4.939    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[10]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.478ns (38.488%)  route 2.361ns (61.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.361     3.839    start_IBUF
    SLICE_X11Y80         FDCE                                         r  R_final_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516     4.939    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[11]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.478ns (38.488%)  route 2.361ns (61.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.361     3.839    start_IBUF
    SLICE_X11Y80         FDCE                                         r  R_final_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516     4.939    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.478ns (38.488%)  route 2.361ns (61.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.361     3.839    start_IBUF
    SLICE_X11Y80         FDCE                                         r  R_final_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.516     4.939    clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  R_final_reg[9]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.478ns (38.990%)  route 2.312ns (61.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.312     3.790    start_IBUF
    SLICE_X11Y81         FDCE                                         r  R_final_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.517     4.940    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  R_final_reg[12]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            fsm_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 1.478ns (39.793%)  route 2.236ns (60.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.236     3.713    start_IBUF
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.478ns (40.273%)  route 2.191ns (59.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.191     3.669    start_IBUF
    SLICE_X11Y78         FDCE                                         r  R_final_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.515     4.938    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.478ns (40.273%)  route 2.191ns (59.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.191     3.669    start_IBUF
    SLICE_X11Y78         FDCE                                         r  R_final_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.515     4.938    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.478ns (40.273%)  route 2.191ns (59.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.191     3.669    start_IBUF
    SLICE_X11Y78         FDCE                                         r  R_final_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.515     4.938    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.478ns (40.273%)  route 2.191ns (59.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  start_IBUF_inst/O
                         net (fo=17, routed)          2.191     3.669    start_IBUF
    SLICE_X11Y78         FDCE                                         r  R_final_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.515     4.938    clk_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  R_final_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.247ns (29.009%)  route 0.606ns (70.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=16, routed)          0.606     0.853    rst_IBUF
    SLICE_X0Y79          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[14]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.247ns (27.719%)  route 0.645ns (72.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=16, routed)          0.645     0.893    rst_IBUF
    SLICE_X0Y78          FDCE                                         f  R_final_reg[14]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  R_final_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[14]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.245ns (27.089%)  route 0.661ns (72.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=17, routed)          0.661     0.906    start_IBUF
    SLICE_X0Y78          FDCE                                         r  R_final_reg[14]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  R_final_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.247ns (22.897%)  route 0.833ns (77.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=16, routed)          0.833     1.081    rst_IBUF
    SLICE_X11Y79         FDCE                                         f  R_final_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.247ns (22.897%)  route 0.833ns (77.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=16, routed)          0.833     1.081    rst_IBUF
    SLICE_X11Y79         FDCE                                         f  R_final_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.247ns (22.897%)  route 0.833ns (77.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=16, routed)          0.833     1.081    rst_IBUF
    SLICE_X11Y79         FDCE                                         f  R_final_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            R_final_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.247ns (22.897%)  route 0.833ns (77.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=16, routed)          0.833     1.081    rst_IBUF
    SLICE_X11Y79         FDCE                                         f  R_final_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.245ns (21.886%)  route 0.876ns (78.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=17, routed)          0.876     1.121    start_IBUF
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  R_final_reg[14]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.245ns (21.718%)  route 0.885ns (78.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=17, routed)          0.885     1.130    start_IBUF
    SLICE_X11Y79         FDCE                                         r  R_final_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            R_final_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.245ns (21.718%)  route 0.885ns (78.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=17, routed)          0.885     1.130    start_IBUF
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X11Y79         FDCE                                         r  R_final_reg[5]/C





