C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synwork\Toplevel_comp.srs"  -top  work.Toplevel  -hdllog  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synlog\Toplevel_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -nram -fixsmult -divnmod  -encrypt  -pro  -dmgen  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ClockDivs.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART_Ext2uC_Switch.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Communications\Communications.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Data_Saving\Data_Saving.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\DAC_SET.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_SPIDER2.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Science\Science.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\SweepTable\SweepTable.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\TableSelect.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timing.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synwork\Toplevel_comp.srs" -top work.Toplevel -hdllog "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synlog\Toplevel_compiler.srr" -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -nram -fixsmult -divnmod -encrypt -pro -dmgen "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -ignore_undefined_lib -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ClockDivs.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART_Ext2uC_Switch.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Communications\Communications.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Data_Saving\Data_Saving.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_RESET.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\DAC_SET.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SET_LP_GAIN.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\SWEEP_SPIDER2.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Science\Science.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\SweepTable\SweepTable.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\TableSelect.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timekeeper.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Timing.vhd" -lib work "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\component\work\Toplevel\Toplevel.vhd"
rc:0 success:1 runtime:3
file:..\synwork\Toplevel_comp.srs|io:o|time:1741897480|size:107220|exec:0|csum:
file:..\synlog\Toplevel_compiler.srr|io:o|time:1741897480|size:60217|exec:0|csum:
file:..\..\hdl\ClockDivs.vhd|io:i|time:1741887415|size:3821|exec:0|csum:49AF3BE0A68DDA8AA6E08E78BD80B60A
file:..\..\hdl\FFU_Command_Checker.vhd|io:i|time:1741887415|size:2776|exec:0|csum:103D1B07FA29FEB9E15390AA39BBAF0A
file:..\..\hdl\UART.vhd|io:i|time:1741887416|size:5989|exec:0|csum:10094A9BFD49A59DBE71577183D34176
file:..\..\hdl\UART_Ext2uC_Switch.vhd|io:i|time:1741887416|size:1224|exec:0|csum:89D29AAAF66FB54C07EF27FEBE2CFEC3
file:..\..\component\work\Communications\Communications.vhd|io:i|time:1741887409|size:8212|exec:0|csum:9B030E9603B240710F4A15CE877739FA
file:..\..\smartgen\FPGA_Buffer\FPGA_Buffer.vhd|io:i|time:1741887404|size:74275|exec:0|csum:40EB2B66CC9F5841C54EBAFD2240A2D2
file:..\..\hdl\Interrupt_Generator.vhd|io:i|time:1741887416|size:1395|exec:0|csum:1AAF570858C7178623EE3E10B5D6B4FE
file:..\..\hdl\Packet_Saver.vhd|io:i|time:1741887416|size:12984|exec:0|csum:E63FC11BB178AAFDA1AF9570170EB94E
file:..\..\component\work\Data_Saving\Data_Saving.vhd|io:i|time:1741887409|size:8866|exec:0|csum:7564CBE14666B0CD6A19C847D4AC7AC9
file:..\..\hdl\GS_Readout.vhd|io:i|time:1741887416|size:10013|exec:0|csum:AF2624E652F6F1E54B3CAF03DDFCEB52
file:..\..\hdl\General_Controller.vhd|io:i|time:1741887416|size:50575|exec:0|csum:34A7577FE5089F494F06A1B4DEA38F90
file:..\..\hdl\ADC_READ.vhd|io:i|time:1741887415|size:16764|exec:0|csum:4B018F574CD9F676478EA9D9967959AF
file:..\..\hdl\ADC_RESET.vhd|io:i|time:1741887415|size:1749|exec:0|csum:0947AF36FAB6E7610BE7BE088C5EBDED
file:..\..\hdl\DAC_SET.vhd|io:i|time:1741887415|size:4231|exec:0|csum:BFDC24EE37589FE6A6641C1F3419E11E
file:..\..\hdl\SET_LP_GAIN.vhd|io:i|time:1741887416|size:3995|exec:0|csum:14C743FC0C76E34CDFBFA111E7BC8204
file:..\..\hdl\SWEEP_SPIDER2.vhd|io:i|time:1741887416|size:8962|exec:0|csum:35AD2D3C368F13A0569E443D2A210D4A
file:..\..\component\work\Science\Science.vhd|io:i|time:1741887410|size:15104|exec:0|csum:5DA291E86BCCF22E7CB375EBF3533375
file:..\..\smartgen\SweepTable\SweepTable.vhd|io:i|time:1741887404|size:6490|exec:0|csum:D1677646529F54BA03DCD51086D1A5AA
file:..\..\hdl\TableSelect.vhd|io:i|time:1741887416|size:1839|exec:0|csum:DD7FB6BEEEF052D37FBD9E1F504602D4
file:..\..\hdl\Timekeeper.vhd|io:i|time:1741887416|size:1902|exec:0|csum:9E538938A645419975DA7D82DD31C2FD
file:..\..\hdl\Timing.vhd|io:i|time:1741887416|size:2779|exec:0|csum:847DAD90B9C9B3D02A87066CB924A999
file:..\..\component\work\Toplevel\Toplevel.vhd|io:i|time:1741897464|size:45672|exec:0|csum:D15CE11242021E0464F6E20838DF5ACA
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1509011716|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1509011924|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
