
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012500                       # Number of seconds simulated (Second)
simTicks                                  12500054154                       # Number of ticks simulated (Tick)
finalTick                                 12500054154                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3800.00                       # Real time elapsed on the host (Second)
hostTickRate                                  3289484                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1157276                       # Number of bytes of host memory used (Byte)
simInsts                                    204694926                       # Number of instructions simulated (Count)
simOps                                      376756289                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    53867                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      99146                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        31164498                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.609244                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.641379                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      103341546                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   50846                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     104772402                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                389420                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             8232012                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         20786440                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                803                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           31040557                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              3.375339                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.084790                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  3372581     10.87%     10.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  3499748     11.27%     22.14% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  3924622     12.64%     34.78% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  5317602     17.13%     51.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  5091344     16.40%     68.32% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  4706911     15.16%     83.48% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2979178      9.60%     93.08% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1492963      4.81%     97.89% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   655608      2.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             31040557                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 585806     37.91%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     1      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     37.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                484643     31.36%     69.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               371646     24.05%     93.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            53655      3.47%     96.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           49580      3.21%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       728569      0.70%      0.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     78890618     75.30%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       100876      0.10%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv       620304      0.59%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       159952      0.15%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            8      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        57662      0.06%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        32862      0.03%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       152324      0.15%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd        11916      0.01%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt        12289      0.01%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     16178924     15.44%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      7341062      7.01%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       198878      0.19%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       286158      0.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     104772402                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        3.361915                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1545331                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.014749                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               240451968                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              110765296                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       98066118                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  2068141                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  863546                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          857003                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  104503723                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     1085441                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                   385529                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            702                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         123941                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                    11352694                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      12412185                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7078327                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       682303                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       402737                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            9      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       559283      4.58%      4.58% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       568969      4.66%      9.24% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect         9732      0.08%      9.32% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      9841290     80.61%     89.93% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      1109679      9.09%     99.02% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.02% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond       119472      0.98%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      12208434                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            9      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return        12227      0.90%      0.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect        31535      2.33%      3.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          105      0.01%      3.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      1238883     91.39%     94.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond        62634      4.62%     99.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond        10219      0.75%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      1355612                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            2      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect         1629      0.97%      0.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           62      0.04%      1.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       149575     88.65%     89.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond         9166      5.43%     95.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     95.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond         8293      4.92%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       168727                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       547056      5.04%      5.04% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       537434      4.95%      9.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect         9627      0.09%     10.08% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      8602402     79.26%     89.35% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1047044      9.65%     98.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond       109253      1.01%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     10852816                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect         1418      0.88%      0.88% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           61      0.04%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       145121     90.50%     91.42% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond         5462      3.41%     94.83% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.83% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond         8292      5.17%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       160354                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      5893975     48.28%     48.28% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      5627464     46.09%     94.37% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       559283      4.58%     98.95% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect       127712      1.05%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     12208434                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        89379     57.75%     57.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return        57194     36.95%     94.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            2      0.00%     94.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect         8199      5.30%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       154774                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          9841299                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      3993784                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           168727                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss         18572                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        98958                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted        69769                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            12208434                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               90601                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                7495407                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.613953                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted          19188                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups         129204                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            127712                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1492                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            9      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       559283      4.58%      4.58% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       568969      4.66%      9.24% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect         9732      0.08%      9.32% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      9841290     80.61%     89.93% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      1109679      9.09%     99.02% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.02% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond       119472      0.98%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     12208434                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            9      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       521878     11.07%     11.07% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         1763      0.04%     11.11% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect         9732      0.21%     11.32% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond      4050845     85.95%     97.27% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond         9328      0.20%     97.47% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.47% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond       119472      2.53%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total      4713027                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect         1629      1.80%      1.80% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      1.80% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        79806     88.09%     89.88% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond         9166     10.12%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total        90601                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect         1629      1.80%      1.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        79806     88.09%     89.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond         9166     10.12%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total        90601                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups       129204                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits       127712                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1492                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords         8355                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords       137559                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used       188441                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct       188043                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong          398                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes              590928                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                590923                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes             43867                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                547056                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             547056                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct      5202236                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong      3400166                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect      2183572                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect        19895                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect          951                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      6062655                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong        27803                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong        12380                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong           79                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         1415                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit         4008                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit         8495                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2       125786                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6       749926                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9       115919                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10       191541                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11        54867                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12        69988                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13       121229                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14       109970                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15        76313                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16        60169                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17        69330                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18        51934                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19        42264                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20        24709                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21        46086                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22        44625                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        65447                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26        42502                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28        40839                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32        77510                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36        62696                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0       382887                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2       567013                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6       273810                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9       164052                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10       127488                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11        83510                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12        46368                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13        76596                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14        53439                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15        50822                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16        35384                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17        45225                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18        44681                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19        29856                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20        28152                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21        16556                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22        32319                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24        35150                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26        29627                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28        66178                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32        54537                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts        8224563                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          50043                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           158054                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     29926939                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     3.179756                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.895774                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        6578292     21.98%     21.98% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        4957328     16.56%     38.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        3496704     11.68%     50.23% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        4633382     15.48%     65.71% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1451378      4.85%     70.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        1415770      4.73%     75.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         985207      3.29%     78.58% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         757156      2.53%     81.11% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5651722     18.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     29926939                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      33362                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               547061                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       696244      0.73%      0.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     75202855     79.03%     79.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       100257      0.11%     79.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv       582469      0.61%     80.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       159456      0.17%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            8      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        57580      0.06%     80.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     80.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        32826      0.03%     80.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       152189      0.16%     80.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     80.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     80.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     80.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     80.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd        11916      0.01%     80.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt        12288      0.01%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     80.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     11309355     11.88%     92.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      6483883      6.81%     99.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       135230      0.14%     99.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       223798      0.24%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     95160354                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5651722                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.memoryViolations              4404                       # Number of memory violations (Cycle)
system.cpu0.commit.stalledBranchMispredicts        18801                       # Number of delayed branch squashes (Cycle)
system.cpu0.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu0.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu0.commit.memTaints                  1221564                       # [TPT] Number of m-taint primitives (Count)
system.cpu0.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu0.commitStats0.numInsts            51152761                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              95160354                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      51152761                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP        95160354                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.609244                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.641379                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          18152266                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts            855386                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         93915170                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        11444585                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        6707681                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       696244      0.73%      0.73% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     75202855     79.03%     79.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       100257      0.11%     79.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv       582469      0.61%     80.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       159456      0.17%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            8      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu        57580      0.06%     80.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     80.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt        32826      0.03%     80.74% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc       152189      0.16%     80.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     80.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     80.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     80.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd        11916      0.01%     80.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt        12288      0.01%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     11309355     11.88%     92.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      6483883      6.81%     99.62% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       135230      0.14%     99.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite       223798      0.24%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     95160354                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     10852816                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     10186880                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       665936                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      8602402                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      2250414                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       547061                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       547056                       # Class of control type instructions committed (Count)
system.cpu0.decltab0.hits                    10482297                       # [TPE] Number of decltab hits (Unspecified)
system.cpu0.decltab0.misses                     37981                       # [TPE] Number of decltab misses (Unspecified)
system.cpu0.decltab0.averagePubBytes            35654                       # [TPE] Average public bytes (Unspecified)
system.cpu0.decltab0.averageBytes               35654                       # [TPE] Average total bytes (Unspecified)
system.cpu0.decltab0.averageSamples               310                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu0.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu0.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu0.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu0.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu0.decltab1.averageSamples               310                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu0.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu0.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu0.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu0.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu0.decltab2.averageSamples               310                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu0.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu0.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu0.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu0.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu0.decltab3.averageSamples               310                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu0.decode.idleCycles                 8422323                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              1542436                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 20616446                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               296643                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                162709                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5559620                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                10835                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             105120933                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                53546                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts           99032009                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        11110582                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       11745473                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       6799727                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           3.177719                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      54760939                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     53163291                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads        857174                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites       595780                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    111625245                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     72522887                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         18545200                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     40700526                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           6314459                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     22446953                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 347010                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         6429                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.cacheLines                  8269766                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                42687                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          31040557                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             3.419613                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.661917                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 9702106     31.26%     31.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1318354      4.25%     35.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1431312      4.61%     40.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1410880      4.55%     44.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1729811      5.57%     50.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1874738      6.04%     56.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                13573356     43.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            31040557                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             56480490                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.812334                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          12208434                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.391742                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles      8413542                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   162709                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    962882                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   11353                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             103392392                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               16399                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                12412185                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7078327                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                16951                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      151                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   11100                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          4457                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         79819                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        84669                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              164488                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                98986915                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               98923121                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 70378149                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                125907794                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       3.174225                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.558966                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                    1216908                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu0.lsq0.squashedLoads                 967600                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                2149                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               4457                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                370645                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                8192                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          11444585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             7.011778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           12.664139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               9855650     86.12%     86.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              948879      8.29%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              261080      2.28%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              129962      1.14%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               34547      0.30%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               72985      0.64%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               24144      0.21%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               24235      0.21%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               36515      0.32%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               29328      0.26%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              2382      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               335      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               362      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               397      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              3489      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              3431      0.03%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             16182      0.14%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                56      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                77      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                87      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                40      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                53      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows             124      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1410                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            11444585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               11749578                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                6800118                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      311                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      398                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                8270865                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1380                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 417211751.750000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 783226367.402428                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       380142                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   1948364430                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   9162360140                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   3337694014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                162709                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 8617963                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 986146                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1915                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 20680486                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles               591338                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             104522730                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   18                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 81880                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents                 18974                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents         435233                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          174101671                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  347727132                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               122186284                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   864685                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            156763421                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                17338202                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     49                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 49                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                   880766                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       127656988                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      207885737                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                51152761                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  95160354                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  167                       # Number of system calls (Count)
system.cpu1.numCycles                         4744853                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.463431                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              2.157818                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       18778346                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      18892142                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   160                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined                8313                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            11741                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            4738546                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              3.986907                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.859521                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                    89417      1.89%      1.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   433952      9.16%     11.04% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   548041     11.57%     22.61% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   715125     15.09%     37.70% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1122304     23.68%     61.39% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   871373     18.39%     79.78% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   504869     10.65%     90.43% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   286282      6.04%     96.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   167183      3.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              4738546                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                    305      0.61%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   446      0.89%      1.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   19      0.04%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt              144      0.29%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               2      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%      1.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   838      1.67%      3.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                19975     39.70%     43.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             1342      2.67%     45.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           27242     54.15%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          172      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      7933510     41.99%     41.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            1      0.00%     41.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            7      0.00%     41.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       820835      4.34%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu      1310461      6.94%     53.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     53.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     53.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc       518710      2.75%     56.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     56.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     56.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     56.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     56.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1119007      5.92%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt      1173914      6.21%     68.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1829125      9.68%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       684872      3.63%     82.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       273529      1.45%     83.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2380295     12.60%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       656604      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      18892142                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        3.981607                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              50313                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.002663                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                20305774                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                7719189                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        7715207                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 22267529                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                11067532                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        11056293                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    7793972                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    11148311                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                     2747                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                             51                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           6307                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    23331512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads       2950257                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       928527                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        28703                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125738                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return       137388     20.09%     20.09% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect       136560     19.97%     40.07% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            5      0.00%     40.07% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond       382432     55.93%     96.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond        27340      4.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total        683727                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            2      0.19%      0.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return          876     82.49%     82.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect           49      4.61%     87.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            3      0.28%     87.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond           98      9.23%     96.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond           34      3.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total         1062                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           20      2.19%      2.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            2      0.22%      2.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond          883     96.50%     98.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           10      1.09%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total          915                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           13      1.44%      1.44% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            2      0.22%      1.66% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond          882     97.89%     99.56% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            4      0.44%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total          901                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget       287475     42.05%     42.05% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB       258865     37.86%     79.91% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS       137387     20.09%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total       683727                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch          834     91.15%     91.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return           81      8.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total          915                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted           382434                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken        95005                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect              915                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss            30                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted          834                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted           81                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups              683727                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                 832                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 273175                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.399538                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted             47                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              5                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               5                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return       137388     20.09%     20.09% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect       136560     19.97%     40.07% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            5      0.00%     40.07% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond       382432     55.93%     96.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond        27340      4.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total       683727                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return       137388     33.46%     33.46% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect           26      0.01%     33.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            5      0.00%     33.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       273117     66.52%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           14      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total       410552                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           20      2.40%      2.40% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      2.40% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond          802     96.39%     98.80% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           10      1.20%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total          832                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           20      2.40%      2.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond          802     96.39%     98.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           10      1.20%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total          832                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            7                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes              137441                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                137440                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes               928                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct       287106                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong        95228                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect        24983                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect          417                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect       327846                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong          407                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong            4                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong           20                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit          391                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            2                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2           13                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6          237                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9           34                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10          393                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11           97                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13            1                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14          123                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15           28                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16          173                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17            5                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18          110                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20          125                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21           40                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22          735                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24         2579                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26          197                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28         3317                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32         4577                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36        13027                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0           17                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2          233                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6          427                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9           98                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10          123                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11           28                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13          149                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14           29                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15          105                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16          130                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17          140                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18          715                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20          120                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21         1388                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22         2673                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24         3279                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26          726                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28         2438                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32        12993                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts           8178                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              923                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      4737160                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     3.962304                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.763730                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         422499      8.92%      8.92% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         712191     15.03%     23.95% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         451110      9.52%     33.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1091541     23.04%     56.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         338744      7.15%     63.67% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         137007      2.89%     66.56% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         231492      4.89%     71.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         368536      7.78%     79.23% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         984040     20.77%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      4737160                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      7931678     42.26%     42.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            1      0.00%     42.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            7      0.00%     42.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       819000      4.36%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc       518700      2.76%     56.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1119000      5.96%     62.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       628193      3.35%     82.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       273167      1.46%     84.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     18770069                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       984040                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.memoryViolations                26                       # Number of memory violations (Cycle)
system.cpu1.commit.stalledBranchMispredicts            9                       # Number of delayed branch squashes (Cycle)
system.cpu1.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu1.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu1.commit.memTaints                   140976                       # [TPT] Number of m-taint primitives (Count)
system.cpu1.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu1.commitStats0.numInsts            10238531                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              18770069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP      10238531                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        18770069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.463431                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 2.157818                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs           3877062                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts          11055904                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         11126535                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         2948693                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         928369                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      7931678     42.26%     42.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            1      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            7      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       819000      4.36%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd      1119000      5.96%     62.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       628193      3.35%     82.69% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       273167      1.46%     84.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     18770069                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu1.decltab0.hits                     2808036                       # [TPE] Number of decltab hits (Unspecified)
system.cpu1.decltab0.misses                      1914                       # [TPE] Number of decltab misses (Unspecified)
system.cpu1.decltab0.averagePubBytes             9277                       # [TPE] Average public bytes (Unspecified)
system.cpu1.decltab0.averageBytes                9277                       # [TPE] Average total bytes (Unspecified)
system.cpu1.decltab0.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu1.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu1.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu1.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu1.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu1.decltab1.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu1.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu1.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu1.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu1.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu1.decltab2.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu1.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu1.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu1.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu1.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu1.decltab3.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu1.decode.idleCycles                 1099358                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles                 2996                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  3635065                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                  171                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   956                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              258888                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              18791864                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  132                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts           18799280                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches          682738                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts        2976594                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        928408                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           3.962036                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads       2404334                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites      3332104                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads      17907683                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     10155386                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads     10022643                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      6595097                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          3905002                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      6867603                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches            396252                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      3706765                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   1972                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          272                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1026177                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   41                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           4738546                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             3.965834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.573268                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 1103147     23.28%     23.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  136560      2.88%     26.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  341426      7.21%     33.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  205038      4.33%     37.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                   96313      2.03%     39.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  163862      3.46%     43.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2692200     56.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             4738546                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts             10249018                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            2.160029                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            683727                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.144099                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles      1030483                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      956                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                      2236                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                      54                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              18778382                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                4692                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2950257                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 928527                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                       44                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          848                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 929                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                18771577                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               18771500                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 14609389                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 23737326                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       3.956182                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.615461                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     139107                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu1.lsq0.squashedLoads                   1564                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 26                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   158                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               27535                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             3.174887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            2.973815                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2942554     99.79%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                2416      0.08%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                2099      0.07%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 554      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 297      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 109      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  52      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  57      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  73      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  61      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                30      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                 6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                52      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                39      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                46      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                40      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             447                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2976594                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 928408                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       19                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1026222                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       60                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   956                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1100320                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                   2720                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3634260                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles                  290                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              18788457                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                   240                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.renamedOperands           22125393                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   46801481                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                10003243                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 17924917                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             22102098                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   23295                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                      597                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        22531289                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       37557883                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                10238531                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  18770069                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                        8349025                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             0.815515                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             1.226219                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      18772638                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                     46                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     18806711                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   51                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined               4615                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined            7196                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                31                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples           8348863                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             2.252607                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.340859                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                  733466      8.79%      8.79% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 1873551     22.44%     31.23% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 2328981     27.90%     59.12% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                 1899411     22.75%     81.87% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                 1062783     12.73%     94.60% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  389040      4.66%     99.26% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                   50863      0.61%     99.87% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   10689      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                      79      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total             8348863                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                     6      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                   11      0.11%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              2      0.02%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                   27      0.26%      0.45% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  13      0.13%      0.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead              68      0.67%      1.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          10062     98.75%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          232      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      7931496     42.17%     42.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            1      0.00%     42.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            7      0.00%     42.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       819776      4.36%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu      1310424      6.97%     53.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     53.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     53.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc       518706      2.76%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd      1118205      5.95%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt      1173906      6.24%     68.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv       109201      0.58%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult      1829150      9.73%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       635780      3.38%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       273266      1.45%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      2349374     12.49%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       655287      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     18806711                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       2.252564                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             10189                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.000542                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               23793788                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites               7716689                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       7714640                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                22178737                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites               11060622                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses       11055046                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   7722235                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                   11094433                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                    1289                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                            18                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                           162                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                   17178954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads      2950130                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       928512                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads         1196                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        54310                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return       136910     20.03%     20.03% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect       136554     19.97%     40.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            6      0.00%     40.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond       382826     56.00%     96.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond        27345      4.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total       683643                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            2      0.20%      0.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return          398     40.70%     40.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect           43      4.40%     45.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            4      0.41%     45.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond          492     50.31%     96.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond           39      3.99%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total          978                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect           21      4.87%      4.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            2      0.46%      5.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond          398     92.34%     97.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond           10      2.32%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total          431                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect           13      3.14%      3.14% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            2      0.48%      3.62% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond          398     96.14%     99.76% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond            1      0.24%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total          414                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget       286405     41.89%     41.89% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB       260329     38.08%     79.97% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS       136909     20.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total       683643                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch          239     55.45%     55.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return          192     44.55%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total          431                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted          382828                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken        96480                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect             431                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss           31                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted          239                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted          192                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups             683643                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates                237                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                273530                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.400106                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted            48                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups             6                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses              6                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return       136910     20.03%     20.03% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect       136554     19.97%     40.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            6      0.00%     40.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond       382826     56.00%     96.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond        27345      4.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total       683643                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return       136910     33.38%     33.38% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect           33      0.01%     33.39% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            6      0.00%     33.39% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond       273145     66.60%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond           17      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total       410113                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect           21      8.86%      8.86% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%      8.86% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond          206     86.92%     95.78% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond           10      4.22%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total          237                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect           21      8.86%      8.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%      8.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond          206     86.92%     95.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond           10      4.22%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total          237                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes             136958                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops               136957                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes              445                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used               136512                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct            136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct       287615                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong        94719                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect        24867                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect          445                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect       327620                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong          234                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong           60                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong           21                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit           14                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit            4                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6           50                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9          694                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11           94                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13          126                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14            1                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15           25                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18          388                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19           11                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20           24                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22         1002                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24         1817                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26          189                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28         1671                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32         9643                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36         9871                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0          140                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2            7                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6          694                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9           95                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11          151                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13          401                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15          196                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18         1522                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19            7                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20          115                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22         3436                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24         1627                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26            7                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28         7595                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32         9613                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.commitSquashedInsts          4461                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             487                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples      8347976                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     2.248218                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.815493                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       1172311     14.04%     14.04% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       2393190     28.67%     42.71% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2       1424834     17.07%     59.78% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3       1816573     21.76%     81.54% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        654873      7.84%     89.38% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        361958      4.34%     93.72% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        202647      2.43%     96.15% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        142392      1.71%     97.85% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        179198      2.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total      8347976                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls              136513                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      7930478     42.26%     42.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            1      0.00%     42.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            7      0.00%     42.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       819000      4.36%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc       518700      2.76%     56.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd      1118200      5.96%     62.32% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.32% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult      1829100      9.75%     79.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       628193      3.35%     82.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       273167      1.46%     84.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     18768069                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       179198                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.memoryViolations               12                       # Number of memory violations (Cycle)
system.cpu10.commit.stalledBranchMispredicts            2                       # Number of delayed branch squashes (Cycle)
system.cpu10.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu10.commit.regTaints                       0                       # [TPT] Number of r-taint primitives (Count)
system.cpu10.commit.memTaints                    4386                       # [TPT] Number of m-taint primitives (Count)
system.cpu10.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu10.commitStats0.numInsts           10237731                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps             18768069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP     10237731                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP       18768069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                0.815515                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                1.226219                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs          3877062                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts         11054304                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts        11126135                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts        2948693                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts        928369                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu      7930478     42.26%     42.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            1      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            7      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd       819000      4.36%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd      1118200      5.96%     62.32% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.32% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.61% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult      1829100      9.75%     79.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead       628193      3.35%     82.69% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite       273167      1.46%     84.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total     18768069                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu10.decltab0.hits                    2944932                       # [TPE] Number of decltab hits (Unspecified)
system.cpu10.decltab0.misses                     4233                       # [TPE] Number of decltab misses (Unspecified)
system.cpu10.decltab0.averagePubBytes            9098                       # [TPE] Average public bytes (Unspecified)
system.cpu10.decltab0.averageBytes               9098                       # [TPE] Average total bytes (Unspecified)
system.cpu10.decltab0.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu10.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu10.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu10.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu10.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu10.decltab1.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu10.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu10.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu10.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu10.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu10.decltab2.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu10.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu10.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu10.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu10.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu10.decltab3.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu10.decode.idleCycles                1046252                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             4172342                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                    1265                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles             3128497                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  507                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             259959                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  31                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             18775504                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                  62                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts          18797507                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches         682715                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts       2976667                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts       928431                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          2.251461                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads      2404320                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites      3332062                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads     17903479                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites     10154226                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads     10022569                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites      6594511                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs         3905098                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads      6867318                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches           397238                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     7319165                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                  1076                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                 88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles          573                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                 1026726                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                 146                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples          8348863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            2.250400                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.662886                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                4395485     52.65%     52.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 340319      4.08%     56.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 337329      4.04%     60.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 329616      3.95%     64.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 290435      3.48%     68.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 311361      3.73%     71.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                2344318     28.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total            8348863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts            10249998                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           1.227688                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches           683643                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.081883                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles      1028499                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     507                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                      380                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             18772684                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                418                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2950130                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                928512                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  15                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents           12                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          192                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          300                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                492                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               18769886                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              18769686                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                12497101                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                18672549                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      2.248129                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.669277                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                       184                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu10.lsq0.squashedLoads                  1437                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                12                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  143                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads              27316                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean            3.062321                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev           1.052613                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              2946577     99.93%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19               1801      0.06%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 50      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                 42      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109                7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149                7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169                9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows              1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value            311                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               2976667                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                928431                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                      53                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       7                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               1026818                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     115                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  507                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                2089627                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                   807                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2086380                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles             4171542                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             18773779                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                  25                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.renamedOperands          22106757                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  46765957                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                9997203                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                17907416                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            22100098                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                   6659                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 8343145                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       26941217                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      37545949                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               10237731                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 18768069                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                        8358068                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             0.816813                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             1.224270                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      18793384                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                     46                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     18833190                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   56                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined               4761                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined            7254                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                31                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples           8357864                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             2.253350                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.340929                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                  717684      8.59%      8.59% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 1909355     22.85%     31.43% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 2306006     27.59%     59.02% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                 1922552     23.00%     82.03% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                 1042788     12.48%     94.50% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  396907      4.75%     99.25% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                   49583      0.59%     99.84% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                   12930      0.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                      59      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total             8357864                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                     9      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    9      0.08%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               1      0.01%      0.18% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              1      0.01%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                   19      0.18%      0.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                   9      0.08%      0.45% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead              48      0.45%      0.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          10554     99.10%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         2614      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      8005544     42.51%     42.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            1      0.00%     42.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            7      0.00%     42.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       810177      4.30%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu      1305622      6.93%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc       513903      2.73%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     56.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd      1110604      5.90%     62.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt      1166706      6.19%     68.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult      1809936      9.61%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       651487      3.46%     82.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       282866      1.50%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      2327363     12.36%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       655260      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     18833190                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       2.253295                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             10650                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.000565                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               23997690                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites               7808611                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       7805807                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                22037260                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites               10989596                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses       10984417                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   7817298                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                   11023928                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                    1206                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                           204                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                   17182458                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads      2937844                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       938126                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads         2522                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        54713                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return       141626     20.08%     20.09% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect       141382     20.05%     40.14% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            7      0.00%     40.14% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond       394773     55.99%     96.12% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond        27348      3.88%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total       705138                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            2      0.23%      0.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return          314     35.97%     36.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect           71      8.13%     44.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            5      0.57%     44.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond          439     50.29%     95.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond           42      4.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total          873                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect           23      5.11%      5.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            2      0.44%      5.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond          415     92.22%     97.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond           10      2.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total          450                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return       141312     20.07%     20.07% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect       141311     20.07%     40.13% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            2      0.00%     40.13% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond       394334     55.99%     96.12% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond        27306      3.88%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total       704265                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect           14      3.24%      3.24% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            2      0.46%      3.70% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond          415     96.06%     99.77% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond            1      0.23%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total          432                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget       290991     41.27%     41.27% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB       272522     38.65%     79.92% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS       141625     20.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total       705138                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch          227     50.44%     50.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return          223     49.56%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total          450                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted          394775                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken       103849                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect             450                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss           33                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted          227                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted          223                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups             705138                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates                225                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                366929                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.520365                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted            54                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups             7                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses              7                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return       141626     20.08%     20.09% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect       141382     20.05%     40.14% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            7      0.00%     40.14% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond       394773     55.99%     96.12% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond        27348      3.88%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total       705138                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return       141626     41.88%     41.88% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect           35      0.01%     41.89% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            7      0.00%     41.89% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond       196519     58.11%     99.99% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond           20      0.01%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total       338209                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect           23     10.22%     10.22% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     10.22% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond          192     85.33%     95.56% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond           10      4.44%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total          225                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect           23     10.22%     10.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     10.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond          192     85.33%     95.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond           10      4.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total          225                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes             141703                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops               141702                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes              390                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used               141312                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct            141312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct       291084                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong       103250                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect        58706                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect          381                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect       308169                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong          182                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong           23                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong           26                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit           33                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit           11                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2           31                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6          271                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9          272                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10         1322                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11          698                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12          923                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13            2                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14         2153                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15         1412                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16         1777                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17          798                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18         4672                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19         1699                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20         2576                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21          403                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22         5986                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24         9050                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26        10539                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28         1391                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32         9457                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36         3860                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0          528                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2          170                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6          389                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9         1534                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10         3433                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11          912                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12         1791                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13          599                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14         1400                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15         1889                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16         4759                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17          403                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18         7685                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19         7045                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20         1810                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21          202                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22         6983                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24         5231                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26         9055                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28          490                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32         2984                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.commitSquashedInsts          4622                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             484                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples      8357018                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     2.248250                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.813729                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       1165997     13.95%     13.95% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       2398299     28.70%     42.65% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2       1429109     17.10%     59.75% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3       1840801     22.03%     81.78% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        633004      7.57%     89.35% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        365286      4.37%     93.72% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        197251      2.36%     96.08% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7        150371      1.80%     97.88% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        176900      2.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total      8357018                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls              141313                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass         2519      0.01%      0.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      8004278     42.60%     42.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            1      0.00%     42.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            7      0.00%     42.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       809400      4.31%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu      1305602      6.95%     53.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc       513900      2.74%     56.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd      1110600      5.91%     62.52% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.52% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.81% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt      1166700      6.21%     69.02% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.60% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.60% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult      1809900      9.63%     79.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       637793      3.39%     82.77% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       282767      1.50%     84.28% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      2298900     12.24%     96.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     18788669                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       176900                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.memoryViolations               16                       # Number of memory violations (Cycle)
system.cpu11.commit.stalledBranchMispredicts            1                       # Number of delayed branch squashes (Cycle)
system.cpu11.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu11.commit.regTaints                       0                       # [TPT] Number of r-taint primitives (Count)
system.cpu11.commit.memTaints                    7486                       # [TPT] Number of m-taint primitives (Count)
system.cpu11.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu11.commitStats0.numInsts           10232531                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps             18788669                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP     10232531                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP       18788669                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                0.816813                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                1.224270                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs          3874662                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts         10983904                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts        11190735                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts        2936693                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts        937969                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass         2519      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu      8004278     42.60%     42.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            1      0.00%     42.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            7      0.00%     42.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd       809400      4.31%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu      1305602      6.95%     53.87% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     53.87% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0      0.00%     53.87% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc       513900      2.74%     56.61% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd      1110600      5.91%     62.52% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.52% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.81% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt      1166700      6.21%     69.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.60% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.60% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult      1809900      9.63%     79.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead       637793      3.39%     82.77% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite       282767      1.50%     84.28% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead      2298900     12.24%     96.51% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total     18788669                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl       704265                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl       562951                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl       141314                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl       394334                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl       309931                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall       141313                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn       141312                       # Class of control type instructions committed (Count)
system.cpu11.decltab0.hits                    2929808                       # [TPE] Number of decltab hits (Unspecified)
system.cpu11.decltab0.misses                     1818                       # [TPE] Number of decltab misses (Unspecified)
system.cpu11.decltab0.averagePubBytes            9094                       # [TPE] Average public bytes (Unspecified)
system.cpu11.decltab0.averageBytes               9094                       # [TPE] Average total bytes (Unspecified)
system.cpu11.decltab0.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu11.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu11.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu11.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu11.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu11.decltab1.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu11.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu11.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu11.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu11.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu11.decltab2.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu11.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu11.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu11.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu11.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu11.decltab3.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu11.decode.idleCycles                1047394                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             4176926                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                    1043                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles             3131993                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  508                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             272226                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  33                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             18796357                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                  69                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts          18818086                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches         704321                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts       2964639                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts       938027                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          2.251488                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads      2464369                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites      3384962                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads     17800661                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites     10085912                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads     10089842                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites      6640059                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs         3902666                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads      6883911                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches           414147                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     7316081                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                  1082                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                 68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles          469                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                 1038816                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                 153                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples          8357864                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            2.250629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.659281                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                4381690     52.43%     52.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 359114      4.30%     56.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 346104      4.14%     60.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 313689      3.75%     64.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 296424      3.55%     68.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 332690      3.98%     72.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                2328153     27.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total            8357864                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts            10245395                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           1.225809                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches           705138                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.084366                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles      1040705                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     508                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                      338                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             18793430                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts               1040                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                2937844                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                938126                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  15                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           16                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          223                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          266                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                489                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               18790313                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              18790224                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                12499059                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                18656371                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      2.248154                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.669962                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                      5697                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu11.lsq0.squashedLoads                  1151                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                16                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  157                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads              27314                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          2936693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean            3.063450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev           0.946431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              2934395     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19               2058      0.07%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 48      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows              2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value            371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            2936693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               2964639                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                938027                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                      88                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                      10                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               1038890                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     107                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  508                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                2091906                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                   598                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2088519                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles             4176333                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             18795072                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.renamedOperands          22167146                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  46883191                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               10064924                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                17804658                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            22159098                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                   8048                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 8353371                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       26973318                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      37587430                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               10232531                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 18788669                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                        8346196                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             0.815175                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             1.226730                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      18771850                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     46                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     18809052                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   57                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined               1827                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined            2893                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                31                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples           8346009                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             2.253658                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.346327                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                  727710      8.72%      8.72% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 1893558     22.69%     31.41% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 2322839     27.83%     59.24% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                 1878148     22.50%     81.74% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                 1062893     12.74%     94.48% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  394620      4.73%     99.21% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                   53037      0.64%     99.84% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                   13154      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                      50      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total             8346009                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                     5      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    5      0.05%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              1      0.01%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                   22      0.23%      0.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  13      0.13%      0.47% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead              47      0.48%      0.95% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite           9665     99.05%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          187      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      7932374     42.17%     42.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            1      0.00%     42.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            7      0.00%     42.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       819070      4.35%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu      1310418      6.97%     53.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     53.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     53.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc       518703      2.76%     56.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     56.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     56.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     56.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     56.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd      1119003      5.95%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt      1173906      6.24%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult      1829118      9.72%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       638504      3.39%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       273262      1.45%     84.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      2348135     12.48%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       655264      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     18809052                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       2.253608                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                              9758                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.000519                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               23796704                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites               7716769                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       7714912                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                22177224                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites               11056968                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses       11056065                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   7725163                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                   11093460                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                     145                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                            18                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                           187                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                   17185750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads      2949029                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       928516                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads          504                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        56396                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return       136561     20.00%     20.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect       136558     20.00%     39.99% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            6      0.00%     39.99% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond       382475     56.00%     96.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond        27342      4.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total       682944                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            2      0.72%      0.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return           49     17.56%     18.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect           47     16.85%     35.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            4      1.43%     36.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond          141     50.54%     87.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond           36     12.90%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total          279                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect           21     24.42%     24.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            2      2.33%     26.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond           53     61.63%     88.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond           10     11.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total           86                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect           13     18.84%     18.84% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            2      2.90%     21.74% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond           53     76.81%     98.55% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond            1      1.45%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total           69                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget       286798     41.99%     41.99% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB       259586     38.01%     80.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS       136560     20.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total       682944                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch           65     75.58%     75.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return           21     24.42%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total           86                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted          382477                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken        95731                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect              86                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss           31                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted           65                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted           21                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups             682944                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates                 63                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                273186                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.400012                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted            48                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups             6                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses              6                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return       136561     20.00%     20.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect       136558     20.00%     39.99% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            6      0.00%     39.99% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond       382475     56.00%     96.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond        27342      4.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total       682944                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return       136561     33.33%     33.33% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect           29      0.01%     33.33% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            6      0.00%     33.34% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond       273144     66.66%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total       409758                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect           21     33.33%     33.33% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     33.33% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond           32     50.79%     84.13% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond           10     15.87%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total           63                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect           21     33.33%     33.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     33.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond           32     50.79%     84.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond           10     15.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total           63                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used        24843                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct        24843                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes             136613                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops               136612                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes              100                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used               136512                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct            136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct       286621                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong        95713                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect        29427                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect           35                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect       327975                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong           26                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong            4                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong           23                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit           13                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            3                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6           21                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9          133                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10           28                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11           26                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12            1                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13         1051                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14            1                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15          125                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16          170                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17          500                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18          131                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19         1568                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21         2012                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22          498                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24         1573                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26        15518                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32         2881                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36         3255                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0            2                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2           19                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6          161                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9          133                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10           26                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11          126                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12         1089                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13            8                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14          131                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15          500                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16           99                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17         2111                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18         1994                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19         1589                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21         7654                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24         7866                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26         2957                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32         3027                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.commitSquashedInsts          1717                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts              97                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples      8345716                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     2.249066                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.805491                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       1147291     13.75%     13.75% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       2406422     28.83%     42.58% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2       1430694     17.14%     59.72% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3       1828169     21.91%     81.63% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        652776      7.82%     89.45% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        364964      4.37%     93.82% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        202116      2.42%     96.25% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        137140      1.64%     97.89% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        176144      2.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total      8345716                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls              136513                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      7931678     42.26%     42.26% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            1      0.00%     42.26% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            7      0.00%     42.26% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       819000      4.36%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc       518700      2.76%     56.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd      1119000      5.96%     62.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       628193      3.35%     82.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       273167      1.46%     84.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     18770069                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       176144                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.memoryViolations               13                       # Number of memory violations (Cycle)
system.cpu12.commit.stalledBranchMispredicts            1                       # Number of delayed branch squashes (Cycle)
system.cpu12.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu12.commit.regTaints                       0                       # [TPT] Number of r-taint primitives (Count)
system.cpu12.commit.memTaints                    1955                       # [TPT] Number of m-taint primitives (Count)
system.cpu12.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu12.commitStats0.numInsts           10238531                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps             18770069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP     10238531                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP       18770069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                0.815175                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                1.226730                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs          3877062                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts         11055904                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts        11126535                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts        2948693                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts        928369                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu      7931678     42.26%     42.26% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            1      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            7      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd       819000      4.36%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd      1119000      5.96%     62.33% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead       628193      3.35%     82.69% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite       273167      1.46%     84.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total     18770069                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu12.decltab0.hits                    2946858                       # [TPE] Number of decltab hits (Unspecified)
system.cpu12.decltab0.misses                     1848                       # [TPE] Number of decltab misses (Unspecified)
system.cpu12.decltab0.averagePubBytes            9261                       # [TPE] Average public bytes (Unspecified)
system.cpu12.decltab0.averageBytes               9261                       # [TPE] Average total bytes (Unspecified)
system.cpu12.decltab0.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu12.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu12.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu12.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu12.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu12.decltab1.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu12.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu12.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu12.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu12.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu12.decltab2.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu12.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu12.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu12.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu12.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu12.decltab3.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu12.decode.idleCycles                1044631                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             4172405                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                     313                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles             3128543                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  117                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             259562                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  31                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             18772357                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                  62                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts          18798395                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches         682713                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts       2976162                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts       928425                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          2.252331                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads      2404317                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites      3332074                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads     17907440                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites     10155163                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads     10022077                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites      6594793                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs         3904587                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads      6867040                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches           396146                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                     7319572                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   296                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                 43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles          311                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                 1024416                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  43                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples          8346009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            2.249521                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.659939                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                4386733     52.56%     52.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 346936      4.16%     56.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 335130      4.02%     60.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 333467      4.00%     64.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 290714      3.48%     68.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 324103      3.88%     72.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                2328926     27.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total            8346009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts            10241066                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           1.227034                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches           682944                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.081827                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles      1025935                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     117                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                      176                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             18771896                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                 29                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                2949029                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                928516                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  15                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents           14                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect           21                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                100                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               18771048                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              18770977                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                12531648                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                18706350                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      2.249046                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.669914                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                       140                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu12.lsq0.squashedLoads                   336                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                14                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  147                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads              27314                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean            3.062949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev           1.449089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              2947396     99.96%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19               1055      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                 25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129                9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows             20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value            513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               2976162                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                928425                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                      67                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       8                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               1024464                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      76                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  117                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                2087594                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                   892                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2085891                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles             4171515                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             18772155                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                  20                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.renamedOperands          22104721                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  46762581                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                9995764                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                17908167                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            22102098                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                   2623                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 8343107                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       26941280                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      37543865                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               10238531                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 18770069                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                        8355869                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             0.816120                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             1.225310                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      18779631                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                     46                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     18810571                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   69                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined               9608                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           16121                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                31                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           8355708                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             2.251224                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.336382                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                  720415      8.62%      8.62% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 1889823     22.62%     31.24% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 2325052     27.83%     59.06% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                 1939438     23.21%     82.28% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                 1026040     12.28%     94.56% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  394479      4.72%     99.28% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                   47506      0.57%     99.84% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   12901      0.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                      54      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             8355708                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                    16      0.11%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    8      0.06%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              1      0.01%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                   21      0.15%      0.33% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  10      0.07%      0.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead              43      0.31%      0.71% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          13840     99.29%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          179      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      7933303     42.17%     42.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            1      0.00%     42.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            7      0.00%     42.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       820846      4.36%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu      1310432      6.97%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc       518714      2.76%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd      1119005      5.95%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt      1173904      6.24%     68.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv       109204      0.58%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult      1829292      9.72%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       634066      3.37%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       273275      1.45%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      2351122     12.50%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       655321      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     18810571                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       2.251181                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             13939                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.000741                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               23798787                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               7718109                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       7715316                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                22192071                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites               11071192                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses       11057511                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   7721363                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                   11102968                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                    3226                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                           161                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                   17190072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads      2951997                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       928574                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads         1482                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        58671                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return       137436     20.07%     20.07% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect       136568     19.94%     40.02% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            6      0.00%     40.02% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond       383372     55.99%     96.01% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond        27347      3.99%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total       684731                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            2      0.10%      0.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return          924     44.72%     44.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect           57      2.76%     47.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            4      0.19%     47.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond         1038     50.24%     98.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond           41      1.98%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total         2066                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect           21      2.19%      2.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            2      0.21%      2.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond          925     96.56%     98.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond           10      1.04%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total          958                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect           13      1.38%      1.38% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            2      0.21%      1.59% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond          925     98.30%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond            1      0.11%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total          941                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget       286529     41.85%     41.85% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB       260767     38.08%     79.93% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS       137435     20.07%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total       684731                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch          357     37.27%     37.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return          601     62.73%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total          958                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted          383374                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken        96902                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect             958                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss           31                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted          357                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted          601                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups             684731                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates                355                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                274078                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.400271                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted            48                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups             6                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses              6                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return       137436     20.07%     20.07% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect       136568     19.94%     40.02% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            6      0.00%     40.02% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond       383372     55.99%     96.01% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond        27347      3.99%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total       684731                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return       137436     33.47%     33.47% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect           33      0.01%     33.48% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            6      0.00%     33.48% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond       273160     66.52%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total       410653                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect           21      5.92%      5.92% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%      5.92% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond          324     91.27%     97.18% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond           10      2.82%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total          355                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect           21      5.92%      5.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%      5.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond          324     91.27%     97.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond           10      2.82%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total          355                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used        25389                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct        25389                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes             137498                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops               137497                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes              985                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used               136512                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct            136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct       287811                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong        94523                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect        24220                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect         1696                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect       327689                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong          203                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong            8                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong           20                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit          188                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6          386                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10          768                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12           30                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14          159                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15          117                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16           88                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18            9                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19          252                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20          568                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21            1                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22          842                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24          812                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28         1786                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32         6781                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36        13528                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0          110                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2          276                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6          768                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10          206                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12           55                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14          177                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15          252                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16          676                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17            1                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18          844                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19          814                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22         2377                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24         2301                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28         3871                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32        13399                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.commitSquashedInsts          9385                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             961                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      8353843                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     2.246878                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.821879                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       1194200     14.30%     14.30% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       2378291     28.47%     42.76% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2       1418227     16.98%     59.74% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3       1831026     21.92%     81.66% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        639203      7.65%     89.31% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        361821      4.33%     93.64% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        197277      2.36%     96.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        157717      1.89%     97.89% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        176081      2.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      8353843                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls              136513                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      7931678     42.26%     42.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            1      0.00%     42.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            7      0.00%     42.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       819000      4.36%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc       518700      2.76%     56.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd      1119000      5.96%     62.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       628193      3.35%     82.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       273167      1.46%     84.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     18770069                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       176081                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.memoryViolations               15                       # Number of memory violations (Cycle)
system.cpu13.commit.stalledBranchMispredicts            1                       # Number of delayed branch squashes (Cycle)
system.cpu13.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu13.commit.regTaints                       0                       # [TPT] Number of r-taint primitives (Count)
system.cpu13.commit.memTaints                   17639                       # [TPT] Number of m-taint primitives (Count)
system.cpu13.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu13.commitStats0.numInsts           10238531                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps             18770069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP     10238531                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP       18770069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                0.816120                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                1.225310                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs          3877062                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts         11055904                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts        11126535                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts        2948693                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts        928369                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu      7931678     42.26%     42.26% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            1      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            7      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd       819000      4.36%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd      1119000      5.96%     62.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead       628193      3.35%     82.69% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite       273167      1.46%     84.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total     18770069                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu13.decltab0.hits                    2932499                       # [TPE] Number of decltab hits (Unspecified)
system.cpu13.decltab0.misses                    17494                       # [TPE] Number of decltab misses (Unspecified)
system.cpu13.decltab0.averagePubBytes            9073                       # [TPE] Average public bytes (Unspecified)
system.cpu13.decltab0.averageBytes               9073                       # [TPE] Average total bytes (Unspecified)
system.cpu13.decltab0.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu13.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu13.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu13.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu13.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu13.decltab1.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu13.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu13.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu13.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu13.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu13.decltab2.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu13.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu13.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu13.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu13.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu13.decltab3.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu13.decode.idleCycles                1048227                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             4174646                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                    2350                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles             3129498                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  987                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             259863                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  31                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             18786270                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                  62                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts          18801216                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches         682723                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts       2977499                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts       928458                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          2.250061                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads      2404320                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites      3332078                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads     17907570                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites     10157035                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads     10023511                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites      6595177                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs         3905957                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads      6868750                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches           398202                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     7322430                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                  2036                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles          249                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                 1029684                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                 216                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          8355708                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.251805                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.667249                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                4395300     52.60%     52.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 360516      4.31%     56.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 342107      4.09%     61.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 294221      3.52%     64.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 287304      3.44%     67.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 318744      3.81%     71.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                2357516     28.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            8355708                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts            10266839                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           1.228698                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches           684731                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.081946                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles      1031976                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     987                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                      878                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             18779677                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                846                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                2951997                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                928574                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  15                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents           16                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          601                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          363                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                964                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               18773346                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              18772827                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                12482045                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                18631489                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      2.246664                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.669944                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                       182                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu13.lsq0.squashedLoads                  3304                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                16                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  205                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads              27322                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean            3.065005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev           1.145485                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              2945312     99.89%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19               3092      0.10%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 54      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 52      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                 29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                 32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows              2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value            336                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               2977499                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                928458                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                     125                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               1029723                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      72                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  987                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                2092668                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles                  1639                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2087400                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles             4173014                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             18781811                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents                  28                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.renamedOperands          22116487                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  46784891                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               10000192                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                17916612                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            22102098                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  14389                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 8346537                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       26957086                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      37560773                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts               10238531                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 18770069                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                        8343935                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             0.815273                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             1.226583                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      18763798                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                     46                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     18795968                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   53                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined               3775                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined            5773                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                31                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples           8343739                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             2.252703                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.340758                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                  729291      8.74%      8.74% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 1877557     22.50%     31.24% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 2324200     27.86%     59.10% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                 1910418     22.90%     82.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                 1046095     12.54%     94.53% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  393780      4.72%     99.25% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                   51353      0.62%     99.87% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   11001      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                      44      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total             8343739                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                     5      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    5      0.05%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               1      0.01%      0.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              1      0.01%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                   21      0.21%      0.33% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  13      0.13%      0.46% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              43      0.43%      0.89% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite           9871     99.11%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          188      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      7926660     42.17%     42.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            1      0.00%     42.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            7      0.00%     42.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       819611      4.36%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu      1310417      6.97%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc       518703      2.76%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd      1115004      5.93%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt      1173906      6.25%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult      1829123      9.73%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       633848      3.37%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       273263      1.45%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      2348874     12.50%     96.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       655263      3.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     18795968                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       2.252650                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                              9960                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.000530                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               23781481                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites               7714997                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       7713074                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                22164207                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites               11052636                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses       11048432                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   7718682                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                   11087058                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                     999                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                            18                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                           196                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                   17193324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads      2949732                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       928509                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads         1130                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        58855                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return       136829     20.02%     20.02% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect       136550     19.98%     40.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            6      0.00%     40.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond       382744     56.00%     96.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond        27343      4.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total       683474                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            2      0.25%      0.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          317     39.18%     39.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect           39      4.82%     44.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            4      0.49%     44.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond          410     50.68%     95.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond           37      4.57%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total          809                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect           21      6.02%      6.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            2      0.57%      6.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond          316     90.54%     97.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond           10      2.87%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total          349                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect           13      3.92%      3.92% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            2      0.60%      4.52% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond          316     95.18%     99.70% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond            1      0.30%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total          332                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget       284941     41.69%     41.69% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB       261705     38.29%     79.98% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS       136828     20.02%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total       683474                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch          267     76.50%     76.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return           82     23.50%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total          349                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted          382746                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken        97860                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect             349                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss           31                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted          267                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted           82                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups             683474                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                265                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                273445                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.400081                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted            48                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups             6                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses              6                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return       136829     20.02%     20.02% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect       136550     19.98%     40.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            6      0.00%     40.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond       382744     56.00%     96.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond        27343      4.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total       683474                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return       136829     33.37%     33.37% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect           31      0.01%     33.38% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            6      0.00%     33.38% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond       273145     66.62%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total       410029                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect           21      7.92%      7.92% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%      7.92% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond          234     88.30%     96.23% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond           10      3.77%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total          265                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect           21      7.92%      7.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%      7.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond          234     88.30%     96.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond           10      3.77%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total          265                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used        26424                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct        26424                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes             136873                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops               136872                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes              360                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used               136512                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct            136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct       285508                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong        96826                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect        25789                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect          135                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect       327621                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong          277                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong            3                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong           20                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit           15                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            1                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6          269                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9          404                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11           95                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13          208                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15           54                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17          159                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18            8                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20          315                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21           59                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22          105                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24         1847                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26           97                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28         2472                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32         6211                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36        13901                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0          124                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2          267                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6          404                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9          203                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11          154                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13          161                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15          104                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17          768                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18          105                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20         1590                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21          257                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24         2478                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28         5696                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32        13893                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.commitSquashedInsts          3657                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             360                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples      8343075                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     2.248580                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.814241                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       1170731     14.03%     14.03% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       2393138     28.68%     42.72% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2       1417763     16.99%     59.71% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3       1820868     21.82%     81.53% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        651728      7.81%     89.35% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        368851      4.42%     93.77% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        199409      2.39%     96.16% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        143516      1.72%     97.88% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        177071      2.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total      8343075                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls              136513                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      7925678     42.25%     42.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            1      0.00%     42.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            7      0.00%     42.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       819000      4.37%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu      1310402      6.99%     53.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc       518700      2.76%     56.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd      1115000      5.94%     62.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt      1173900      6.26%     68.86% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult      1829100      9.75%     79.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       628193      3.35%     82.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       273167      1.46%     84.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      2320500     12.37%     96.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     18760069                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       177071                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.memoryViolations               13                       # Number of memory violations (Cycle)
system.cpu14.commit.stalledBranchMispredicts            3                       # Number of delayed branch squashes (Cycle)
system.cpu14.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu14.commit.regTaints                       0                       # [TPT] Number of r-taint primitives (Count)
system.cpu14.commit.memTaints                    2014                       # [TPT] Number of m-taint primitives (Count)
system.cpu14.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu14.commitStats0.numInsts           10234531                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps             18760069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP     10234531                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP       18760069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                0.815273                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                1.226583                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs          3877062                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts         11047904                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts        11124535                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts        2948693                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts        928369                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu      7925678     42.25%     42.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            1      0.00%     42.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            7      0.00%     42.25% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd       819000      4.37%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu      1310402      6.99%     53.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd      1115000      5.94%     62.31% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.31% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt      1173900      6.26%     68.86% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.44% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.44% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult      1829100      9.75%     79.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead       628193      3.35%     82.68% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite       273167      1.46%     84.14% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead      2320500     12.37%     96.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total     18760069                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu14.decltab0.hits                    2947035                       # [TPE] Number of decltab hits (Unspecified)
system.cpu14.decltab0.misses                     1917                       # [TPE] Number of decltab misses (Unspecified)
system.cpu14.decltab0.averagePubBytes            9134                       # [TPE] Average public bytes (Unspecified)
system.cpu14.decltab0.averageBytes               9134                       # [TPE] Average total bytes (Unspecified)
system.cpu14.decltab0.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu14.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu14.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu14.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu14.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu14.decltab1.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu14.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu14.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu14.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu14.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu14.decltab2.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu14.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu14.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu14.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu14.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu14.decltab3.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu14.decode.idleCycles                1045184                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             4170013                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                    1121                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles             3127041                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  380                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             261420                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  31                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             18766089                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                  62                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts          18789106                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches         682717                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts       2976395                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts       928427                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          2.251828                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads      2404330                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites      3332073                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads     17887438                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites     10147527                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads     10022293                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites      6592943                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs         3904822                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads      6865473                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches           398533                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     7313612                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   822                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                 43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles          296                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                 1027652                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples          8343739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            2.250305                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.662293                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                4390183     52.62%     52.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 340579      4.08%     56.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 343554      4.12%     60.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 322971      3.87%     64.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 294747      3.53%     68.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 309858      3.71%     71.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                2341847     28.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total            8343739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts            10243737                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           1.227687                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches           683474                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.081913                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles      1029377                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     380                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                      284                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             18763844                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                191                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                2949732                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                928509                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  15                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents           14                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect           82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          283                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                365                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               18761570                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              18761506                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                12490823                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                18665981                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      2.248520                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.669176                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                       128                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu14.lsq0.squashedLoads                  1039                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                14                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  140                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads              27313                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean            3.058587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev           0.924269                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              2946451     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19               2010      0.07%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119                7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value            289                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               2976395                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                928427                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                      89                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       8                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               1027699                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      76                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  380                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                2087987                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                   506                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2085356                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles             4169510                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             18764477                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.renamedOperands          22097065                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  46745141                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                9996459                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                17890343                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            22092098                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                   4967                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 8338721                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       26929652                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      37528119                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts               10234531                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 18760069                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                        8355572                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             0.816601                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             1.224588                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      18790632                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                     49                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     18825761                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   80                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined               3012                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined            4615                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                34                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples           8355397                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             2.253126                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.347076                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                  738556      8.84%      8.84% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 1880385     22.51%     31.34% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 2326931     27.85%     59.19% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                 1887953     22.60%     81.79% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                 1057955     12.66%     94.45% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  398799      4.77%     99.22% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                   51945      0.62%     99.85% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   12814      0.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                      59      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total             8355397                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     9      0.11%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    6      0.08%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                   23      0.29%      0.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  11      0.14%      0.63% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead              54      0.69%      1.31% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite           7732     98.69%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         2597      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      8004593     42.52%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            1      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            7      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       809755      4.30%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu      1305637      6.94%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc       513905      2.73%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd      1110205      5.90%     62.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt      1166710      6.20%     68.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult      1809937      9.61%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       646290      3.43%     82.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       282866      1.50%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      2326883     12.36%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       655275      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     18825761                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       2.253079                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                              7835                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.000416                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               23983716                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites               7807648                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       7805459                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                22031118                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites               10986060                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses       10983427                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   7811561                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                   11019438                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                     668                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                           175                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                   17196717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads      2937339                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       938128                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads         3048                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        50063                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return       141506     20.08%     20.08% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect       141373     20.06%     40.13% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            7      0.00%     40.13% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond       394636     55.99%     96.12% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond        27344      3.88%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total       704868                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            2      0.33%      0.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return          194     32.17%     32.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect           62     10.28%     42.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            5      0.83%     43.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond          302     50.08%     93.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond           38      6.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total          603                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect           23     10.09%     10.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            2      0.88%     10.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond          193     84.65%     95.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond           10      4.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total          228                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return       141312     20.07%     20.07% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect       141311     20.07%     40.13% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            2      0.00%     40.13% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond       394334     55.99%     96.12% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond        27306      3.88%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total       704265                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect           14      6.70%      6.70% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            2      0.96%      7.66% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond          192     91.87%     99.52% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond            1      0.48%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total          209                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget       290740     41.25%     41.25% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB       272623     38.68%     79.92% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS       141505     20.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total       704868                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch           95     41.67%     41.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return          133     58.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total          228                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted          394638                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken       103960                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect             228                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss           33                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted           95                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted          133                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups             704868                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                 93                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                369423                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.524102                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted            55                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups             7                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses              7                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return       141506     20.08%     20.08% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect       141373     20.06%     40.13% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            7      0.00%     40.13% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond       394636     55.99%     96.12% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond        27344      3.88%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total       704868                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return       141506     42.18%     42.19% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect           35      0.01%     42.20% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            7      0.00%     42.20% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond       193878     57.80%     99.99% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond           17      0.01%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total       335445                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect           23     24.73%     24.73% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     24.73% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond           60     64.52%     89.25% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond           10     10.75%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total           93                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect           23     24.73%     24.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond           60     64.52%     89.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond           10     10.75%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total           93                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes             141574                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops               141573                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes              261                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used               141312                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct            141312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct       290622                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong       103712                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect        59693                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect          304                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect           10                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect       307826                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong          148                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong           19                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong           26                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit           13                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit           10                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2           38                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6          427                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9           28                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10         2149                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11         1791                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13         1844                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14          119                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15         2253                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16          222                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17         1046                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18         4309                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19         1495                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20         3076                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21          814                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22         6357                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24        12530                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26         7949                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28         4485                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32         7074                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36         2158                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0          552                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2          310                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6          971                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9         4248                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10          121                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11         2206                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12            7                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13          599                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14          355                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15         3372                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16         2591                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17         2301                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18         5757                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19         3477                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20         1702                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21           89                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22        15317                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24         7547                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26         3766                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28         3212                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32         1664                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.commitSquashedInsts          2926                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             244                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples      8354881                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     2.248706                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.809247                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       1159014     13.87%     13.87% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       2399834     28.72%     42.60% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2       1432096     17.14%     59.74% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3       1824345     21.84%     81.57% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        655987      7.85%     89.42% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        374421      4.48%     93.91% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        194471      2.33%     96.23% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        129975      1.56%     97.79% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        184738      2.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total      8354881                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls              141313                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass         2519      0.01%      0.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      8003678     42.60%     42.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            1      0.00%     42.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            7      0.00%     42.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       809400      4.31%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu      1305602      6.95%     53.87% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc       513900      2.74%     56.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd      1110200      5.91%     62.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.81% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt      1166700      6.21%     69.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.60% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.60% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult      1809900      9.63%     79.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       637793      3.39%     82.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       282767      1.51%     84.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      2298900     12.24%     96.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     18787669                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       184738                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.memoryViolations               15                       # Number of memory violations (Cycle)
system.cpu15.commit.stalledBranchMispredicts            1                       # Number of delayed branch squashes (Cycle)
system.cpu15.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu15.commit.regTaints                       0                       # [TPT] Number of r-taint primitives (Count)
system.cpu15.commit.memTaints                    6763                       # [TPT] Number of m-taint primitives (Count)
system.cpu15.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu15.commitStats0.numInsts           10232131                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps             18787669                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP     10232131                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP       18787669                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                0.816601                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                1.224588                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs          3874662                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts         10983104                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts        11190535                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts        2936693                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts        937969                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass         2519      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu      8003678     42.60%     42.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            1      0.00%     42.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            7      0.00%     42.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd       809400      4.31%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu      1305602      6.95%     53.87% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     53.87% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0      0.00%     53.87% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc       513900      2.74%     56.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd      1110200      5.91%     62.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.81% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt      1166700      6.21%     69.02% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.60% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.60% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult      1809900      9.63%     79.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead       637793      3.39%     82.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite       282767      1.51%     84.28% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead      2298900     12.24%     96.51% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total     18787669                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl       704265                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl       562951                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl       141314                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl       394334                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl       309931                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall       141313                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn       141312                       # Class of control type instructions committed (Count)
system.cpu15.decltab0.hits                    2930119                       # [TPE] Number of decltab hits (Unspecified)
system.cpu15.decltab0.misses                     1827                       # [TPE] Number of decltab misses (Unspecified)
system.cpu15.decltab0.averagePubBytes            9146                       # [TPE] Average public bytes (Unspecified)
system.cpu15.decltab0.averageBytes               9146                       # [TPE] Average total bytes (Unspecified)
system.cpu15.decltab0.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu15.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu15.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu15.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu15.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu15.decltab1.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu15.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu15.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu15.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu15.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu15.decltab2.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu15.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu15.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu15.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu15.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu15.decltab3.averageSamples               83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu15.decode.idleCycles                1046462                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             4176443                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                     619                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles             3131607                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  266                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             272464                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  34                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             18792151                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                  69                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts          18816338                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches         704323                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts       2964233                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts       938027                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          2.251951                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads      2464351                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites      3384913                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads     17798730                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites     10084926                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads     10089399                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites      6639717                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs         3902260                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads      6883205                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches           414128                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                     7314801                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   598                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.tlbCycles                        1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu15.fetch.miscStallCycles                 49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles          365                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                 1038128                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                 141                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples          8355397                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            2.249926                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.655813                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                4382930     52.46%     52.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 338714      4.05%     56.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 347883      4.16%     60.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 344522      4.12%     64.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 299283      3.58%     68.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 318539      3.81%     72.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                2323526     27.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total            8355397                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts            10238906                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           1.225399                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches           704868                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.084359                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles      1039882                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     266                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                      250                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             18790681                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                113                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                2937339                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                938128                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  16                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents           15                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                248                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               18788967                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              18788886                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                12506600                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                18689905                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      2.248665                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.669163                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                      4971                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu15.lsq0.squashedLoads                   646                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                15                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  159                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads              27314                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          2936693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean            3.060571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev           1.297743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              2935066     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19               1376      0.05%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 52      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 47      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199                7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows              6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value            626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            2936693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               2964233                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                938027                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     139                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                      12                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               1038183                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      94                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  266                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                2090663                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                   776                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2088017                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             4175675                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             18791170                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                  25                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.renamedOperands          22162313                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  46874359                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               10063578                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                17800354                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            22158098                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                   4215                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 8351589                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       26960660                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      37581708                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts               10232131                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 18787669                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                         4742052                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.463139                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              2.159177                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       18783078                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      51                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      18909086                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   514                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               12060                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            22122                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 36                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            4741652                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              3.987869                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.866761                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                    92052      1.94%      1.94% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   436732      9.21%     11.15% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   546664     11.53%     22.68% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   712812     15.03%     37.71% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1120495     23.63%     61.34% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   869961     18.35%     79.69% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   503670     10.62%     90.31% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   287343      6.06%     96.37% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   171923      3.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              4741652                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                    633      1.53%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   694      1.68%      3.21% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                   51      0.12%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      3.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt              196      0.47%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               5      0.01%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%      3.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                  2247      5.44%      9.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                13798     33.38%     42.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             3807      9.21%     51.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           19899     48.15%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          223      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      7934680     41.96%     41.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            1      0.00%     41.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            7      0.00%     41.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       820995      4.34%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      1310494      6.93%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc       518707      2.74%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1119402      5.92%     61.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt      1173914      6.21%     68.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1829125      9.67%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       687338      3.63%     82.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       274188      1.45%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2390362     12.64%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       658550      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      18909086                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        3.987532                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              41330                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.002186                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                20312485                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                7722805                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        7716240                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 22289183                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                11072418                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        11057279                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    7793388                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    11156805                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                     3107                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                            400                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    23336954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads       2951593                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       928751                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        31523                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       172092                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return       137436     20.09%     20.10% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect       136601     19.97%     40.07% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            7      0.00%     40.07% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond       382533     55.93%     96.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond        27355      4.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total        683934                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            2      0.16%      0.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          924     72.81%     72.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect           90      7.09%     80.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            5      0.39%     80.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond          199     15.68%     96.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond           49      3.86%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total         1269                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           21      2.20%      2.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            2      0.21%      2.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond          920     96.44%     98.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           11      1.15%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total          954                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           13      1.39%      1.39% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            2      0.21%      1.60% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond          920     98.29%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            1      0.11%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total          936                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget       287240     42.00%     42.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB       259259     37.91%     79.91% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS       137435     20.09%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total       683934                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch          601     63.00%     63.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return          353     37.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total          954                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted           382535                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken        95344                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect              954                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss            32                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted          601                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted          353                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups              683934                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                 599                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 273267                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.399552                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted             49                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return       137436     20.09%     20.10% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect       136601     19.97%     40.07% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            7      0.00%     40.07% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond       382533     55.93%     96.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond        27355      4.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total       683934                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return       137436     33.47%     33.47% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect           26      0.01%     33.47% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            7      0.00%     33.48% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond       273183     66.52%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond           13      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total       410667                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           21      3.51%      3.51% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      3.51% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond          567     94.66%     98.16% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           11      1.84%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total          599                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           21      3.51%      3.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond          567     94.66%     98.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           11      1.84%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total          599                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used        26424                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct        26424                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes              137532                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                137531                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes              1019                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct       287205                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong        95129                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect        26085                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect           90                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect       327730                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong          738                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong           16                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong           24                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit          719                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            4                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2           86                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6          794                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9           27                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10           20                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13           29                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14           86                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16          111                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17           32                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18           13                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19            1                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20          608                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21           24                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22          124                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24         3203                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26            5                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28         3723                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32         5167                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36        12876                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0           97                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2          783                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6           47                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9           26                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10           27                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12          172                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13           33                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14            6                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15            1                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16           15                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17          624                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18          223                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19            1                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20         3082                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22          521                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24         5713                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26            6                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28         3075                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32        12477                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts          11852                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              984                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      4739587                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     3.960486                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.769687                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         431213      9.10%      9.10% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         710045     14.98%     24.08% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         450492      9.50%     33.58% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1087069     22.94%     56.52% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         337076      7.11%     63.63% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         136503      2.88%     66.51% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         230835      4.87%     71.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         367828      7.76%     79.14% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         988526     20.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      4739587                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      7932278     42.26%     42.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            1      0.00%     42.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            7      0.00%     42.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       819000      4.36%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc       518700      2.76%     56.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1119400      5.96%     62.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       628193      3.35%     82.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       273167      1.46%     84.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     18771069                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       988526                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.memoryViolations                32                       # Number of memory violations (Cycle)
system.cpu2.commit.stalledBranchMispredicts           26                       # Number of delayed branch squashes (Cycle)
system.cpu2.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu2.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu2.commit.memTaints                   144202                       # [TPT] Number of m-taint primitives (Count)
system.cpu2.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu2.commitStats0.numInsts            10238931                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              18771069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP      10238931                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP        18771069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.463139                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 2.159177                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs           3877062                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          11056704                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         11126735                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         2948693                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts         928369                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu      7932278     42.26%     42.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            1      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            7      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd       819000      4.36%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd      1119400      5.96%     62.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.46% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead       628193      3.35%     82.69% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite       273167      1.46%     84.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     18771069                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu2.decltab0.hits                     2805360                       # [TPE] Number of decltab hits (Unspecified)
system.cpu2.decltab0.misses                      1869                       # [TPE] Number of decltab misses (Unspecified)
system.cpu2.decltab0.averagePubBytes             9278                       # [TPE] Average public bytes (Unspecified)
system.cpu2.decltab0.averageBytes                9278                       # [TPE] Average total bytes (Unspecified)
system.cpu2.decltab0.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu2.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu2.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu2.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu2.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu2.decltab1.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu2.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu2.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu2.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu2.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu2.decltab2.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu2.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu2.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu2.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu2.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu2.decltab3.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu2.decode.idleCycles                 1098426                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles                 6414                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  3635329                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                  460                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  1023                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              259275                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   32                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              18795111                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  138                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts           18802210                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches          682776                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts        2977500                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts        928447                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           3.964994                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads       2404380                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites      3332211                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads      17909792                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     10156371                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads     10023966                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites      6596016                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          3905947                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads      6869056                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches            396694                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      3710040                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   2110                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          417                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1026793                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   40                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           4741652                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             3.963969                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.574039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 1105442     23.31%     23.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  136644      2.88%     26.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  341603      7.20%     33.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  205134      4.33%     37.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                   96232      2.03%     39.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  163999      3.46%     43.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 2692598     56.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             4741652                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts             10251058                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            2.161735                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches            683934                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.144227                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles      1030077                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     1023                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                      4942                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                     151                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              18783129                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                3222                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2951593                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 928751                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   17                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      123                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            34                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           353                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          640                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 993                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                18773624                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               18773519                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 14615856                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 23755978                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       3.958944                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.615250                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                     142383                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu2.lsq0.squashedLoads                   2900                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 34                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   382                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads               27886                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.281633                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            4.007715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2931698     99.42%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                6460      0.22%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                5163      0.18%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                1453      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                1722      0.06%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 689      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                 447      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                 311      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  89      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  27      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                 4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                 1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                41      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                65      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               131      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179                75      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189                41      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows              79      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2977500                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 928447                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       25                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1026863                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       86                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  1023                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1099547                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                   5650                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3634650                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                  782                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              18792088                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                    8                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                   663                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.renamedOperands           22130064                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   46811633                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                10006442                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 17926010                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             22103098                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   26966                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                     1489                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        22533904                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       37567910                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                10238931                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  18771069                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         4735139                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.462690                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              2.161274                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       18763643                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      45                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      18890201                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   254                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                5119                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined             8837                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 30                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            4730783                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              3.993039                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.862665                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                    88226      1.86%      1.86% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   431149      9.11%     10.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   544284     11.51%     22.48% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   724865     15.32%     37.81% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1109259     23.45%     61.25% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   870832     18.41%     79.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   501430     10.60%     90.26% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   289791      6.13%     96.39% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   170947      3.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              4730783                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                    543      1.35%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   641      1.59%      2.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    3      0.01%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      2.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt              182      0.45%      3.40% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      3.40% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      3.40% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult              93      0.23%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%      3.63% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                  2025      5.03%      8.66% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                13608     33.79%     42.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             3321      8.25%     50.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           19856     49.30%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          221      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      7926247     41.96%     41.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            1      0.00%     41.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            7      0.00%     41.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       819416      4.34%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      1310480      6.94%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc       518710      2.75%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1114405      5.90%     61.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt      1173916      6.21%     68.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     68.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1829124      9.68%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       686977      3.64%     82.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       274057      1.45%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2387676     12.64%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       657864      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      18890201                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        3.989366                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              40272                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.002132                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                20293147                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                7717055                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        7713307                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 22258564                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                11051786                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        11047180                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    7788987                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    11141265                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                      571                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           4356                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    23341226                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads       2949726                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       928617                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        30948                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       174800                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return       136664     20.01%     20.01% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect       136576     19.99%     40.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            7      0.00%     40.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond       382464     55.99%     96.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond        27346      4.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total        683059                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            2      0.51%      0.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return          152     38.58%     39.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect           65     16.50%     55.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            5      1.27%     56.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond          130     32.99%     89.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond           40     10.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total          394                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           19     10.27%     10.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            2      1.08%     11.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond          154     83.24%     94.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           10      5.41%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total          185                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           12      7.10%      7.10% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            2      1.18%      8.28% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond          153     90.53%     98.82% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            2      1.18%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total          169                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget       284494     41.65%     41.65% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB       261902     38.34%     79.99% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS       136663     20.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total       683059                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch          115     62.16%     62.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return           70     37.84%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total          185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted           382466                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken        98018                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect              185                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss            29                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted          115                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted           70                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups              683059                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                 113                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 273208                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.399977                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted             46                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return       136664     20.01%     20.01% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect       136576     19.99%     40.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            7      0.00%     40.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond       382464     55.99%     96.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond        27346      4.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total       683059                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return       136664     33.34%     33.35% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect           24      0.01%     33.35% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            7      0.00%     33.35% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond       273141     66.64%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond           13      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total       409851                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           19     16.81%     16.81% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     16.81% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond           84     74.34%     91.15% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           10      8.85%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total          113                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           19     16.81%     16.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     16.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond           84     74.34%     91.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           10      8.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total          113                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used        26151                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct        26151                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes              136735                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                136734                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes               222                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct       285258                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong        97076                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect        26016                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect           67                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect       327960                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong          121                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong            5                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong           23                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit           20                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            2                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2           82                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6           16                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10          205                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11          230                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12            1                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13           43                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14          505                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15          221                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16          116                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17            2                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18           99                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20          391                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22            2                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24         1590                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28         2404                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32         5888                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36        14414                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0           90                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2            8                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6          205                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9           43                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10          375                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11          250                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12          477                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13            2                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14           98                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15          482                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16           98                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17            1                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18           11                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20         1592                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24         2381                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26            2                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28         5689                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32        14405                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts           4937                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              225                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      4729956                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     3.965908                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.766878                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         425305      8.99%      8.99% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         707359     14.95%     23.95% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         451577      9.55%     33.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1085983     22.96%     56.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         335851      7.10%     63.55% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         135829      2.87%     66.43% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         233072      4.93%     71.35% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         370714      7.84%     79.19% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         984266     20.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      4729956                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      7924778     42.25%     42.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            1      0.00%     42.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            7      0.00%     42.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       819000      4.37%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      1310402      6.99%     53.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc       518700      2.77%     56.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1114400      5.94%     62.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt      1173900      6.26%     68.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1829100      9.75%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       628193      3.35%     82.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       273167      1.46%     84.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2320500     12.37%     96.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     18758569                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       984266                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.memoryViolations                32                       # Number of memory violations (Cycle)
system.cpu3.commit.stalledBranchMispredicts           10                       # Number of delayed branch squashes (Cycle)
system.cpu3.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu3.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu3.commit.memTaints                   143631                       # [TPT] Number of m-taint primitives (Count)
system.cpu3.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu3.commitStats0.numInsts            10233931                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              18758569                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP      10233931                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        18758569                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.462690                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 2.161274                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs           3877062                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          11046704                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         11124235                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         2948693                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts         928369                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      7924778     42.25%     42.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            1      0.00%     42.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            7      0.00%     42.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd       819000      4.37%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      1310402      6.99%     53.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc       518700      2.77%     56.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd      1114400      5.94%     62.30% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.30% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      1173900      6.26%     68.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult      1829100      9.75%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     79.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead       628193      3.35%     82.68% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       273167      1.46%     84.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead      2320500     12.37%     96.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     18758569                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu3.decltab0.hits                     2805396                       # [TPE] Number of decltab hits (Unspecified)
system.cpu3.decltab0.misses                      1844                       # [TPE] Number of decltab misses (Unspecified)
system.cpu3.decltab0.averagePubBytes             9182                       # [TPE] Average public bytes (Unspecified)
system.cpu3.decltab0.averageBytes                9182                       # [TPE] Average total bytes (Unspecified)
system.cpu3.decltab0.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu3.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu3.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu3.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu3.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu3.decltab1.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu3.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu3.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu3.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu3.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu3.decltab2.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu3.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu3.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu3.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu3.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu3.decltab3.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu3.decode.idleCycles                 1094981                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles                 3010                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  3632189                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                  338                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   265                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              261924                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              18765629                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  129                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts           18788637                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches          682757                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts        2976962                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts        928441                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           3.967917                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads       2404410                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites      3332203                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads      17884737                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     10146280                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads     10023253                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      6593117                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          3905403                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      6865843                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches            398565                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      3700845                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    588                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles          500                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1027074                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   35                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           4730783                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             3.966811                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.571806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 1098001     23.21%     23.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  136615      2.89%     26.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  343787      7.27%     33.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  207305      4.38%     37.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                   93240      1.97%     39.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  163952      3.47%     43.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 2687883     56.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             4730783                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts             10237911                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            2.162114                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches            683059                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.144253                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles      1029073                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      265                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                      2149                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                      98                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              18763688                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 348                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2949726                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 928617                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   15                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                       79                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            34                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            70                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          167                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 237                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                18760610                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               18760487                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 14600695                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 23729542                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       3.961972                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.615296                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                     141844                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu3.lsq0.squashedLoads                   1033                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 34                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   248                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads               27876                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             3.237628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            2.820584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2933681     99.49%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                5674      0.19%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                5072      0.17%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                1258      0.04%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                1355      0.05%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                 606      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                 458      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                 264      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  96      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                 8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows              18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             430                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2976962                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 928441                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       19                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1027154                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       94                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   265                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1095279                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                   2478                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3632220                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles                  541                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              18765130                       # Number of instructions processed by rename (Count)
system.cpu3.rename.IQFullEvents                   469                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.renamedOperands           22098725                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   46748170                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                 9998342                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 17888797                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             22090598                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                    8127                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                      984                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        22509105                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       37527841                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                10233931                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  18758569                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         4756159                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.464826                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              2.151343                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       18794687                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                      54                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      18926097                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   257                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined                7072                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            11195                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 39                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples            4754173                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              3.980944                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.865182                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                    94362      1.98%      1.98% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   445901      9.38%     11.36% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   536738     11.29%     22.65% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   713426     15.01%     37.66% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1136274     23.90%     61.56% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   863772     18.17%     79.73% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   512289     10.78%     90.50% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   282536      5.94%     96.45% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                   168875      3.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total              4754173                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2927      5.88%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                   666      1.34%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                   32      0.06%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      7.28% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt              184      0.37%      7.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      7.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      7.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult              48      0.10%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%      7.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                  2075      4.17%     11.91% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                20441     41.03%     52.94% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             3443      6.91%     59.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           20002     40.15%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         2630      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      8005856     42.30%     42.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            1      0.00%     42.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            7      0.00%     42.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       809916      4.28%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      1305777      6.90%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc       513956      2.72%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     56.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1110248      5.87%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      1166764      6.16%     68.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1809993      9.56%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       701373      3.71%     82.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       283718      1.50%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2366731     12.51%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       658027      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      18926097                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        3.979282                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              49818                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.002632                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                20522340                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                7811556                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        7806712                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 22134102                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                10990290                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        10984095                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    7894106                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    11079179                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                      737                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           1986                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                    23345636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads       2938137                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       938252                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        33553                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       153152                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return       141521     20.08%     20.08% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect       141387     20.06%     40.14% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect            7      0.00%     40.14% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond       394524     55.98%     96.12% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond        27347      3.88%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total        704788                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            2      0.38%      0.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return          209     39.96%     40.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect           76     14.53%     54.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            5      0.96%     55.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond          190     36.33%     92.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond           41      7.84%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total          523                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect           23      9.39%      9.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            2      0.82%     10.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond          209     85.31%     95.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond           11      4.49%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total          245                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return       141312     20.07%     20.07% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect       141311     20.07%     40.13% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            2      0.00%     40.13% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond       394334     55.99%     96.12% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond        27306      3.88%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total       704265                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           15      6.88%      6.88% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            2      0.92%      7.80% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond          200     91.74%     99.54% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond            1      0.46%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total          218                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget       290749     41.25%     41.25% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB       272519     38.67%     79.92% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS       141520     20.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total       704788                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch          110     44.90%     44.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return          135     55.10%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total          245                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted           394526                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken       103828                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect              245                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss            34                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted          110                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted          135                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups              704788                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                 108                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 369348                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.524055                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted             56                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return       141521     20.08%     20.08% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect       141387     20.06%     40.14% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect            7      0.00%     40.14% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond       394524     55.98%     96.12% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond        27347      3.88%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total       704788                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return       141521     42.19%     42.19% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect           28      0.01%     42.20% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect            7      0.00%     42.20% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond       193869     57.80%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond           13      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total       335440                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect           23     21.30%     21.30% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     21.30% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond           74     68.52%     89.81% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond           11     10.19%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total          108                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect           23     21.30%     21.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     21.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond           74     68.52%     89.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond           11     10.19%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total          108                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes              141603                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                141602                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes               290                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                141312                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct             141312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct       290621                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong       103713                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect       111080                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect          309                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect           10                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect       256445                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong          142                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong           27                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong           30                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit           21                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit           16                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2        51539                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6          380                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9           36                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10         1637                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11          828                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12          599                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13         2431                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14          146                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15          613                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16         1394                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17         3192                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18         2418                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19         4665                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20          343                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21         6451                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22         2106                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24         8515                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26         9767                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28         4315                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32         8221                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36         1962                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0        52020                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2          382                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6          472                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9         3719                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10          285                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11         1411                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12         1205                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13          754                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14          654                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15         4268                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16          959                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17         8736                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18         2299                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19         4418                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20          574                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21         5728                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22         6985                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24         4927                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26         6277                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28         4025                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32         1460                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts           6885                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              280                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples      4753017                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     3.952788                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.770669                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0         432564      9.10%      9.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         718201     15.11%     24.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         456485      9.60%     33.82% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3        1084634     22.82%     56.64% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         335899      7.07%     63.70% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         139612      2.94%     66.64% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         230457      4.85%     71.49% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         363122      7.64%     79.13% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         992043     20.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total      4753017                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls               141313                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass         2519      0.01%      0.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      8003678     42.60%     42.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            1      0.00%     42.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            7      0.00%     42.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       809400      4.31%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      1305602      6.95%     53.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc       513900      2.74%     56.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1110200      5.91%     62.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.81% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      1166700      6.21%     69.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1809900      9.63%     79.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       637793      3.39%     82.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       282767      1.51%     84.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2298900     12.24%     96.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     18787669                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       992043                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.memoryViolations                33                       # Number of memory violations (Cycle)
system.cpu4.commit.stalledBranchMispredicts           11                       # Number of delayed branch squashes (Cycle)
system.cpu4.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu4.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu4.commit.memTaints                   147203                       # [TPT] Number of m-taint primitives (Count)
system.cpu4.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu4.commitStats0.numInsts            10232131                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              18787669                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP      10232131                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        18787669                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.464826                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 2.151343                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs           3874662                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts          10983104                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         11190535                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         2936693                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts         937969                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass         2519      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      8003678     42.60%     42.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            1      0.00%     42.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            7      0.00%     42.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd       809400      4.31%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      1305602      6.95%     53.87% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     53.87% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     53.87% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc       513900      2.74%     56.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd      1110200      5.91%     62.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.52% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.81% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt      1166700      6.21%     69.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.60% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.60% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult      1809900      9.63%     79.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     79.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead       637793      3.39%     82.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       282767      1.51%     84.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead      2298900     12.24%     96.51% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     18787669                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl       704265                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl       562951                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       141314                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       394334                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       309931                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       141313                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       141312                       # Class of control type instructions committed (Count)
system.cpu4.decltab0.hits                     2790108                       # [TPE] Number of decltab hits (Unspecified)
system.cpu4.decltab0.misses                      1844                       # [TPE] Number of decltab misses (Unspecified)
system.cpu4.decltab0.averagePubBytes             9090                       # [TPE] Average public bytes (Unspecified)
system.cpu4.decltab0.averageBytes                9090                       # [TPE] Average total bytes (Unspecified)
system.cpu4.decltab0.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu4.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu4.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu4.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu4.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu4.decltab1.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu4.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu4.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu4.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu4.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu4.decltab2.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu4.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu4.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu4.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu4.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu4.decltab3.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu4.decode.idleCycles                 1109661                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles                 4087                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  3639642                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                  463                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   320                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              272543                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   34                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              18796841                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  148                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts           18819156                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches          704406                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts        2965275                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts        938058                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           3.956797                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads       2464566                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites      3385247                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads      17799662                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites     10085625                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads     10091244                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      6640858                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs          3903333                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads      6884830                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches            414039                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      3713092                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    708                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles          488                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1037890                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   61                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples           4754173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             3.953879                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.574675                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 1113675     23.43%     23.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  136660      2.87%     26.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  342419      7.20%     33.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  205862      4.33%     37.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  101893      2.14%     39.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  171216      3.60%     43.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 2682448     56.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total             4754173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts             10237211                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            2.152411                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches            704788                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.148184                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles      1040168                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      320                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                      2943                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                     148                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              18794741                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 102                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2938137                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 938252                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   18                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      126                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            33                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           135                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          153                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 288                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                18790989                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               18790807                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 14598582                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 23724465                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       3.950837                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.615339                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                     145457                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu4.lsq0.squashedLoads                   1444                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  19                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 33                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   283                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads               27864                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2936693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             3.259756                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev            3.261957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               2921222     99.47%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                5881      0.20%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                4703      0.16%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                1070      0.04%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                1589      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                 755      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                 621      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                 436      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                 106      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  33      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                35      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                30      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows              50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             491                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2936693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2965275                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 938058                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       19                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1037969                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       96                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   320                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1110034                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                   3407                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3639710                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles                  702                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              18796213                       # Number of instructions processed by rename (Count)
system.cpu4.rename.IQFullEvents                   611                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.renamedOperands           22168726                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   46887113                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                10066817                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 17804138                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             22158098                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   10628                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                     1277                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        22555450                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       37590267                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                10232131                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  18787669                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         4738585                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.462792                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              2.160799                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       18782451                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      51                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      18906845                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   263                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               10933                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            20360                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 36                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            4738272                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              3.990241                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.865338                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                    88497      1.87%      1.87% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   442506      9.34%     11.21% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   541376     11.43%     22.63% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   707513     14.93%     37.56% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1125960     23.76%     61.33% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   869791     18.36%     79.68% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   503636     10.63%     90.31% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   287507      6.07%     96.38% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                   171486      3.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              4738272                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                    655      1.38%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   839      1.77%      3.16% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      3.16% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                   27      0.06%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      3.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt              281      0.59%      3.81% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult              22      0.05%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%      3.85% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                  1968      4.16%      8.01% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                20264     42.80%     50.81% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             3339      7.05%     57.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           19954     42.14%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          234      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      7934348     41.97%     41.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            1      0.00%     41.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            7      0.00%     41.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       820971      4.34%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      1310467      6.93%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     53.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc       518710      2.74%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     55.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1119603      5.92%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt      1173914      6.21%     68.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1829121      9.67%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       687002      3.63%     82.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       274067      1.45%     83.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2388991     12.64%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       658309      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      18906845                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        3.989977                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              47349                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.002504                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                20313277                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                7720312                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        7715877                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 22286297                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                11073150                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        11057497                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    7798642                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    11155318                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                     3367                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                             19                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                            313                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                    23349930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads       2951784                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       928614                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        30983                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       140384                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return       137457     20.10%     20.10% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect       136569     19.97%     40.07% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            7      0.00%     40.07% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond       382470     55.93%     96.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond        27347      4.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total        683852                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            2      0.17%      0.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return          945     79.61%     79.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect           58      4.89%     84.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            5      0.42%     85.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond          136     11.46%     96.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond           41      3.45%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total         1187                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect           21      2.15%      2.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            2      0.20%      2.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond          942     96.52%     98.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond           11      1.13%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total          976                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           13      1.36%      1.36% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            2      0.21%      1.57% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond          942     98.33%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond            1      0.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total          958                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget       286989     41.97%     41.97% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB       259407     37.93%     79.90% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS       137456     20.10%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total       683852                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch          454     46.52%     46.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return          522     53.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total          976                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted           382472                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken        95531                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect              976                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss            32                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted          454                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted          522                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups              683852                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                 452                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 273175                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.399465                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted             49                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return       137457     20.10%     20.10% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect       136569     19.97%     40.07% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            7      0.00%     40.07% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond       382470     55.93%     96.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond        27347      4.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total       683852                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return       137457     33.47%     33.47% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect           26      0.01%     33.48% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            7      0.00%     33.48% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond       273172     66.52%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond           13      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total       410677                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect           21      4.65%      4.65% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      4.65% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond          420     92.92%     97.57% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond           11      2.43%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total          452                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect           21      4.65%      4.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond          420     92.92%     97.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond           11      2.43%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total          452                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes              137521                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                137520                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes              1008                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct       288012                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong        94322                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect        24315                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect         1462                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect       327651                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong          634                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong            8                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong           21                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit          617                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2           78                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6          258                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9           59                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10          405                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12            1                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14          150                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15           72                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16           52                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17          192                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20          174                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21         3526                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24          619                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26           97                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28         3077                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32         4701                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36        12958                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0          179                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2          254                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6          464                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10          130                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11           72                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12           54                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14           24                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16          464                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17         4027                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19          100                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20          812                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21         3557                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24         1367                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28         3278                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32        11637                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts          10751                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts             1022                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      4736245                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     3.963386                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.768318                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         427159      9.02%      9.02% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         710251     15.00%     24.02% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         450980      9.52%     33.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3        1087224     22.96%     56.49% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         337201      7.12%     63.61% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         136380      2.88%     66.49% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         230877      4.87%     71.37% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         367664      7.76%     79.13% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         988509     20.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      4736245                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      7932578     42.26%     42.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            1      0.00%     42.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            7      0.00%     42.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       819000      4.36%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc       518700      2.76%     56.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1119600      5.96%     62.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.46% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       628193      3.35%     82.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       273167      1.46%     84.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     18771569                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       988509                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.memoryViolations                27                       # Number of memory violations (Cycle)
system.cpu5.commit.stalledBranchMispredicts           11                       # Number of delayed branch squashes (Cycle)
system.cpu5.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu5.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu5.commit.memTaints                   144176                       # [TPT] Number of m-taint primitives (Count)
system.cpu5.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu5.commitStats0.numInsts            10239131                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              18771569                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP      10239131                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        18771569                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.462792                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 2.160799                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs           3877062                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts          11057104                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts         11126835                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         2948693                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         928369                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      7932578     42.26%     42.26% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            1      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            7      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd       819000      4.36%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd      1119600      5.96%     62.33% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.46% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead       628193      3.35%     82.69% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       273167      1.46%     84.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     18771569                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu5.decltab0.hits                     2805710                       # [TPE] Number of decltab hits (Unspecified)
system.cpu5.decltab0.misses                      1855                       # [TPE] Number of decltab misses (Unspecified)
system.cpu5.decltab0.averagePubBytes             9266                       # [TPE] Average public bytes (Unspecified)
system.cpu5.decltab0.averageBytes                9266                       # [TPE] Average total bytes (Unspecified)
system.cpu5.decltab0.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu5.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu5.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu5.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu5.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu5.decltab1.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu5.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu5.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu5.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu5.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu5.decltab2.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu5.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu5.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu5.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu5.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu5.decltab3.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu5.decode.idleCycles                 1098292                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles                 3280                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  3635285                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles                  359                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                  1056                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              259434                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   32                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              18793459                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  141                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts           18802438                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches          682755                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts        2977822                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts        928437                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           3.967944                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads       2404359                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites      3332169                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads      17910675                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites     10156593                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads     10024085                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      6595695                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          3906259                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      6869286                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches            396863                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      3706687                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                   2176                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                  80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles          538                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1026932                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   28                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           4738272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             3.966406                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.572942                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 1102393     23.27%     23.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  136614      2.88%     26.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  341635      7.21%     33.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  205146      4.33%     37.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                   96174      2.03%     39.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  163966      3.46%     43.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 2692344     56.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             4738272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts             10249922                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            2.163077                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            683852                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.144316                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles      1029879                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                     1056                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                      2327                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                     115                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              18782502                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                2394                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2951784                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 928614                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   17                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                       88                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents            27                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           522                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          510                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                1032                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                18773501                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               18773374                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 14615489                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 23754964                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       3.961810                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.615260                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     142372                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu5.lsq0.squashedLoads                   3091                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                 27                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   245                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads               27883                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             3.238285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev            2.735489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               2933563     99.49%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                5827      0.20%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                4861      0.16%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                1257      0.04%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                1365      0.05%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 707      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                 482      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                 334      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  80      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                 6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189                19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows              10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value             412                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2977822                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 928437                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       20                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1027020                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      104                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                  1056                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1099391                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                   2707                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3634533                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles                  585                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              18790685                       # Number of instructions processed by rename (Count)
system.cpu5.rename.IQFullEvents                   508                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.renamedOperands           22128203                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   46807779                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                10005455                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 17924876                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             22103598                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   24605                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                     1027                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        22529978                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       37566670                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                10239131                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  18771569                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         4738533                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.462787                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              2.160823                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       18782165                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      54                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      18901429                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   284                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               10650                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            19195                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 39                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples            4738209                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              3.989151                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.863317                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                    89113      1.88%      1.88% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   441443      9.32%     11.20% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   540139     11.40%     22.60% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   708487     14.95%     37.55% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1127890     23.80%     61.35% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   870363     18.37%     79.72% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   504015     10.64%     90.36% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   287290      6.06%     96.42% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                   169469      3.58%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total              4738209                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                    571      1.26%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   732      1.61%      2.87% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      2.87% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      2.87% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                   28      0.06%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      2.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt              289      0.64%      3.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      3.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               3      0.01%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%      3.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                  1442      3.18%      6.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                19883     43.86%     50.63% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             2391      5.27%     55.90% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           19989     44.10%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          252      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      7934603     41.98%     41.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            1      0.00%     41.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            7      0.00%     41.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       820787      4.34%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      1310467      6.93%     53.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     53.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     53.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc       518723      2.74%     56.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     56.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     56.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     56.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     56.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1119603      5.92%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt      1173911      6.21%     68.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1829120      9.68%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       686267      3.63%     82.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       273823      1.45%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2385065     12.62%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       657700      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      18901429                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        3.988878                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              45328                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.002398                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                20310834                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                7721606                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        7716229                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 22275845                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                11071290                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        11057568                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    7796931                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    11149574                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                     2957                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                             20                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                            324                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                    23354307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads       2951563                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       928660                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        29637                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       133111                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return       137330     20.08%     20.08% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect       136588     19.98%     40.06% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            7      0.00%     40.06% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond       382489     55.94%     96.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond        27350      4.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total        683766                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            2      0.18%      0.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          818     74.30%     74.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect           77      6.99%     81.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            5      0.45%     81.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond          155     14.08%     96.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond           44      4.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total         1101                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect           21      2.44%      2.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            2      0.23%      2.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond          825     96.04%     98.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond           11      1.28%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total          859                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           12      1.43%      1.43% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            2      0.24%      1.67% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond          825     98.21%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond            1      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total          840                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget       287069     41.98%     41.98% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB       259368     37.93%     79.92% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS       137329     20.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total       683766                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch          429     49.94%     49.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return          430     50.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total          859                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted           382491                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken        95472                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect              859                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss            32                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted          429                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups              683766                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                 427                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 273206                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.399561                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted             49                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return       137330     20.08%     20.08% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect       136588     19.98%     40.06% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            7      0.00%     40.06% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond       382489     55.94%     96.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond        27350      4.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total       683766                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return       137330     33.45%     33.45% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect           26      0.01%     33.46% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            7      0.00%     33.46% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond       273182     66.54%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond           13      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total       410560                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect           21      4.92%      4.92% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      4.92% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond          395     92.51%     97.42% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond           11      2.58%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total          427                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect           21      4.92%      4.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond          395     92.51%     97.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond           11      2.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total          427                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used        22659                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct        22659                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes              137413                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                137412                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes               900                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct       287902                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong        94432                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect        27870                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect          198                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect            5                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect       327822                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong          397                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong           13                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong           21                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit           18                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit            5                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2           39                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6          256                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9         2023                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10            5                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12          120                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13          124                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14            5                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15           83                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16          270                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18            7                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19          192                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20          223                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22         1271                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24          301                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26         2392                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28         1966                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32         8034                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36        11167                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0          142                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2          250                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6         2028                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9          346                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10            5                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12          272                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13           83                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15          231                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16         1019                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18          385                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19          280                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20          805                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22         3664                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24          754                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26         2356                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28         5378                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32        10480                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts          10422                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              915                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples      4736302                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     3.963339                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.766959                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         425626      8.99%      8.99% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         710783     15.01%     23.99% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         451048      9.52%     33.52% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3        1088176     22.98%     56.49% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         337909      7.13%     63.63% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         136490      2.88%     66.51% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         231070      4.88%     71.39% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         367944      7.77%     79.16% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         987256     20.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total      4736302                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      7932578     42.26%     42.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            1      0.00%     42.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            7      0.00%     42.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       819000      4.36%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc       518700      2.76%     56.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1119600      5.96%     62.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.46% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       628193      3.35%     82.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       273167      1.46%     84.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     18771569                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       987256                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.memoryViolations                27                       # Number of memory violations (Cycle)
system.cpu6.commit.stalledBranchMispredicts           13                       # Number of delayed branch squashes (Cycle)
system.cpu6.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu6.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu6.commit.memTaints                   143272                       # [TPT] Number of m-taint primitives (Count)
system.cpu6.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu6.commitStats0.numInsts            10239131                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              18771569                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP      10239131                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        18771569                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.462787                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 2.160823                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs           3877062                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts          11057104                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         11126835                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         2948693                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts         928369                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      7932578     42.26%     42.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            1      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            7      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd       819000      4.36%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd      1119600      5.96%     62.33% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.46% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead       628193      3.35%     82.69% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       273167      1.46%     84.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     18771569                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu6.decltab0.hits                     2806480                       # [TPE] Number of decltab hits (Unspecified)
system.cpu6.decltab0.misses                      1898                       # [TPE] Number of decltab misses (Unspecified)
system.cpu6.decltab0.averagePubBytes             9318                       # [TPE] Average public bytes (Unspecified)
system.cpu6.decltab0.averageBytes                9318                       # [TPE] Average total bytes (Unspecified)
system.cpu6.decltab0.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu6.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu6.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu6.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu6.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu6.decltab1.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu6.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu6.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu6.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu6.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu6.decltab2.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu6.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu6.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu6.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu6.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu6.decltab3.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu6.decode.idleCycles                 1098115                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles                 3764                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  3635192                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                  189                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   949                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              259393                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   32                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              18792090                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  141                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts           18802549                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches          682764                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts        2977592                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts        928439                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           3.968011                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads       2404369                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites      3332244                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads      17910678                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites     10156665                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads     10024104                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      6596038                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          3906031                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      6869105                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches            396697                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      3707065                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                   1962                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles          586                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1026543                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   29                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples           4738209                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             3.966185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.573088                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 1102670     23.27%     23.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  136581      2.88%     26.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  341537      7.21%     33.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  205104      4.33%     37.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                   96179      2.03%     39.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  163896      3.46%     43.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 2692242     56.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total             4738209                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts             10249556                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            2.163023                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches            683766                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.144299                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles      1029487                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      949                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                      3299                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                      62                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              18782219                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                2232                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2951563                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 928660                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   18                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                       51                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            27                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           430                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          494                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 924                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                18773949                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               18773797                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 14614075                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 23748849                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       3.961943                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.615359                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                     141465                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu6.lsq0.squashedLoads                   2870                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 27                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   291                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads               27747                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             3.198211                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev            3.052690                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               2938050     99.64%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                4614      0.16%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                4185      0.14%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                 839      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                 322      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                 122      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  64      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  34      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                55      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                61      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                72      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179                30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows              62      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value             496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2977592                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 928439                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                       24                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1026641                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      114                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   949                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1099024                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                   3478                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3634457                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles                  301                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              18789564                       # Number of instructions processed by rename (Count)
system.cpu6.rename.IQFullEvents                   257                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.renamedOperands           22126740                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   46805049                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                10005140                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 17923519                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             22103598                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   23142                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                      584                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        22530959                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       37565892                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                10239131                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  18771569                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         4744943                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.463730                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              2.156429                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       18781593                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      54                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      18898458                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   269                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               13578                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            18792                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 39                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples            4744575                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              3.983172                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.862920                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                    91372      1.93%      1.93% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   442426      9.32%     11.25% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   539015     11.36%     22.61% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   718988     15.15%     37.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1123870     23.69%     61.45% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   869071     18.32%     79.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   505621     10.66%     90.43% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   287219      6.05%     96.48% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                   166993      3.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total              4744575                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   1180      2.65%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      2.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   555      1.25%      3.89% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                   13      0.03%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      3.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt              190      0.43%      4.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      4.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      4.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult              33      0.07%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                  1014      2.28%      6.70% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                19956     44.79%     51.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             1602      3.60%     55.09% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           20011     44.91%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         1327      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      7959896     42.12%     42.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            1      0.00%     42.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            7      0.00%     42.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       816253      4.32%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      1308906      6.93%     53.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     53.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     53.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc       516927      2.74%     56.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     56.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     56.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     56.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     56.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1111817      5.88%     61.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt      1171128      6.20%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1821444      9.64%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       691460      3.66%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       277662      1.47%     83.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2373639     12.56%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       656891      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      18898458                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        3.982863                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              44554                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.002358                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                20394231                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                7761568                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        7753607                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 22192083                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                11033688                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        11020763                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    7834507                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    11107178                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                     1627                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                             22                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                            368                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                    23358749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads       2946583                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       932662                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        29909                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       132473                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return       139008     20.07%     20.07% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect       138593     20.01%     40.09% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            8      0.00%     40.09% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond       387534     55.96%     96.05% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond        27349      3.95%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total        692494                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            2      0.24%      0.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return          496     59.83%     60.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect           82      9.89%     69.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            6      0.72%     70.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond          200     24.13%     94.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond           43      5.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total          829                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect           23      4.34%      4.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            2      0.38%      4.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond          494     93.21%     97.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond           11      2.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total          530                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return       138512     20.03%     20.03% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect       138511     20.03%     40.05% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            2      0.00%     40.05% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond       387334     56.00%     96.05% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond        27306      3.95%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total       691665                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           14      2.77%      2.77% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            2      0.40%      3.17% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond          488     96.63%     99.80% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond            1      0.20%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total          505                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget       286657     41.39%     41.39% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB       266830     38.53%     79.93% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS       139007     20.07%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total       692494                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch          298     56.23%     56.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return          232     43.77%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total          530                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted           387536                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken       100931                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect              530                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss            34                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted          298                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted          232                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups              692494                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                 296                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 360442                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.520498                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted             56                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups              8                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses               8                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return       139008     20.07%     20.07% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect       138593     20.01%     40.09% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            8      0.00%     40.09% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond       387534     55.96%     96.05% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond        27349      3.95%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total       692494                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return       139008     41.86%     41.86% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect           29      0.01%     41.87% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            8      0.00%     41.88% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond       192992     58.12%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond           13      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total       332052                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect           23      7.77%      7.77% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      7.77% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond          262     88.51%     96.28% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond           11      3.72%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total          296                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect           23      7.77%      7.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      7.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond          262     88.51%     96.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond           11      3.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total          296                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups            8                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses            8                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords           10                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            6                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used        25935                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct        25935                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes              139097                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                139096                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes               584                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                138512                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct             138512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct       286991                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong       100343                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect       107162                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect          750                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect       252132                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong          249                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong          107                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong           28                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit           30                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit            9                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2        26362                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6        26714                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9          196                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10          526                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11          236                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12           99                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13         1287                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14          626                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15          385                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16          399                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17         2244                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18         1493                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19          743                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20           99                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21         3130                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22         3526                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24          307                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26        17478                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28         2568                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32        14672                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36         5178                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0        26367                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2        26809                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6          222                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9         1282                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10          347                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11         1403                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12          399                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13         2443                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14          292                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15         2325                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17         1976                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18         3822                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19         1261                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20          299                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21         4911                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22        12859                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24          101                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26        11521                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28         5620                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32         4009                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts          13380                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              657                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples      4742332                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     3.957561                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.764807                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         425086      8.96%      8.96% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         714349     15.06%     24.03% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         455777      9.61%     33.64% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        1088318     22.95%     56.59% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         336267      7.09%     63.68% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         137998      2.91%     66.59% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         233063      4.91%     71.50% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         368016      7.76%     79.26% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         983458     20.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total      4742332                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls               138513                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass         1119      0.01%      0.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      7956078     42.39%     42.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            1      0.00%     42.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            7      0.00%     42.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       815000      4.34%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      1308402      6.97%     53.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc       516700      2.75%     56.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     56.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     56.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     56.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     56.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1111600      5.92%     62.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt      1170900      6.24%     68.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.50% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1821100      9.70%     79.20% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       632193      3.37%     82.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       277167      1.48%     84.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2311500     12.32%     96.51% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     18768069                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       983458                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.memoryViolations                30                       # Number of memory violations (Cycle)
system.cpu7.commit.stalledBranchMispredicts            8                       # Number of delayed branch squashes (Cycle)
system.cpu7.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu7.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu7.commit.memTaints                   143086                       # [TPT] Number of m-taint primitives (Count)
system.cpu7.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu7.commitStats0.numInsts            10232131                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              18768069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP      10232131                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        18768069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.463730                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 2.156429                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs           3876062                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts          11018104                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts         11151335                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         2943693                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts         932369                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass         1119      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      7956078     42.39%     42.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            1      0.00%     42.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            7      0.00%     42.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd       815000      4.34%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      1308402      6.97%     53.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     53.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     53.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc       516700      2.75%     56.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     56.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     56.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     56.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd      1111600      5.92%     62.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.68% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt      1170900      6.24%     68.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.50% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.50% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult      1821100      9.70%     79.20% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead       632193      3.37%     82.72% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       277167      1.48%     84.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead      2311500     12.32%     96.51% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     18768069                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl       691665                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       553151                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl       138514                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       387334                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       304331                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall       138513                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn       138512                       # Class of control type instructions committed (Count)
system.cpu7.decltab0.hits                     2802078                       # [TPE] Number of decltab hits (Unspecified)
system.cpu7.decltab0.misses                      1843                       # [TPE] Number of decltab misses (Unspecified)
system.cpu7.decltab0.averagePubBytes             9166                       # [TPE] Average public bytes (Unspecified)
system.cpu7.decltab0.averageBytes                9166                       # [TPE] Average total bytes (Unspecified)
system.cpu7.decltab0.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu7.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu7.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu7.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu7.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu7.decltab1.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu7.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu7.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu7.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu7.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu7.decltab2.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu7.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu7.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu7.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu7.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu7.decltab3.averageSamples                47                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu7.decode.idleCycles                 1102919                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles                 3096                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  3637619                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                  246                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   695                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              266854                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   35                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              18787215                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  148                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts           18803185                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches          691798                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts        2972949                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts        932457                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           3.962784                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads       2429662                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites      3354979                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads      17846917                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites     10121061                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads     10053680                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      6614438                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          3905406                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      6875119                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches            405837                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      3706882                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   1458                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 163                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1051                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1033226                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                  142                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples           4744575                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             3.959857                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.573439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 1106338     23.32%     23.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  136683      2.88%     26.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  344027      7.25%     33.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  207416      4.37%     37.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                   96456      2.03%     39.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  166899      3.52%     43.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 2686756     56.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total             4744575                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts             10242201                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            2.158551                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches            692494                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.145944                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles      1035750                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      695                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                      2762                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                      44                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              18781647                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 738                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2946583                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 932662                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   18                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                       37                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            31                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           232                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          436                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 668                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                18774898                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               18774370                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 14596084                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 23715062                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       3.956711                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.615477                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                     141413                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu7.lsq0.squashedLoads                   2890                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                 106                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 31                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   293                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads               27613                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2943693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             3.165672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev            2.239593                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               2936471     99.75%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                3095      0.11%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                2987      0.10%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                 551      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                 168      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  76      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  30      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                19      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                19      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179                29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189                29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows              18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             429                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2943693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2972949                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 932457                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                       19                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1033399                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      190                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   695                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1103465                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                   2892                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3637300                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                  223                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              18785474                       # Number of instructions processed by rename (Count)
system.cpu7.rename.IQFullEvents                   192                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.renamedOperands           22137346                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   46823613                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                10032053                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 17856843                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             22116098                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   21248                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                      427                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        22540232                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       37565148                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                10232131                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  18768069                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                         8356495                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              0.816404                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              1.224883                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       18787931                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                      49                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      18826062                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    80                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined                5311                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined             8148                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 34                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples            8356273                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              2.252926                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.349609                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                   730087      8.74%      8.74% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  1902099     22.76%     31.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  2322291     27.79%     59.29% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                  1883081     22.53%     81.83% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  1047590     12.54%     94.36% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   401900      4.81%     99.17% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                    54353      0.65%     99.82% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                    14816      0.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                       56      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total              8356273                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                      9      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     8      0.07%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               2      0.02%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                    24      0.22%      0.39% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   10      0.09%      0.48% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead               57      0.52%      1.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           10931     99.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         1597      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      7976487     42.37%     42.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult            1      0.00%     42.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv            7      0.00%     42.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       814215      4.32%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu      1307629      6.95%     53.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     53.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     53.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc       515905      2.74%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd      1114806      5.92%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt      1169709      6.21%     68.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult      1817974      9.66%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       645904      3.43%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       278863      1.48%     84.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      2336601     12.41%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       655264      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      18826062                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        2.252866                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              11041                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.000586                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                23917980                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                7771041                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        7768518                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 22101538                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                11022268                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses        11016179                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    7779255                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                    11056251                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                     1248                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                             20                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                            222                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                    17172161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads       2943053                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       934129                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads         2021                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        59560                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return       139741     20.07%     20.07% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect       139373     20.02%     40.08% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect            7      0.00%     40.08% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond       389872     55.99%     96.07% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond        27343      3.93%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total        696338                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            2      0.19%      0.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return          429     39.98%     40.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect           62      5.78%     45.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect            5      0.47%     46.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond          538     50.14%     96.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond           37      3.45%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total         1073                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect           23      4.97%      4.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            2      0.43%      5.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond          428     92.44%     97.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond           10      2.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total          463                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return       139312     20.04%     20.04% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect       139311     20.04%     40.07% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            2      0.00%     40.07% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond       389334     56.00%     96.07% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond        27306      3.93%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total       695265                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect           14      3.16%      3.16% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            2      0.45%      3.61% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond          426     96.16%     99.77% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond            1      0.23%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total          443                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget       289772     41.61%     41.61% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB       266826     38.32%     79.93% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS       139740     20.07%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total       696338                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch          331     71.49%     71.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return          132     28.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total          463                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted           389874                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken       100158                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect              463                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss            33                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted          331                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted          132                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups              696338                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                 329                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 363856                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.522528                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted             55                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return       139741     20.07%     20.07% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect       139373     20.02%     40.08% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect            7      0.00%     40.08% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond       389872     55.99%     96.07% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond        27343      3.93%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total       696338                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return       139741     42.03%     42.03% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect           31      0.01%     42.04% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect            7      0.00%     42.04% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond       192685     57.95%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total       332482                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect           23      6.99%      6.99% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%      6.99% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond          296     89.97%     96.96% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond           10      3.04%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total          329                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect           23      6.99%      6.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%      6.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond          296     89.97%     96.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond           10      3.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total          329                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes              139809                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                139808                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes               496                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                139312                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct             139312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct       289946                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong        99388                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect        56279                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect          526                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect       304469                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong           83                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong           23                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong           27                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit           51                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit           15                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6          272                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9         1233                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10          806                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12          601                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13          704                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14          721                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15          501                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16         2013                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17          794                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18         2795                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19         2500                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20         2341                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21          400                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22         5758                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24        10902                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26         9088                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28         3032                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32         5600                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36         6850                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0          315                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2          271                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6         1334                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9         2575                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10          100                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12          946                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13          501                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14         1584                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15          698                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16         2777                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17         2796                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18         4409                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19         4921                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20         2027                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21          281                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22        15025                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24         2697                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26         3712                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28         3596                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32         6346                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts           5225                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              480                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples      8355307                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     2.247993                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.806261                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        1158173     13.86%     13.86% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        2398765     28.71%     42.57% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2        1436245     17.19%     59.76% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3        1822503     21.81%     81.57% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         656995      7.86%     89.44% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         368488      4.41%     93.85% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         201103      2.41%     96.25% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         137413      1.64%     97.90% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         175622      2.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total      8355307                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls               139313                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass         1519      0.01%      0.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      7975078     42.46%     42.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult            1      0.00%     42.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv            7      0.00%     42.47% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       813400      4.33%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu      1307602      6.96%     53.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     53.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     53.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc       515900      2.75%     56.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     56.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     56.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     56.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     56.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd      1114800      5.94%     62.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.73% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt      1169700      6.23%     68.96% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult      1817900      9.68%     79.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       633793      3.37%     82.74% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       278767      1.48%     84.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      2307900     12.29%     96.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     18782669                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       175622                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.memoryViolations                18                       # Number of memory violations (Cycle)
system.cpu8.commit.stalledBranchMispredicts            1                       # Number of delayed branch squashes (Cycle)
system.cpu8.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu8.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu8.commit.memTaints                     5076                       # [TPT] Number of m-taint primitives (Count)
system.cpu8.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu8.commitStats0.numInsts            10235731                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              18782669                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP      10235731                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP        18782669                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 0.816404                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 1.224883                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs           3875662                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts          11015304                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         11164335                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         2941693                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts         933969                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass         1519      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu      7975078     42.46%     42.47% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            1      0.00%     42.47% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            7      0.00%     42.47% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd       813400      4.33%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu      1307602      6.96%     53.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc       515900      2.75%     56.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     56.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     56.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     56.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd      1114800      5.94%     62.44% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.44% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.73% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt      1169700      6.23%     68.96% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult      1817900      9.68%     79.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead       633793      3.37%     82.74% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       278767      1.48%     84.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead      2307900     12.29%     96.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     18782669                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl       695265                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl       555951                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl       139314                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl       389334                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       305931                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall       139313                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn       139312                       # Class of control type instructions committed (Count)
system.cpu8.decltab0.hits                     2937168                       # [TPE] Number of decltab hits (Unspecified)
system.cpu8.decltab0.misses                      1843                       # [TPE] Number of decltab misses (Unspecified)
system.cpu8.decltab0.averagePubBytes             9213                       # [TPE] Average public bytes (Unspecified)
system.cpu8.decltab0.averageBytes                9213                       # [TPE] Average total bytes (Unspecified)
system.cpu8.decltab0.averageSamples                83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu8.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu8.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu8.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu8.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu8.decltab1.averageSamples                83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu8.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu8.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu8.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu8.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu8.decltab2.averageSamples                83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu8.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu8.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu8.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu8.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu8.decltab3.averageSamples                83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu8.decode.idleCycles                 1046993                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              4176337                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                     1425                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles              3131013                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   505                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              266429                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   33                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              18791059                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                   75                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts           18812440                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches          695323                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts        2969594                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts        934028                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           2.251236                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads       2439335                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites      3362927                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads      17848727                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites     10116718                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads     10061775                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites      6621768                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs          3903622                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads      6877599                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches            406566                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      7320025                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                   1076                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles          392                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                  1033255                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   66                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples           8356273                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             2.250376                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.660507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 4387237     52.50%     52.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  354872      4.25%     56.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  340013      4.07%     60.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  321369      3.85%     64.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  289442      3.46%     68.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  332056      3.97%     72.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                 2331284     27.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total             8356273                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts             10248749                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            1.226441                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches            696338                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.083329                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles      1035267                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      505                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                       461                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              18787980                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 287                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 2943053                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 934129                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   16                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            18                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           132                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          352                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 484                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                18784815                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               18784697                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 12533762                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 18695171                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       2.247916                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.670428                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                       3269                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu8.lsq0.squashedLoads                   1360                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 18                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   160                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads               27312                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           2941693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean             3.066203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev            1.684326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               2940775     99.97%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                 657      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                  39      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                  19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                   9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                   6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows              35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value             686                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             2941693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                2969594                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 934028                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                       55                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                1033313                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       83                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   505                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 2091271                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                   1444                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2088157                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles              4174896                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              18789094                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                   38                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.renamedOperands           22144616                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   46840563                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                10036769                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                 17852953                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             22137098                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                    7518                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  8349666                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        26967501                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       37576756                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                10235731                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  18782669                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                         8355642                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              0.816098                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              1.225343                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       18780021                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                      49                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      18810560                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    55                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               10001                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            16933                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 34                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            8355477                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              2.251285                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.338018                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                   716171      8.57%      8.57% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  1898078     22.72%     31.29% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  2331464     27.90%     59.19% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                  1924734     23.04%     82.23% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                  1026443     12.28%     94.51% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   396526      4.75%     99.26% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                    47532      0.57%     99.83% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                    14474      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                       55      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              8355477                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                     13      0.09%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                    14      0.09%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                1      0.01%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               1      0.01%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                    22      0.15%      0.34% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                    9      0.06%      0.40% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead               48      0.32%      0.72% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           14837     99.28%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          192      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      7933655     42.18%     42.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            1      0.00%     42.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            7      0.00%     42.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       820882      4.36%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu      1310435      6.97%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc       518714      2.76%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     56.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd      1119004      5.95%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt      1173905      6.24%     68.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv       109204      0.58%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult      1829178      9.72%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       633826      3.37%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       273273      1.45%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      2351096     12.50%     96.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       655288      3.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      18810560                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        2.251241                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              14945                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.000795                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                23798550                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                7718551                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        7715433                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 22193047                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                11071532                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses        11057530                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    7721344                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                    11103969                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                     3137                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                             17                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                            165                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                    17175568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads       2951987                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       928558                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads         1505                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        52522                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return       137458     20.07%     20.07% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect       136562     19.94%     40.02% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            7      0.00%     40.02% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond       383399     55.99%     96.01% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond        27347      3.99%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total        684775                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            2      0.09%      0.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return          946     44.83%     44.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect           51      2.42%     47.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            5      0.24%     47.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond         1065     50.47%     98.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond           41      1.94%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total         2110                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect           21      2.14%      2.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            2      0.20%      2.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond          948     96.64%     98.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond           10      1.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total          981                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return       136512     20.00%     20.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect       136511     20.00%     39.99% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            2      0.00%     39.99% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond       382334     56.01%     96.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond        27306      4.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total       682665                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect           13      1.35%      1.35% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            2      0.21%      1.56% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond          948     98.34%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond            1      0.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total          964                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget       286863     41.89%     41.89% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB       260455     38.04%     79.93% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS       137457     20.07%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total       684775                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch          535     54.54%     54.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return          446     45.46%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total          981                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted           383401                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken        96591                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect              981                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss            31                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted          535                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted          446                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups              684775                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                 533                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 274101                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.400279                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted             48                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return       137458     20.07%     20.07% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect       136562     19.94%     40.02% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            7      0.00%     40.02% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond       383399     55.99%     96.01% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond        27347      3.99%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total       684775                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return       137458     33.47%     33.47% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect           29      0.01%     33.48% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            7      0.00%     33.48% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond       273162     66.52%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total       410674                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect           21      3.94%      3.94% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%      3.94% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond          502     94.18%     98.12% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond           10      1.88%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total          533                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect           21      3.94%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond          502     94.18%     98.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond           10      1.88%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total          533                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used        25389                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct        25389                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes              137515                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                137514                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes              1002                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct       287464                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong        94870                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect        24193                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect         1289                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect       327558                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong           62                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong            5                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong           21                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit           47                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit            3                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6          257                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9          245                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10          147                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12          481                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14          126                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16          162                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17          283                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18         3022                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20          100                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21          390                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24          340                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26          359                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28         3621                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32         2918                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36        13098                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0          240                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2           17                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6          392                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9          481                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10          126                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12          462                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14          228                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16         3177                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17          489                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18         3786                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21          637                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24          834                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26          467                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28         1871                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32        12342                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.commitSquashedInsts           9766                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              994                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      8353533                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     2.246962                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.819547                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        1192527     14.28%     14.28% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        2377416     28.46%     42.74% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2        1414500     16.93%     59.67% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3        1838962     22.01%     81.68% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         639004      7.65%     89.33% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         361450      4.33%     93.66% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         197471      2.36%     96.02% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         158949      1.90%     97.93% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         173254      2.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      8353533                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass          119      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      7931678     42.26%     42.26% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            1      0.00%     42.26% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            7      0.00%     42.26% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       819000      4.36%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc       518700      2.76%     56.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     56.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd      1119000      5.96%     62.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     79.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       628193      3.35%     82.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       273167      1.46%     84.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     18770069                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       173254                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.memoryViolations                12                       # Number of memory violations (Cycle)
system.cpu9.commit.stalledBranchMispredicts            1                       # Number of delayed branch squashes (Cycle)
system.cpu9.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu9.commit.regTaints                        0                       # [TPT] Number of r-taint primitives (Count)
system.cpu9.commit.memTaints                    14830                       # [TPT] Number of m-taint primitives (Count)
system.cpu9.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu9.commitStats0.numInsts            10238531                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps              18770069                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP      10238531                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP        18770069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 0.816098                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 1.225343                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs           3877062                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts          11055904                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts         11126535                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts         2948693                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts         928369                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass          119      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu      7931678     42.26%     42.26% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            1      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            7      0.00%     42.26% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd       819000      4.36%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     46.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu      1310402      6.98%     53.60% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc       518700      2.76%     56.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd      1119000      5.96%     62.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     62.62% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt      1173900      6.25%     68.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     69.45% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult      1829100      9.74%     79.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     79.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead       628193      3.35%     82.69% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite       273167      1.46%     84.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead      2320500     12.36%     96.51% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       655202      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total     18770069                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl       682665                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl       546151                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl       300331                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu9.decltab0.hits                     2935321                       # [TPE] Number of decltab hits (Unspecified)
system.cpu9.decltab0.misses                     14708                       # [TPE] Number of decltab misses (Unspecified)
system.cpu9.decltab0.averagePubBytes             9073                       # [TPE] Average public bytes (Unspecified)
system.cpu9.decltab0.averageBytes                9073                       # [TPE] Average total bytes (Unspecified)
system.cpu9.decltab0.averageSamples                83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu9.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu9.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu9.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu9.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu9.decltab1.averageSamples                83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu9.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu9.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu9.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu9.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu9.decltab2.averageSamples                83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu9.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu9.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu9.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu9.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu9.decltab3.averageSamples                83                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu9.decode.idleCycles                 1048162                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              4174118                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                     2619                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles              3129561                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                  1017                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              259529                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   31                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              18786750                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                   62                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts           18801581                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches          682725                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts        2977495                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts        928456                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           2.250166                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads       2404319                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites      3332071                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads      17907555                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites     10157224                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads     10023485                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites      6595287                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs          3905951                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads      6868888                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches            397912                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      7322418                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                   2096                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                  45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles          342                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                  1029262                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           8355477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             2.251915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.667318                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 4392893     52.58%     52.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  364290      4.36%     56.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  345019      4.13%     61.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  285781      3.42%     64.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  290050      3.47%     67.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  320710      3.84%     71.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                 2356734     28.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             8355477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts             10266512                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            1.228692                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches            684775                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.081954                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles      1031624                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                     1017                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                       927                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              18780070                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 402                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 2951987                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 928558                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   16                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents            12                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           446                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          551                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 997                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                18773659                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               18772963                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 12486794                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 18637049                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       2.246741                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.669998                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                        148                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu9.lsq0.squashedLoads                   3294                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                 12                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   189                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads               27316                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean             3.063111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev            0.963082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               2945252     99.88%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                3166      0.11%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  61      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                  53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                  22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                  16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  36      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                   9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                   8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows               1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value             348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             2948693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                2977495                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 928456                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                       78                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        6                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                1029313                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       76                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                  1017                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 2092595                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                   1297                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2087743                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles              4172825                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              18781727                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                   19                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.renamedOperands           22116076                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   46784145                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                 9999860                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                 17916744                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             22102098                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   13978                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  8345294                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        26959984                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       37561615                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                10238531                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  18770069                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples      6787.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000795500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               16551                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        6787                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      6787                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  6787                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     918                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     509                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     341                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  434368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              34749289.45495830                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12500013500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1841758.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0       434368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 34749289.454958304763                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0         6787                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0    214850750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     31656.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0       434304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         434304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0         6786                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            6786                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0     34744169                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          34744169                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0     34744169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         34744169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 6787                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                87594500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              33935000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          214850750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12906.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31656.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5198                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1579                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   273.590880                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   196.421327                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   275.612303                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          201     12.73%     12.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          993     62.89%     75.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          126      7.98%     83.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           39      2.47%     86.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           21      1.33%     87.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           22      1.39%     88.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           19      1.20%     89.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      0.70%     90.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          147      9.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1579                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            434368                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               34.749289                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               76.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         5740560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3032205                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       25518360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 986497200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1495581960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3540583680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6056953965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   484.554218                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9191545250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    417300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2891208904                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         5604900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         2960100                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       22940820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 986497200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1678146120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3386845440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6082994580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   486.637458                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8790337000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    417300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3292417154                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            64                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            639                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples             79862                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             5.670995                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           35.261235                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |       78234     97.96%     97.96% |         735      0.92%     98.88% |         188      0.24%     99.12% |         157      0.20%     99.31% |         136      0.17%     99.48% |         157      0.20%     99.68% |         136      0.17%     99.85% |         108      0.14%     99.99% |          11      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total               79862                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     92397402                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.296157                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.206393                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.590803                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    70228651     76.01%     76.01% |    21453082     23.22%     99.23% |      688191      0.74%     99.97% |       27128      0.03%    100.00% |         176      0.00%    100.00% |         115      0.00%    100.00% |          46      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     92397402                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       92718417                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.012117                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.002852                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         1.286443                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    92717985    100.00%    100.00% |         408      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         92718417                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     92706357                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.003466                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.002403                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.065685                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    92706356    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      92706357                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples        12060                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     67.514511                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    31.391215                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    90.926815                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       11629     96.43%     96.43% |         407      3.37%     99.80% |           4      0.03%     99.83% |           5      0.04%     99.88% |          14      0.12%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total        12060                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples         26546                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         0.623258                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        4.647455                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |       26481     99.76%     99.76% |          42      0.16%     99.91% |          11      0.04%     99.95% |           5      0.02%     99.97% |           2      0.01%     99.98% |           2      0.01%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total           26546                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples         44109                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         9.447392                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       46.960882                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |       42504     96.36%     96.36% |         719      1.63%     97.99% |         184      0.42%     98.41% |         154      0.35%     98.76% |         136      0.31%     99.07% |         157      0.36%     99.42% |         136      0.31%     99.73% |         108      0.24%     99.98% |          11      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total           44109                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples          9207                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         2.132834                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        1.777076                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |        1801     19.56%     19.56% |        3526     38.30%     57.86% |           5      0.05%     57.91% |           0      0.00%     57.91% |        3274     35.56%     93.47% |         601      6.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total            9207                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch           6787      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data         6786      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch         6787      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data         6786      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |     9177729     19.11%     19.11% |     2508538      5.22%     24.34% |     2505321      5.22%     29.56% |     2505340      5.22%     34.78% |     2490578      5.19%     39.96% |     2505804      5.22%     45.18% |     2507150      5.22%     50.40% |     2502947      5.21%     55.62% |     2669609      5.56%     61.18% |     2659332      5.54%     66.72% |     2665054      5.55%     72.27% |     2650557      5.52%     77.79% |     2675652      5.57%     83.36% |     2660419      5.54%     88.90% |     2664793      5.55%     94.45% |     2664621      5.55%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total     48013444                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |     8269540     34.86%     34.86% |     1026170      4.33%     39.19% |     1026788      4.33%     43.51% |     1027066      4.33%     47.84% |     1037884      4.38%     52.22% |     1026928      4.33%     56.55% |     1026540      4.33%     60.88% |     1033220      4.36%     65.23% |     1033248      4.36%     69.59% |     1029258      4.34%     73.93% |     1026722      4.33%     78.25% |     1038812      4.38%     82.63% |     1024412      4.32%     86.95% |     1029681      4.34%     91.29% |     1027648      4.33%     95.62% |     1038123      4.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total     23722040                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |     7018924     33.45%     33.45% |      928374      4.42%     37.88% |      928374      4.42%     42.30% |      928374      4.42%     46.72% |      937974      4.47%     51.19% |      928374      4.42%     55.62% |      928374      4.42%     60.04% |      932374      4.44%     64.49% |      933974      4.45%     68.94% |      928374      4.42%     73.36% |      928374      4.42%     77.79% |      937974      4.47%     82.26% |      928374      4.42%     86.68% |      928374      4.42%     91.11% |      928374      4.42%     95.53% |      937974      4.47%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total     20982934                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         416     10.74%     10.74% |         190      4.90%     15.64% |         327      8.44%     24.08% |         311      8.03%     32.10% |         310      8.00%     40.10% |         302      7.79%     47.90% |         232      5.99%     53.88% |         170      4.39%     58.27% |         172      4.44%     62.71% |         301      7.77%     70.48% |         299      7.72%     78.19% |         230      5.94%     84.13% |         129      3.33%     87.46% |         129      3.33%     90.79% |         223      5.75%     96.54% |         134      3.46%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total         3875                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |        2404     47.78%     47.78% |           0      0.00%     47.78% |           3      0.06%     47.84% |           0      0.00%     47.84% |           0      0.00%     47.84% |           0      0.00%     47.84% |           0      0.00%     47.84% |           0      0.00%     47.84% |           4      0.08%     47.92% |         925     18.39%     66.31% |         306      6.08%     72.39% |           0      0.00%     72.39% |           5      0.10%     72.49% |        1375     27.33%     99.82% |           7      0.14%     99.96% |           2      0.04%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total         5031                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |         372      5.53%      5.53% |         269      4.00%      9.53% |         292      4.34%     13.88% |         265      3.94%     17.82% |         291      4.33%     22.15% |         280      4.16%     26.31% |         283      4.21%     30.52% |         290      4.31%     34.84% |         289      4.30%     39.13% |        1089     16.20%     55.33% |         488      7.26%     62.59% |         289      4.30%     66.89% |         282      4.19%     71.08% |        1363     20.27%     91.36% |         289      4.30%     95.66% |         292      4.34%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total         6723                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |        9772     70.28%     70.28% |         202      1.45%     71.73% |         338      2.43%     74.17% |         323      2.32%     76.49% |         322      2.32%     78.80% |         314      2.26%     81.06% |         244      1.75%     82.82% |         182      1.31%     84.13% |         186      1.34%     85.46% |         415      2.98%     88.45% |         409      2.94%     91.39% |         242      1.74%     93.13% |         142      1.02%     94.15% |         435      3.13%     97.28% |         235      1.69%     98.97% |         143      1.03%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total        13904                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |        6024     99.54%     99.54% |           0      0.00%     99.54% |           0      0.00%     99.54% |           0      0.00%     99.54% |           0      0.00%     99.54% |           0      0.00%     99.54% |           0      0.00%     99.54% |           0      0.00%     99.54% |           1      0.02%     99.55% |           8      0.13%     99.69% |           3      0.05%     99.74% |           0      0.00%     99.74% |           2      0.03%     99.77% |          11      0.18%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total         6052                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |        2465     63.86%     63.86% |          96      2.49%     66.35% |          83      2.15%     68.50% |          96      2.49%     70.98% |          96      2.49%     73.47% |          94      2.44%     75.91% |          86      2.23%     78.13% |          96      2.49%     80.62% |          94      2.44%     83.06% |          80      2.07%     85.13% |          93      2.41%     87.54% |          96      2.49%     90.03% |          92      2.38%     92.41% |         104      2.69%     95.10% |          94      2.44%     97.54% |          95      2.46%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total         3860                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |         545     52.81%     52.81% |          42      4.07%     56.88% |          31      3.00%     59.88% |          26      2.52%     62.40% |          35      3.39%     65.79% |          31      3.00%     68.80% |          31      3.00%     71.80% |          35      3.39%     75.19% |          33      3.20%     78.39% |          31      3.00%     81.40% |          31      3.00%     84.40% |          35      3.39%     87.79% |          31      3.00%     90.79% |          29      2.81%     93.60% |          31      3.00%     96.61% |          35      3.39%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total         1032                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |        3984     94.47%     94.47% |          16      0.38%     94.85% |          14      0.33%     95.19% |          16      0.38%     95.57% |          16      0.38%     95.94% |          16      0.38%     96.32% |          14      0.33%     96.66% |          16      0.38%     97.04% |          16      0.38%     97.42% |          15      0.36%     97.77% |          18      0.43%     98.20% |          16      0.38%     98.58% |          16      0.38%     98.96% |          12      0.28%     99.24% |          16      0.38%     99.62% |          16      0.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total         4217                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |         542     12.97%     12.97% |         116      2.78%     15.74% |         139      3.33%     19.07% |          94      2.25%     21.32% |          99      2.37%     23.68% |          93      2.22%     25.91% |         103      2.46%     28.37% |          94      2.25%     30.62% |          97      2.32%     32.94% |         923     22.08%     55.02% |         302      7.22%     62.25% |          94      2.25%     64.50% |          97      2.32%     66.82% |        1188     28.42%     95.24% |         101      2.42%     97.66% |          98      2.34%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total         4180                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        2095     65.57%     65.57% |          85      2.66%     68.23% |          71      2.22%     70.45% |          67      2.10%     72.55% |          80      2.50%     75.05% |          72      2.25%     77.31% |          73      2.28%     79.59% |          77      2.41%     82.00% |          76      2.38%     84.38% |          69      2.16%     86.54% |          69      2.16%     88.70% |          75      2.35%     91.05% |          69      2.16%     93.21% |          70      2.19%     95.40% |          73      2.28%     97.68% |          74      2.32%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total         3195                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |         696     15.82%     15.82% |         121      2.75%     18.57% |         298      6.77%     25.34% |         292      6.64%     31.98% |         292      6.64%     38.61% |         291      6.61%     45.23% |         223      5.07%     50.30% |         159      3.61%     53.91% |         162      3.68%     57.59% |         393      8.93%     66.52% |         388      8.82%     75.34% |         218      4.95%     80.30% |         119      2.70%     83.00% |         416      9.45%     92.45% |         212      4.82%     97.27% |         120      2.73%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total         4400                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |        2412     63.88%     63.88% |          96      2.54%     66.42% |          80      2.12%     68.54% |          96      2.54%     71.08% |          96      2.54%     73.62% |          94      2.49%     76.11% |          86      2.28%     78.39% |          96      2.54%     80.93% |          94      2.49%     83.42% |          73      1.93%     85.35% |          93      2.46%     87.82% |          96      2.54%     90.36% |          92      2.44%     92.80% |          83      2.20%     94.99% |          94      2.49%     97.48% |          95      2.52%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total         3776                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |         448     53.52%     53.52% |          34      4.06%     57.59% |          24      2.87%     60.45% |          19      2.27%     62.72% |          26      3.11%     65.83% |          24      2.87%     68.70% |          24      2.87%     71.57% |          26      3.11%     74.67% |          26      3.11%     77.78% |          27      3.23%     81.00% |          27      3.23%     84.23% |          28      3.35%     87.57% |          27      3.23%     90.80% |          25      2.99%     93.79% |          24      2.87%     96.65% |          28      3.35%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total          837                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |        3931     94.50%     94.50% |          16      0.38%     94.88% |          14      0.34%     95.22% |          16      0.38%     95.60% |          16      0.38%     95.99% |          16      0.38%     96.37% |          14      0.34%     96.71% |          16      0.38%     97.09% |          16      0.38%     97.48% |          15      0.36%     97.84% |          14      0.34%     98.17% |          16      0.38%     98.56% |          16      0.38%     98.94% |          12      0.29%     99.23% |          16      0.38%     99.62% |          16      0.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total         4160                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |       20558      0.07%      0.07% |     1896388      6.68%      6.75% |     1895729      6.67%     13.42% |     1893363      6.67%     20.09% |     1878281      6.61%     26.70% |     1895952      6.67%     33.37% |     1896616      6.68%     40.05% |     1888117      6.65%     46.70% |     1899184      6.69%     53.38% |     1891014      6.66%     60.04% |     1894310      6.67%     66.71% |     1879776      6.62%     73.33% |     1905037      6.71%     80.03% |     1889474      6.65%     86.68% |     1893988      6.67%     93.35% |     1888903      6.65%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total     28406690                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |        1085      0.01%      0.01% |     1025942      6.64%      6.65% |     1026709      6.64%     13.29% |     1026995      6.65%     19.94% |     1037720      6.72%     26.65% |     1026851      6.65%     33.30% |     1026461      6.64%     39.94% |     1033139      6.69%     46.63% |     1033170      6.69%     53.31% |     1029187      6.66%     59.97% |     1026649      6.64%     66.62% |     1038736      6.72%     73.34% |     1024341      6.63%     79.97% |     1029609      6.66%     86.63% |     1027574      6.65%     93.28% |     1038045      6.72%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total     15452213                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |          22     27.16%     27.16% |           3      3.70%     30.86% |           4      4.94%     35.80% |           4      4.94%     40.74% |           4      4.94%     45.68% |           4      4.94%     50.62% |           4      4.94%     55.56% |           4      4.94%     60.49% |           4      4.94%     65.43% |           4      4.94%     70.37% |           4      4.94%     75.31% |           4      4.94%     80.25% |           4      4.94%     85.19% |           4      4.94%     90.12% |           4      4.94%     95.06% |           4      4.94%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total           81                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |          10     29.41%     29.41% |           2      5.88%     35.29% |           2      5.88%     41.18% |           1      2.94%     44.12% |           1      2.94%     47.06% |           1      2.94%     50.00% |           1      2.94%     52.94% |           1      2.94%     55.88% |           1      2.94%     58.82% |           1      2.94%     61.76% |           1      2.94%     64.71% |           1      2.94%     67.65% |           1      2.94%     70.59% |           5     14.71%     85.29% |           1      2.94%     88.24% |           4     11.76%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total           34                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |          38      1.76%      1.76% |           0      0.00%      1.76% |           3      0.14%      1.90% |           0      0.00%      1.90% |           0      0.00%      1.90% |           0      0.00%      1.90% |           0      0.00%      1.90% |           0      0.00%      1.90% |           2      0.09%      1.99% |         823     38.05%     40.04% |         207      9.57%     49.61% |           0      0.00%     49.61% |           4      0.18%     49.79% |        1077     49.79%     99.58% |           7      0.32%     99.91% |           2      0.09%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total         2163                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |          55     67.07%     67.07% |           0      0.00%     67.07% |           0      0.00%     67.07% |           0      0.00%     67.07% |           0      0.00%     67.07% |           0      0.00%     67.07% |           0      0.00%     67.07% |           0      0.00%     67.07% |           1      1.22%     68.29% |           8      9.76%     78.05% |           3      3.66%     81.71% |           0      0.00%     81.71% |           2      2.44%     84.15% |          11     13.41%     97.56% |           1      1.22%     98.78% |           1      1.22%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total           82                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |           3      8.82%      8.82% |           0      0.00%      8.82% |           3      8.82%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           7     20.59%     38.24% |           0      0.00%     38.24% |           0      0.00%     38.24% |           0      0.00%     38.24% |          21     61.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total           34                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |           0      0.00%      0.00% |           4      4.26%      4.26% |           7      7.45%     11.70% |           7      7.45%     19.15% |           9      9.57%     28.72% |           7      7.45%     36.17% |           7      7.45%     43.62% |           9      9.57%     53.19% |           7      7.45%     60.64% |           4      4.26%     64.89% |           4      4.26%     69.15% |           7      7.45%     76.60% |           4      4.26%     80.85% |           4      4.26%     85.11% |           7      7.45%     92.55% |           7      7.45%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total           94                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |     2015566     99.99%     99.99% |         169      0.01%    100.00% |          67      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total      2015810                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |     8266260    100.00%    100.00% |         136      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          81      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total      8266477                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |        3855     95.99%     95.99% |          12      0.30%     96.29% |           6      0.15%     96.44% |          12      0.30%     96.74% |          12      0.30%     97.04% |          12      0.30%     97.34% |           6      0.15%     97.49% |          12      0.30%     97.78% |          12      0.30%     98.08% |          11      0.27%     98.36% |          10      0.25%     98.61% |          12      0.30%     98.90% |          12      0.30%     99.20% |           8      0.20%     99.40% |          12      0.30%     99.70% |          12      0.30%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total         4016                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |          43     21.61%     21.61% |          62     31.16%     52.76% |          27     13.57%     66.33% |          12      6.03%     72.36% |          11      5.53%     77.89% |           4      2.01%     79.90% |           8      4.02%     83.92% |           4      2.01%     85.93% |           5      2.51%     88.44% |           2      1.01%     89.45% |           4      2.01%     91.46% |           5      2.51%     93.97% |           4      2.01%     95.98% |           0      0.00%     95.98% |           4      2.01%     97.99% |           4      2.01%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total          199                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |        2021     99.70%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           2      0.10%     99.80% |           0      0.00%     99.80% |           0      0.00%     99.80% |           0      0.00%     99.80% |           4      0.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total         2027                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |        2330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total         2330                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |          93     95.88%     95.88% |           4      4.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total           97                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |     7141062     40.60%     40.60% |      611865      3.48%     44.08% |      609385      3.47%     47.55% |      611883      3.48%     51.03% |      612190      3.48%     54.51% |      609758      3.47%     57.98% |      610431      3.47%     61.45% |      614736      3.50%     64.94% |      770328      4.38%     69.32% |      767394      4.36%     73.69% |      770442      4.38%     78.07% |      770687      4.38%     82.45% |      770518      4.38%     86.83% |      769757      4.38%     91.21% |      770704      4.38%     95.59% |      775620      4.41%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total     17586760                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |     7014305     33.44%     33.44% |      928238      4.43%     37.87% |      928066      4.42%     42.29% |      928066      4.42%     46.72% |      937666      4.47%     51.19% |      928067      4.42%     55.61% |      928141      4.43%     60.04% |      932199      4.44%     64.48% |      933796      4.45%     68.93% |      927966      4.42%     73.36% |      927972      4.42%     77.78% |      937740      4.47%     82.25% |      928239      4.43%     86.68% |      927946      4.42%     91.10% |      928146      4.43%     95.53% |      937838      4.47%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total     20974391                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         363      9.97%      9.97% |         126      3.46%     13.43% |         298      8.18%     21.61% |         298      8.18%     29.80% |         298      8.18%     37.98% |         297      8.16%     46.14% |         223      6.12%     52.27% |         165      4.53%     56.80% |         166      4.56%     61.36% |         298      8.18%     69.54% |         294      8.07%     77.62% |         224      6.15%     83.77% |         124      3.41%     87.17% |         124      3.41%     90.58% |         218      5.99%     96.57% |         125      3.43%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total         3641                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |         345     41.02%     41.02% |           0      0.00%     41.02% |           0      0.00%     41.02% |           0      0.00%     41.02% |           0      0.00%     41.02% |           0      0.00%     41.02% |           0      0.00%     41.02% |           0      0.00%     41.02% |           2      0.24%     41.26% |         100     11.89%     53.15% |          99     11.77%     64.92% |           0      0.00%     64.92% |           1      0.12%     65.04% |         294     34.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total          841                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |        3639     99.97%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total         3640                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total           49                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |          52     92.86%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           0      0.00%     92.86% |           4      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total           56                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |          21      1.86%      1.86% |          60      5.30%      7.16% |          78      6.89%     14.05% |          63      5.57%     19.61% |          80      7.07%     26.68% |          77      6.80%     33.48% |          79      6.98%     40.46% |          81      7.16%     47.61% |          78      6.89%     54.51% |          71      6.27%     60.78% |          73      6.45%     67.23% |          76      6.71%     73.94% |          71      6.27%     80.21% |          72      6.36%     86.57% |          74      6.54%     93.11% |          78      6.89%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total         1132                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        2173     98.02%     98.02% |          32      1.44%     99.46% |           1      0.05%     99.50% |           8      0.36%     99.86% |           3      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total         2217                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total            4                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |         112      3.05%      3.05% |          92      2.51%      5.56% |         122      3.32%      8.88% |          91      2.48%     11.36% |          94      2.56%     13.92% |          91      2.48%     16.40% |         100      2.72%     19.13% |          91      2.48%     21.61% |          94      2.56%     24.17% |         921     25.10%     49.26% |         299      8.15%     57.41% |          91      2.48%     59.89% |          94      2.56%     62.45% |        1185     32.29%     94.74% |          98      2.67%     97.41% |          95      2.59%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total         3670                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |         431     83.85%     83.85% |          24      4.67%     88.52% |          18      3.50%     92.02% |           3      0.58%     92.61% |           5      0.97%     93.58% |           3      0.58%     94.16% |           3      0.58%     94.75% |           3      0.58%     95.33% |           3      0.58%     95.91% |           3      0.58%     96.50% |           3      0.58%     97.08% |           3      0.58%     97.67% |           3      0.58%     98.25% |           3      0.58%     98.83% |           3      0.58%     99.42% |           3      0.58%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total          514                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |         742     16.69%     16.69% |         121      2.72%     19.41% |         298      6.70%     26.11% |         292      6.57%     32.68% |         292      6.57%     39.25% |         291      6.55%     45.79% |         223      5.02%     50.81% |         159      3.58%     54.39% |         162      3.64%     58.03% |         393      8.84%     66.87% |         388      8.73%     75.60% |         218      4.90%     80.50% |         119      2.68%     83.18% |         416      9.36%     92.53% |         212      4.77%     97.30% |         120      2.70%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total         4446                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |          22     27.16%     27.16% |           3      3.70%     30.86% |           4      4.94%     35.80% |           4      4.94%     40.74% |           4      4.94%     45.68% |           4      4.94%     50.62% |           4      4.94%     55.56% |           4      4.94%     60.49% |           4      4.94%     65.43% |           4      4.94%     70.37% |           4      4.94%     75.31% |           4      4.94%     80.25% |           4      4.94%     85.19% |           4      4.94%     90.12% |           4      4.94%     95.06% |           4      4.94%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total           81                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         100     64.52%     64.52% |           7      4.52%     69.03% |           8      5.16%     74.19% |           4      2.58%     76.77% |           3      1.94%     78.71% |           5      3.23%     81.94% |           6      3.87%     85.81% |           4      2.58%     88.39% |           2      1.29%     89.68% |           2      1.29%     90.97% |           4      2.58%     93.55% |           1      0.65%     94.19% |           2      1.29%     95.48% |           2      1.29%     96.77% |           1      0.65%     97.42% |           4      2.58%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total          155                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |           2      0.62%      0.62% |          21      6.50%      7.12% |          13      4.02%     11.15% |          15      4.64%     15.79% |          21      6.50%     22.29% |          19      5.88%     28.17% |          18      5.57%     33.75% |          22      6.81%     40.56% |          23      7.12%     47.68% |          25      7.74%     55.42% |          23      7.12%     62.54% |          26      8.05%     70.59% |          25      7.74%     78.33% |          23      7.12%     85.45% |          23      7.12%     92.57% |          24      7.43%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total          323                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |         345     96.37%     96.37% |           6      1.68%     98.04% |           3      0.84%     98.88% |           0      0.00%     98.88% |           2      0.56%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           1      0.28%     99.72% |           0      0.00%     99.72% |           0      0.00%     99.72% |           1      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total          358                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total            4                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |         237     14.83%     14.83% |          96      6.01%     20.84% |          79      4.94%     25.78% |          96      6.01%     31.79% |          96      6.01%     37.80% |          93      5.82%     43.62% |          86      5.38%     49.00% |          96      6.01%     55.01% |          94      5.88%     60.89% |          72      4.51%     65.39% |          93      5.82%     71.21% |          96      6.01%     77.22% |          92      5.76%     82.98% |          83      5.19%     88.17% |          94      5.88%     94.06% |          95      5.94%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total         1598                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |        2174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total         2174                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |          46    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total           46                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |        3885     94.43%     94.43% |          16      0.39%     94.82% |          14      0.34%     95.16% |          16      0.39%     95.55% |          16      0.39%     95.94% |          16      0.39%     96.33% |          14      0.34%     96.67% |          16      0.39%     97.06% |          16      0.39%     97.45% |          15      0.36%     97.81% |          14      0.34%     98.15% |          16      0.39%     98.54% |          16      0.39%     98.93% |          12      0.29%     99.22% |          16      0.39%     99.61% |          16      0.39%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total         4114                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |        5497     45.85%     45.85% |         331      2.76%     48.62% |         314      2.62%     51.23% |         276      2.30%     53.54% |         301      2.51%     56.05% |         283      2.36%     58.41% |         286      2.39%     60.79% |         293      2.44%     63.24% |         293      2.44%     65.68% |        1092      9.11%     74.79% |         491      4.10%     78.89% |         293      2.44%     81.33% |         285      2.38%     83.71% |        1366     11.39%     95.10% |         292      2.44%     97.54% |         295      2.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total        11988                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |        4649     53.80%     53.80% |         140      1.62%     55.42% |         316      3.66%     59.08% |         312      3.61%     62.69% |         312      3.61%     66.30% |         311      3.60%     69.90% |         241      2.79%     72.69% |         179      2.07%     74.76% |         182      2.11%     76.87% |         412      4.77%     81.63% |         406      4.70%     86.33% |         238      2.75%     89.09% |         139      1.61%     90.70% |         432      5.00%     95.69% |         232      2.68%     98.38% |         140      1.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total         8641                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |        8335     94.31%     94.31% |           0      0.00%     94.31% |           0      0.00%     94.31% |           0      0.00%     94.31% |           0      0.00%     94.31% |           0      0.00%     94.31% |           0      0.00%     94.31% |           0      0.00%     94.31% |           2      0.02%     94.33% |         102      1.15%     95.49% |          99      1.12%     96.61% |           0      0.00%     96.61% |           1      0.01%     96.62% |         298      3.37%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total         8838                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         363      9.97%      9.97% |         126      3.46%     13.43% |         298      8.18%     21.61% |         298      8.18%     29.80% |         298      8.18%     37.98% |         297      8.16%     46.14% |         223      6.12%     52.27% |         165      4.53%     56.80% |         166      4.56%     61.36% |         298      8.18%     69.54% |         294      8.07%     77.62% |         224      6.15%     83.77% |         124      3.41%     87.17% |         124      3.41%     90.58% |         218      5.99%     96.57% |         125      3.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total         3641                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          70     56.91%     56.91% |           7      5.69%     62.60% |           4      3.25%     65.85% |           2      1.63%     67.48% |           3      2.44%     69.92% |           2      1.63%     71.54% |           2      1.63%     73.17% |           3      2.44%     75.61% |           3      2.44%     78.05% |           3      2.44%     80.49% |           2      1.63%     82.11% |           3      2.44%     84.55% |           3      2.44%     86.99% |           7      5.69%     92.68% |           2      1.63%     94.31% |           7      5.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          123                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |         832     10.74%     10.74% |         380      4.90%     15.64% |         654      8.44%     24.08% |         622      8.03%     32.10% |         620      8.00%     40.10% |         604      7.79%     47.90% |         464      5.99%     53.88% |         340      4.39%     58.27% |         344      4.44%     62.71% |         602      7.77%     70.48% |         598      7.72%     78.19% |         460      5.94%     84.13% |         258      3.33%     87.46% |         258      3.33%     90.79% |         446      5.75%     96.54% |         268      3.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total         7750                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |          56      1.81%      1.81% |         105      3.40%      5.21% |         283      9.16%     14.36% |         284      9.19%     23.55% |         282      9.12%     32.68% |         283      9.16%     41.83% |         209      6.76%     48.59% |         151      4.89%     53.48% |         150      4.85%     58.33% |         279      9.03%     67.36% |         280      9.06%     76.42% |         208      6.73%     83.14% |         109      3.53%     86.67% |         103      3.33%     90.00% |         204      6.60%     96.60% |         105      3.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         3091                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        1713     80.88%     80.88% |          83      3.92%     84.80% |          42      1.98%     86.78% |          26      1.23%     88.01% |          27      1.27%     89.28% |          18      0.85%     90.13% |          22      1.04%     91.17% |          18      0.85%     92.02% |          22      1.04%     93.06% |          22      1.04%     94.10% |          18      0.85%     94.95% |          21      0.99%     95.94% |          19      0.90%     96.84% |          25      1.18%     98.02% |          18      0.85%     98.87% |          24      1.13%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total         2118                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           2     20.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        1892     93.11%     93.11% |          62      3.05%     96.16% |          22      1.08%     97.24% |          11      0.54%     97.79% |          10      0.49%     98.28% |           3      0.15%     98.43% |           3      0.15%     98.57% |           3      0.15%     98.72% |           4      0.20%     98.92% |           3      0.15%     99.06% |           3      0.15%     99.21% |           4      0.20%     99.41% |           3      0.15%     99.56% |           3      0.15%     99.70% |           3      0.15%     99.85% |           3      0.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total         2032                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |         310     14.64%     14.64% |         159      7.51%     22.14% |         187      8.83%     30.97% |         125      5.90%     36.87% |         114      5.38%     42.26% |         115      5.43%     47.69% |         111      5.24%     52.93% |         110      5.19%     58.12% |         115      5.43%     63.55% |         101      4.77%     68.32% |         110      5.19%     73.51% |         110      5.19%     78.71% |         110      5.19%     83.90% |         108      5.10%     89.00% |         110      5.19%     94.19% |         123      5.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total         2118                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        4408     43.25%     43.25% |         191      1.87%     45.12% |         400      3.92%     49.04% |         445      4.37%     53.41% |         480      4.71%     58.12% |         471      4.62%     62.74% |         409      4.01%     66.75% |         354      3.47%     70.22% |         348      3.41%     73.64% |         477      4.68%     78.32% |         473      4.64%     82.96% |         412      4.04%     87.00% |         301      2.95%     89.95% |         324      3.18%     93.13% |         399      3.91%     97.05% |         301      2.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        10193                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |          53     22.65%     22.65% |          64     27.35%     50.00% |          29     12.39%     62.39% |          13      5.56%     67.95% |          12      5.13%     73.08% |           5      2.14%     75.21% |           9      3.85%     79.06% |           5      2.14%     81.20% |           6      2.56%     83.76% |           3      1.28%     85.04% |           5      2.14%     87.18% |           6      2.56%     89.74% |           5      2.14%     91.88% |           5      2.14%     94.02% |           5      2.14%     96.15% |           9      3.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total          234                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |          43     38.05%     38.05% |           4      3.54%     41.59% |           5      4.42%     46.02% |           4      3.54%     49.56% |           4      3.54%     53.10% |           5      4.42%     57.52% |           4      3.54%     61.06% |           5      4.42%     65.49% |           4      3.54%     69.03% |           5      4.42%     73.45% |           5      4.42%     77.88% |           4      3.54%     81.42% |           5      4.42%     85.84% |           5      4.42%     90.27% |           5      4.42%     94.69% |           6      5.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total          113                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |          42     37.50%     37.50% |           4      3.57%     41.07% |           5      4.46%     45.54% |           4      3.57%     49.11% |           4      3.57%     52.68% |           5      4.46%     57.14% |           4      3.57%     60.71% |           5      4.46%     65.18% |           4      3.57%     68.75% |           5      4.46%     73.21% |           5      4.46%     77.68% |           4      3.57%     81.25% |           5      4.46%     85.71% |           5      4.46%     90.18% |           5      4.46%     94.64% |           6      5.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        2211     33.92%     33.92% |         276      4.23%     38.16% |         298      4.57%     42.73% |         273      4.19%     46.92% |         296      4.54%     51.46% |         283      4.34%     55.80% |         286      4.39%     60.19% |         293      4.50%     64.68% |         290      4.45%     69.13% |         275      4.22%     73.35% |         283      4.34%     77.69% |         292      4.48%     82.17% |         281      4.31%     86.48% |         302      4.63%     91.12% |         285      4.37%     95.49% |         294      4.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         6518                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |        4401     56.16%     56.16% |         136      1.74%     57.89% |         312      3.98%     61.87% |         308      3.93%     65.80% |         308      3.93%     69.73% |         307      3.92%     73.65% |         237      3.02%     76.67% |         175      2.23%     78.91% |         177      2.26%     81.17% |         307      3.92%     85.08% |         304      3.88%     88.96% |         234      2.99%     91.95% |         134      1.71%     93.66% |         134      1.71%     95.37% |         228      2.91%     98.28% |         135      1.72%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         7837                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |           5      0.24%      0.24% |           0      0.00%      0.24% |           0      0.00%      0.24% |           0      0.00%      0.24% |           0      0.00%      0.24% |           0      0.00%      0.24% |           0      0.00%      0.24% |           0      0.00%      0.24% |           2      0.09%      0.33% |         817     38.76%     39.09% |         208      9.87%     48.96% |           0      0.00%     48.96% |           4      0.19%     49.15% |        1064     50.47%     99.62% |           7      0.33%     99.95% |           1      0.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         2108                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |          22     27.16%     27.16% |           3      3.70%     30.86% |           4      4.94%     35.80% |           4      4.94%     40.74% |           4      4.94%     45.68% |           4      4.94%     50.62% |           4      4.94%     55.56% |           4      4.94%     60.49% |           4      4.94%     65.43% |           4      4.94%     70.37% |           4      4.94%     75.31% |           4      4.94%     80.25% |           4      4.94%     85.19% |           4      4.94%     90.12% |           4      4.94%     95.06% |           4      4.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           81                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |          10     28.57%     28.57% |           2      5.71%     34.29% |           2      5.71%     40.00% |           1      2.86%     42.86% |           1      2.86%     45.71% |           1      2.86%     48.57% |           1      2.86%     51.43% |           1      2.86%     54.29% |           1      2.86%     57.14% |           1      2.86%     60.00% |           1      2.86%     62.86% |           1      2.86%     65.71% |           1      2.86%     68.57% |           5     14.29%     82.86% |           1      2.86%     85.71% |           5     14.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total           35                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |          50     38.17%     38.17% |          55     41.98%     80.15% |          16     12.21%     92.37% |           3      2.29%     94.66% |           5      3.82%     98.47% |           0      0.00%     98.47% |           0      0.00%     98.47% |           0      0.00%     98.47% |           1      0.76%     99.24% |           0      0.00%     99.24% |           0      0.00%     99.24% |           1      0.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total          131                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          20     95.24%     95.24% |           1      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |          70     56.91%     56.91% |           7      5.69%     62.60% |           4      3.25%     65.85% |           2      1.63%     67.48% |           3      2.44%     69.92% |           2      1.63%     71.54% |           2      1.63%     73.17% |           3      2.44%     75.61% |           3      2.44%     78.05% |           3      2.44%     80.49% |           2      1.63%     82.11% |           3      2.44%     84.55% |           3      2.44%     86.99% |           7      5.69%     92.68% |           2      1.63%     94.31% |           7      5.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total          123                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |        1526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total         1526                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |          18     16.07%     16.07% |          58     51.79%     67.86% |          19     16.96%     84.82% |           8      7.14%     91.96% |           7      6.25%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           1      0.89%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           1      0.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          18     16.07%     16.07% |          58     51.79%     67.86% |          19     16.96%     84.82% |           8      7.14%     91.96% |           7      6.25%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           1      0.89%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           1      0.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |        6809     93.12%     93.12% |           0      0.00%     93.12% |           0      0.00%     93.12% |           0      0.00%     93.12% |           0      0.00%     93.12% |           0      0.00%     93.12% |           0      0.00%     93.12% |           0      0.00%     93.12% |           2      0.03%     93.15% |         102      1.39%     94.54% |          99      1.35%     95.90% |           0      0.00%     95.90% |           1      0.01%     95.91% |         298      4.08%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total         7312                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         388     10.41%     10.41% |         130      3.49%     13.89% |         306      8.21%     22.10% |         302      8.10%     30.20% |         302      8.10%     38.30% |         301      8.07%     46.38% |         231      6.20%     52.58% |         169      4.53%     57.11% |         170      4.56%     61.67% |         300      8.05%     69.72% |         298      7.99%     77.71% |         228      6.12%     83.83% |         128      3.43%     87.26% |         124      3.33%     90.58% |         222      5.95%     96.54% |         129      3.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total         3728                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |        3231    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total         3231                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |         206     29.34%     29.34% |           0      0.00%     29.34% |           0      0.00%     29.34% |           0      0.00%     29.34% |           0      0.00%     29.34% |           0      0.00%     29.34% |           0      0.00%     29.34% |           0      0.00%     29.34% |           1      0.14%     29.49% |         101     14.39%     43.87% |          98     13.96%     57.83% |           0      0.00%     57.83% |           1      0.14%     57.98% |         294     41.88%     99.86% |           0      0.00%     99.86% |           1      0.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total          702                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          56      1.81%      1.81% |         105      3.40%      5.21% |         283      9.16%     14.36% |         284      9.19%     23.55% |         282      9.12%     32.68% |         283      9.16%     41.83% |         209      6.76%     48.59% |         151      4.89%     53.48% |         150      4.85%     58.33% |         279      9.03%     67.36% |         280      9.06%     76.42% |         208      6.73%     83.14% |         109      3.53%     86.67% |         103      3.33%     90.00% |         204      6.60%     96.60% |         105      3.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         3091                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        1695     84.50%     84.50% |          25      1.25%     85.74% |          23      1.15%     86.89% |          18      0.90%     87.79% |          20      1.00%     88.78% |          18      0.90%     89.68% |          22      1.10%     90.78% |          18      0.90%     91.67% |          21      1.05%     92.72% |          22      1.10%     93.82% |          18      0.90%     94.72% |          20      1.00%     95.71% |          19      0.95%     96.66% |          25      1.25%     97.91% |          18      0.90%     98.80% |          24      1.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         2006                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1892     93.11%     93.11% |          62      3.05%     96.16% |          22      1.08%     97.24% |          11      0.54%     97.79% |          10      0.49%     98.28% |           3      0.15%     98.43% |           3      0.15%     98.57% |           3      0.15%     98.72% |           4      0.20%     98.92% |           3      0.15%     99.06% |           3      0.15%     99.21% |           4      0.20%     99.41% |           3      0.15%     99.56% |           3      0.15%     99.70% |           3      0.15%     99.85% |           3      0.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2032                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |         310     14.64%     14.64% |         159      7.51%     22.14% |         187      8.83%     30.97% |         125      5.90%     36.87% |         114      5.38%     42.26% |         115      5.43%     47.69% |         111      5.24%     52.93% |         110      5.19%     58.12% |         115      5.43%     63.55% |         101      4.77%     68.32% |         110      5.19%     73.51% |         110      5.19%     78.71% |         110      5.19%     83.90% |         108      5.10%     89.00% |         110      5.19%     94.19% |         123      5.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         2118                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |           7      0.30%      0.30% |          55      2.32%      2.62% |          89      3.76%      6.38% |         137      5.79%     12.17% |         172      7.27%     19.44% |         165      6.97%     26.42% |         172      7.27%     33.69% |         180      7.61%     41.29% |         171      7.23%     48.52% |         171      7.23%     55.75% |         170      7.19%     62.93% |         178      7.52%     70.46% |         168      7.10%     77.56% |         191      8.07%     85.63% |         172      7.27%     92.90% |         168      7.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2366                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           2     20.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        4401     56.23%     56.23% |         136      1.74%     57.97% |         311      3.97%     61.94% |         308      3.94%     65.87% |         308      3.94%     69.81% |         306      3.91%     73.72% |         237      3.03%     76.75% |         174      2.22%     78.97% |         177      2.26%     81.23% |         306      3.91%     85.14% |         303      3.87%     89.01% |         234      2.99%     92.00% |         133      1.70%     93.70% |         133      1.70%     95.40% |         227      2.90%     98.30% |         133      1.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         7827                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |          43     38.05%     38.05% |           4      3.54%     41.59% |           5      4.42%     46.02% |           4      3.54%     49.56% |           4      3.54%     53.10% |           5      4.42%     57.52% |           4      3.54%     61.06% |           5      4.42%     65.49% |           4      3.54%     69.03% |           5      4.42%     73.45% |           5      4.42%     77.88% |           4      3.54%     81.42% |           5      4.42%     85.84% |           5      4.42%     90.27% |           5      4.42%     94.69% |           6      5.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total          113                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |          42     37.50%     37.50% |           4      3.57%     41.07% |           5      4.46%     45.54% |           4      3.57%     49.11% |           4      3.57%     52.68% |           5      4.46%     57.14% |           4      3.57%     60.71% |           5      4.46%     65.18% |           4      3.57%     68.75% |           5      4.46%     73.21% |           5      4.46%     77.68% |           4      3.57%     81.25% |           5      4.46%     85.71% |           5      4.46%     90.18% |           5      4.46%     94.64% |           6      5.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |          10     28.57%     28.57% |           2      5.71%     34.29% |           2      5.71%     40.00% |           1      2.86%     42.86% |           1      2.86%     45.71% |           1      2.86%     48.57% |           1      2.86%     51.43% |           1      2.86%     54.29% |           1      2.86%     57.14% |           1      2.86%     60.00% |           1      2.86%     62.86% |           1      2.86%     65.71% |           1      2.86%     68.57% |           5     14.29%     82.86% |           1      2.86%     85.71% |           5     14.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total           35                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |          10     28.57%     28.57% |           2      5.71%     34.29% |           2      5.71%     40.00% |           1      2.86%     42.86% |           1      2.86%     45.71% |           1      2.86%     48.57% |           1      2.86%     51.43% |           1      2.86%     54.29% |           1      2.86%     57.14% |           1      2.86%     60.00% |           1      2.86%     62.86% |           1      2.86%     65.71% |           1      2.86%     68.57% |           5     14.29%     82.86% |           1      2.86%     85.71% |           5     14.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total           35                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |          18     16.07%     16.07% |          58     51.79%     67.86% |          19     16.96%     84.82% |           8      7.14%     91.96% |           7      6.25%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           1      0.89%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           1      0.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |          18     16.07%     16.07% |          58     51.79%     67.86% |          19     16.96%     84.82% |           8      7.14%     91.96% |           7      6.25%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           1      0.89%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           1      0.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         363      9.97%      9.97% |         126      3.46%     13.43% |         298      8.18%     21.61% |         298      8.18%     29.80% |         298      8.18%     37.98% |         297      8.16%     46.14% |         223      6.12%     52.27% |         165      4.53%     56.80% |         166      4.56%     61.36% |         298      8.18%     69.54% |         294      8.07%     77.62% |         224      6.15%     83.77% |         124      3.41%     87.17% |         124      3.41%     90.58% |         218      5.99%     96.57% |         125      3.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total         3641                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         388     10.41%     10.41% |         130      3.49%     13.89% |         306      8.21%     22.10% |         302      8.10%     30.20% |         302      8.10%     38.30% |         301      8.07%     46.38% |         231      6.20%     52.58% |         169      4.53%     57.11% |         170      4.56%     61.67% |         300      8.05%     69.72% |         298      7.99%     77.71% |         228      6.12%     83.83% |         128      3.43%     87.26% |         124      3.33%     90.58% |         222      5.95%     96.54% |         129      3.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total         3728                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |          25     28.74%     28.74% |           4      4.60%     33.33% |           8      9.20%     42.53% |           4      4.60%     47.13% |           4      4.60%     51.72% |           4      4.60%     56.32% |           8      9.20%     65.52% |           4      4.60%     70.11% |           4      4.60%     74.71% |           2      2.30%     77.01% |           4      4.60%     81.61% |           4      4.60%     86.21% |           4      4.60%     90.80% |           0      0.00%     90.80% |           4      4.60%     95.40% |           4      4.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total           87                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS           6523      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           7860      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE          102      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data          6786      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data           1962      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean          156      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock           2118      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock         9971      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS         2051      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         4736      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS         2332      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE          102      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS         2118      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         3091      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           17      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data         2033      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data           17      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         4736      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock          112      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX           22      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         9859      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         1925      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean          150      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           43      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           37      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean            6      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock         2075      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     48013444                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.003719                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.000249                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     0.812771                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    48013038    100.00%    100.00% |         278      0.00%    100.00% |         114      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     48013444                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     48009260                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    48009260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     48009260                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples         4184                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    43.676864                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    17.466997                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    75.900499                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |        3778     90.30%     90.30% |         278      6.64%     96.94% |         114      2.72%     99.67% |          11      0.26%     99.93% |           0      0.00%     99.93% |           0      0.00%     99.93% |           0      0.00%     99.93% |           0      0.00%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total         4184                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     20651170                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.030214                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.011657                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     1.541971                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    20651067    100.00%    100.00% |          92      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     20651170                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     20646731                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.015561                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.010835                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.138508                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    20646730    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     20646731                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples         4439                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    69.184276                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    44.253620                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    79.546622                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        4337     97.70%     97.70% |          91      2.05%     99.75% |           4      0.09%     99.84% |           2      0.05%     99.89% |           4      0.09%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total         4439                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples     23722039                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.013313                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.000525                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     1.741934                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |    23720821     99.99%     99.99% |        1022      0.00%    100.00% |         179      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total     23722039                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples     23718690                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    23718690    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total     23718690                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples         3349                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    95.299791                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    41.029762                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   112.275278                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        2131     63.63%     63.63% |        1022     30.52%     94.15% |         179      5.34%     99.49% |           7      0.21%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           3      0.09%     99.79% |           6      0.18%     99.97% |           1      0.03%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total         3349                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       298252                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.004275                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.000112                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     1.118636                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      298248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       298252                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       298245                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.000013                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000009                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.003662                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      298241    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       298245                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples            7                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   182.571429                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    80.751837                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   154.077748                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |           3     42.86%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           3     42.86%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total            7                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.230007                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.018316                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     3.931869                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       16680     99.55%     99.55% |          72      0.43%     99.98% |           1      0.01%     99.98% |           2      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        16675                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       16675    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        16675                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           81                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    48.580247                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    42.718040                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    30.930917                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           5      6.17%      6.17% |          72     88.89%     95.06% |           1      1.23%     96.30% |           2      2.47%     98.77% |           0      0.00%     98.77% |           0      0.00%     98.77% |           0      0.00%     98.77% |           0      0.00%     98.77% |           0      0.00%     98.77% |           1      1.23%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           81                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       16756    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       16756    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        16756                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         6787                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         6787                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000299                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time       342500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    50.464123                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         6786                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         6786                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000377                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples        10560                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.993182                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.082294                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0            72      0.68%      0.68% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1         10488     99.32%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total        10560                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits     16195346                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses         1307                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses     16196653                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits      8267345                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         2195                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses      8269540                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count        10560                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time      1447400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   137.064394                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count        18897                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.001262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time      4667510                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   246.997407                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count     24466193                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.575442                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count         6994                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved         3333                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams          131                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested         6994                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits         6349                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits          147                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed          116                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples          661                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.993949                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.077614                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0             4      0.61%      0.61% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1           657     99.39%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total          661                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits      3436672                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses          240                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses      3436912                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits      1026078                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses           92                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses      1026170                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count          661                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time        93226                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   141.037821                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count          661                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time       164996                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   249.615734                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count      4463082                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.104971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count          154                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved          322                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested          154                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits           99                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            7                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.delayHistogram::samples         1196                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::mean     0.776756                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::stdev     0.416595                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::0          267     22.32%     22.32% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::1          929     77.68%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::total         1196                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_hits      3592734                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses          694                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses      3593428                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits      1026649                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses           73                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses      1026722                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.bufferFromL1.m_msg_count         1196                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferFromL1.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferFromL1.m_stall_time       186700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferFromL1.m_avg_stall_time   156.103679                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.bufferToL1.m_msg_count         1295                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferToL1.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferToL1.m_stall_time       266900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferToL1.m_avg_stall_time   206.100386                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.mandatoryQueue.m_msg_count      4620150                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.mandatoryQueue.m_buf_msgs     0.147844                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetchQueue.m_msg_count          142                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved          759                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested          142                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits           93                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            4                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.delayHistogram::samples          761                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::mean     0.763469                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::stdev     0.425231                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::0          180     23.65%     23.65% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::1          581     76.35%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::total          761                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_hits      3588215                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses          316                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses      3588531                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits      1038736                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses           76                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses      1038812                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.bufferFromL1.m_msg_count          761                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferFromL1.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferFromL1.m_stall_time       115200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferFromL1.m_avg_stall_time   151.379763                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.bufferToL1.m_msg_count          761                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferToL1.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferToL1.m_stall_time       157300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferToL1.m_avg_stall_time   206.701708                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.mandatoryQueue.m_msg_count      4627343                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.mandatoryQueue.m_buf_msgs     0.148074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetchQueue.m_msg_count          147                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved          387                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested          147                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits          100                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            1                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.delayHistogram::samples          553                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::mean     0.757685                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::stdev     0.428872                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::0          134     24.23%     24.23% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::1          419     75.77%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::total          553                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_hits      3603806                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses          220                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses      3604026                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits      1024341                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses           71                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses      1024412                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.bufferFromL1.m_msg_count          553                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferFromL1.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferFromL1.m_stall_time        83300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferFromL1.m_avg_stall_time   150.632911                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.bufferToL1.m_msg_count          554                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferToL1.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferToL1.m_stall_time       105300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferToL1.m_avg_stall_time   190.072202                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.mandatoryQueue.m_msg_count      4628438                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.mandatoryQueue.m_buf_msgs     0.148109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetchQueue.m_msg_count          139                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved          285                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested          139                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits           96                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            2                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.delayHistogram::samples         1927                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::mean     0.795537                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::stdev     0.403413                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::0          394     20.45%     20.45% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::1         1533     79.55%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::total         1927                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_hits      3587185                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses         1608                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses      3588793                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits      1029609                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses           72                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses      1029681                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.bufferFromL1.m_msg_count         1927                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferFromL1.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferFromL1.m_stall_time       301400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferFromL1.m_avg_stall_time   156.408926                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.bufferToL1.m_msg_count         2225                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferToL1.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferToL1.m_stall_time       441900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferToL1.m_avg_stall_time   198.606742                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.mandatoryQueue.m_msg_count      4618474                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.mandatoryQueue.m_buf_msgs     0.147791                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetchQueue.m_msg_count          145                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved         1674                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams           23                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested          145                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits           55                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            2                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed           13                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.delayHistogram::samples          747                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::mean     0.795181                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::stdev     0.403840                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::0          153     20.48%     20.48% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::1          594     79.52%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::total          747                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_hits      3592850                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses          317                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses      3593167                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits      1027574                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses           74                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses      1027648                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.bufferFromL1.m_msg_count          747                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferFromL1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferFromL1.m_stall_time       117000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferFromL1.m_avg_stall_time   156.626506                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.bufferToL1.m_msg_count          747                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferToL1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferToL1.m_stall_time       151300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferToL1.m_avg_stall_time   202.543507                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.mandatoryQueue.m_msg_count      4620815                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.mandatoryQueue.m_buf_msgs     0.147865                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetchQueue.m_msg_count          141                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved          386                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested          141                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits           96                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            1                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.delayHistogram::samples          569                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::mean     0.782074                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::stdev     0.413200                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::0          124     21.79%     21.79% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::1          445     78.21%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::total          569                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_hits      3602373                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses          222                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses      3602595                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits      1038045                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses           78                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses      1038123                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.bufferFromL1.m_msg_count          569                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferFromL1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferFromL1.m_stall_time        89500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferFromL1.m_avg_stall_time   157.293497                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.bufferToL1.m_msg_count          570                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferToL1.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferToL1.m_stall_time       115300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferToL1.m_avg_stall_time   202.280702                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.mandatoryQueue.m_msg_count      4640718                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.mandatoryQueue.m_buf_msgs     0.148502                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetchQueue.m_msg_count          146                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved          292                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested          146                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits           97                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            4                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples          957                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.993730                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.078973                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0             6      0.63%      0.63% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1           951     99.37%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total          957                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits      3433253                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses          442                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses      3433695                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits      1026709                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses           79                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses      1026788                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count          957                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time       132722                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   138.685475                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count          957                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.000064                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time       241296                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   252.137931                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count      4460483                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.104910                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count          128                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved          508                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams           16                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested          128                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits           55                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            9                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed           21                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples          899                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.991101                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.093965                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0             8      0.89%      0.89% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1           891     99.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total          899                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits      3433324                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses          390                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses      3433714                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits      1026995                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses           71                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses      1027066                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count          899                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time       132400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   147.274750                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count          899                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time       221504                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   246.389321                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count      4460780                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.104917                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count          138                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved          453                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams           10                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested          138                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits           94                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            4                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples          923                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.993499                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.080407                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0             6      0.65%      0.65% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1           917     99.35%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total          923                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits      3428157                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses          395                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses      3428552                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits      1037801                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses           83                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses      1037884                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count          923                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time       133436                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   144.567714                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count          923                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time       225814                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   244.652221                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count      4466436                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.105050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count          147                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved          471                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested          147                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits           96                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            3                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples          896                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.987723                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.110180                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0            11      1.23%      1.23% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1           885     98.77%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total          896                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits      3433789                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses          389                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses      3434178                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits      1026851                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses           77                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses      1026928                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count          896                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time       127786                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   142.618304                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count          896                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time       221828                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   247.575893                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count      4461106                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.104925                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count          141                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved          456                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested          141                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits           93                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            6                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            6                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples          759                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.989460                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.102190                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0             8      1.05%      1.05% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1           751     98.95%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total          759                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits      3435194                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses          330                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses      3435524                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits      1026461                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses           79                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses      1026540                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count          759                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time       110218                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   145.214756                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count          759                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time       184984                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   243.720685                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count      4462064                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.104947                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count          131                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved          399                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested          131                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits           77                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            6                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            4                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples          642                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.992212                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.087975                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0             5      0.78%      0.78% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1           637     99.22%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total          642                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits      3435064                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses          257                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses      3435321                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits      1033139                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses           81                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses      1033220                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count          642                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time        91208                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   142.068536                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count          642                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time       160880                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   250.591900                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count      4468541                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.105100                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count          147                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved          330                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested          147                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits           95                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            4                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples          647                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.757342                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.429022                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0           157     24.27%     24.27% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1           490     75.73%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total          647                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits      3603320                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses          263                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses      3603583                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits      1033170                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses           78                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses      1033248                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count          647                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time        98900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   152.859351                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count          649                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time       123800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time   190.755008                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count      4636831                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.148378                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count          143                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved          335                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested          143                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits           96                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            2                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.delayHistogram::samples         1805                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::mean     0.796122                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::stdev     0.402991                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::0           368     20.39%     20.39% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::1          1437     79.61%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::total         1805                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_hits      3586385                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses         1321                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses      3587706                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits      1029187                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses           71                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses      1029258                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.bufferFromL1.m_msg_count         1805                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferFromL1.m_buf_msgs     0.000168                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferFromL1.m_stall_time       288800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferFromL1.m_avg_stall_time          160                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.bufferToL1.m_msg_count         1907                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferToL1.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferToL1.m_stall_time       384500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferToL1.m_avg_stall_time   201.625590                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.mandatoryQueue.m_msg_count      4616964                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.mandatoryQueue.m_buf_msgs     0.147742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetchQueue.m_msg_count          126                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved         1385                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams           13                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested          126                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits           77                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            3                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            9                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples         8534                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.345676                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     2.572203                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7         8493     99.52%     99.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15           11      0.13%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23            8      0.09%     99.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31            2      0.02%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39            9      0.11%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::40-47            3      0.04%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55            4      0.05%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            4      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         8534                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits         3492                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses         6654                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses        10146                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count         1839                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time       832000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          416                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   452.419793                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count         6654                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000532                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count         6695                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count         3552                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count         6645                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples          615                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    21.541463                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    66.044930                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63          562     91.38%     91.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127           23      3.74%     95.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191            9      1.46%     96.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255            6      0.98%     97.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319            4      0.65%     98.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383            4      0.65%     98.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447            4      0.65%     99.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::448-511            3      0.49%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total          615                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits           55                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses          416                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses          471                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count          195                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time       380000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count          190                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time  1948.717949                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count          416                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count          420                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count          278                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count          361                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples          897                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    17.204013                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    62.984654                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63          850     94.76%     94.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127           17      1.90%     96.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191            4      0.45%     97.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255            3      0.33%     97.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319            6      0.67%     98.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::320-383            8      0.89%     99.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::384-447            4      0.45%     99.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::448-511            4      0.45%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::512-575            1      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total          897                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_hits          306                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses          591                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses          897                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_msg_count          300                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL2.m_buf_msgs     0.000064                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL2.m_stall_time       654000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_stall_count          299                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.requestFromL2.m_avg_stall_time         2180                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL2.m_msg_count          591                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL2.m_msg_count          597                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL2.m_msg_count          318                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.unblockToL2.m_msg_count          421                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples          766                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    17.126632                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    58.168661                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63          714     93.21%     93.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127           28      3.66%     96.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191            4      0.52%     97.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255            5      0.65%     98.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-319            4      0.52%     98.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383            4      0.52%     99.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::384-447            4      0.52%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::448-511            3      0.39%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total          766                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_hits            1                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses          530                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses          531                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_msg_count          232                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL2.m_stall_time       504500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_stall_count          230                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.requestFromL2.m_avg_stall_time  2174.568966                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL2.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL2.m_msg_count          534                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL2.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.unblockToL2.m_msg_count          352                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples          556                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    21.079137                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    65.434880                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63          514     92.45%     92.45% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127           20      3.60%     96.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191            4      0.72%     96.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255            4      0.72%     97.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-319            3      0.54%     98.02% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383            4      0.72%     98.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-447            4      0.72%     99.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::448-511            3      0.54%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total          556                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_hits            5                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses          419                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses          424                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_msg_count          131                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL2.m_stall_time       280000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_stall_count          129                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.requestFromL2.m_avg_stall_time  2137.404580                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL2.m_msg_count          419                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL2.m_buf_msgs     0.000034                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL2.m_msg_count          425                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL2.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.unblockToL2.m_msg_count          251                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples          581                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    29.833046                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    81.393095                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63          520     89.50%     89.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127           18      3.10%     92.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191           12      2.07%     94.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255            5      0.86%     95.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-319            4      0.69%     96.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383           12      2.07%     98.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::384-447            8      1.38%     99.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::448-511            2      0.34%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total          581                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_hits         1358                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses          440                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses         1798                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_msg_count          135                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL2.m_stall_time       280500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_stall_count          129                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.requestFromL2.m_avg_stall_time  2077.777778                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL2.m_msg_count          440                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL2.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL2.m_msg_count          446                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL2.m_msg_count          160                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.unblockToL2.m_msg_count          249                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples          747                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    16.018742                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    56.597916                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63          709     94.91%     94.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127           16      2.14%     97.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191            4      0.54%     97.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255            4      0.54%     98.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319            3      0.40%     98.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383            4      0.54%     99.06% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::384-447            4      0.54%     99.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::448-511            3      0.40%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total          747                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_hits            7                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses          517                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses          524                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL2.m_stall_time       488000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_stall_count          223                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.requestFromL2.m_avg_stall_time  2178.571429                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL2.m_msg_count          517                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL2.m_msg_count          523                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL2.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.unblockToL2.m_msg_count          345                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples          577                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    21.752166                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    66.618571                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63          530     91.85%     91.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127           20      3.47%     95.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191            8      1.39%     96.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255            4      0.69%     97.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319            4      0.69%     98.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383            3      0.52%     98.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-447            5      0.87%     99.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::448-511            3      0.52%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total          577                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_hits            2                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses          433                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses          435                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL2.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL2.m_stall_time       291500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_stall_count          134                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.requestFromL2.m_avg_stall_time  2143.382353                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL2.m_msg_count          433                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL2.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL2.m_msg_count          441                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL2.m_msg_count          160                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.unblockToL2.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockToL2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples          949                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    18.722866                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    64.129913                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63          879     92.62%     92.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127           33      3.48%     96.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191            6      0.63%     96.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255            8      0.84%     97.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319            6      0.63%     98.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383            8      0.84%     99.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::384-447            4      0.42%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::448-511            4      0.42%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::512-575            1      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total          949                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits           16                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses          614                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses          630                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count          329                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time       654000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count          327                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time  1987.841945                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count          614                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count          620                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count          371                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count          525                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples          901                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    15.178690                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    54.012923                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63          847     94.01%     94.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127           26      2.89%     96.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191            6      0.67%     97.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255            7      0.78%     98.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319            5      0.55%     98.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383            3      0.33%     99.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447            4      0.44%     99.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::448-511            3      0.33%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total          901                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits            3                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses          585                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses          588                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count          312                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time       622000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count          311                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time  1993.589744                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count          585                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count          589                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count          338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count          448                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples          924                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    17.103896                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    62.096716                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-63          868     93.94%     93.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-127           24      2.60%     96.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-191            4      0.43%     96.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-255            7      0.76%     97.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-319            7      0.76%     98.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::320-383            5      0.54%     99.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::384-447            3      0.32%     99.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::448-511            5      0.54%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::512-575            1      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total          924                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits            5                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses          608                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses          613                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count          312                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time       620000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count          310                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time  1987.179487                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count          608                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count          612                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count          339                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count          436                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples          903                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    14.281285                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    52.990111                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-63          856     94.80%     94.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-127           25      2.77%     97.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-191            4      0.44%     98.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-255            3      0.33%     98.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-319            4      0.44%     98.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::320-383            4      0.44%     99.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::384-447            4      0.44%     99.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::448-511            3      0.33%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total          903                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses          594                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses          594                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count          303                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time       604000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count          302                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time  1993.399340                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count          594                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count          600                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count          321                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count          429                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples          764                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    20.518325                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    66.623045                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-63          704     92.15%     92.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-127           26      3.40%     95.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-191           11      1.44%     96.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-255            2      0.26%     97.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-319            4      0.52%     97.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::320-383            7      0.92%     98.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::384-447            7      0.92%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::448-511            3      0.39%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total          764                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses          527                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses          527                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time       464000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count          232                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time  1991.416309                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count          531                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count          355                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples          650                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    21.187692                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    64.184959                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-63          594     91.38%     91.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-127           26      4.00%     95.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-191            8      1.23%     96.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-255            8      1.23%     97.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-319            3      0.46%     98.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::320-383            4      0.62%     98.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::384-447            4      0.62%     99.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::448-511            3      0.46%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total          650                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses          472                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses          472                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count          172                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000034                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time       340000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count          170                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time  1976.744186                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count          472                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count          478                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count          190                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count          292                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples          650                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    24.161538                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    73.753013                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63          593     91.23%     91.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127           24      3.69%     94.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191            8      1.23%     96.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255            3      0.46%     96.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-319            4      0.62%     97.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383            8      1.23%     98.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::384-447            6      0.92%     99.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::448-511            4      0.62%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total          650                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits            4                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses          471                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses          475                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count          175                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time       372500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count          172                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time  2128.571429                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count          471                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count          475                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count          197                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count          300                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples          896                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    15.059152                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    59.469140                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63          851     94.98%     94.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127           16      1.79%     96.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191            7      0.78%     97.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255            5      0.56%     98.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319            4      0.45%     98.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::320-383            4      0.45%     99.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::384-447            4      0.45%     99.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::448-511            4      0.45%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::512-575            1      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total          896                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_hits          918                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses          586                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses         1504                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_msg_count          304                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL2.m_stall_time       663500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_stall_count          301                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.requestFromL2.m_avg_stall_time  2182.565789                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL2.m_msg_count          586                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL2.m_msg_count          592                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL2.m_msg_count          326                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.unblockToL2.m_msg_count          415                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        35450                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     6.013625                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    37.910888                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-63        34611     97.63%     97.63% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-127          389      1.10%     98.73% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-191           89      0.25%     98.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::192-255           83      0.23%     99.22% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-319           71      0.20%     99.42% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::320-383           75      0.21%     99.63% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-447           67      0.19%     99.82% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::448-511           58      0.16%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-575            7      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        35450                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count         6787                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000543                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         5321                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        14457                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000585                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time        81500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           28                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     5.637407                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         2444                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        12013                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        14457                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count         9230                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000463                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count         8904                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        12089                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000484                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control           63732                       (Unspecified)
system.ruby.network.msg_byte.Control           509856                       (Unspecified)
system.ruby.network.msg_count.Request_Control        15985                       (Unspecified)
system.ruby.network.msg_byte.Request_Control       127880                       (Unspecified)
system.ruby.network.msg_count.Response_Data        69756                       (Unspecified)
system.ruby.network.msg_byte.Response_Data      5022432                       (Unspecified)
system.ruby.network.msg_count.Response_Control        36942                       (Unspecified)
system.ruby.network.msg_byte.Response_Control       295536                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count         6654                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count         3552                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count         6645                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count          416                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count          278                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count          361                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count          614                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count          371                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count          525                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count          585                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count          338                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count          448                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count          608                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count          339                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count          436                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count          594                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count          321                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count          429                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count          355                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count          472                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count          190                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count          292                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count          471                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count          197                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count          300                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers0.m_msg_count          586                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers0.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers1.m_msg_count          326                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers2.m_msg_count          415                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers0.m_msg_count          591                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers0.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers1.m_msg_count          318                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers2.m_msg_count          421                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers0.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers1.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers2.m_msg_count          352                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers0.m_msg_count          419                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers0.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers1.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers2.m_msg_count          251                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers0.m_msg_count          440                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers0.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers1.m_msg_count          160                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers2.m_msg_count          249                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers0.m_msg_count          517                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers1.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers2.m_msg_count          345                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers0.m_msg_count          433                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers0.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers1.m_msg_count          160                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers2.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count         6787                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count         9230                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count         5321                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count         6786                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count         6696                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count         1839                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count          420                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count          195                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count          620                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count          329                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count          589                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count          312                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count          612                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count          312                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count          600                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count          303                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count          531                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count          478                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count          172                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count          475                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count          175                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers1.m_msg_count          592                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers2.m_msg_count          304                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers1.m_msg_count          597                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers2.m_msg_count          300                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers1.m_msg_count          534                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers2.m_msg_count          232                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers1.m_msg_count          425                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers2.m_msg_count          131                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers1.m_msg_count          446                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers2.m_msg_count          135                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers1.m_msg_count          523                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers1.m_msg_count          441                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers2.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count        14457                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.000578                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count         8904                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count        12089                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.000484                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count         6787                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.106121                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0         6654                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0        53232                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2         1839                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2        14712                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1        10092                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1       726624                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1          155                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2         6645                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1         1240                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2        53160                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count         6695                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count         1839                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count         6654                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.000337                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time       885500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time   133.077848                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count         3552                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.007525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time     92283500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time 25980.715090                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count         6645                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization        30707                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.122827                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count         8534                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes       491312                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes       423040                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy        26443                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2         1839                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2        14712                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1         6610                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1       475920                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1           85                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1          680                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization 22353.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.089414                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count        16851                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes       357656                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes       222848                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time     93169000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy        15486                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time  5528.989377                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0         6654                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0        53232                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1         3482                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1       250704                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1           70                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2         6645                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1          560                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2        53160                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.007134                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0          416                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0         3328                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2          195                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2         1560                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1          683                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1        49176                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1           15                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2          361                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1          120                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2         2888                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count          420                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count          195                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count          416                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time       104000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time          250                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count          278                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time       535500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  1926.258993                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count          361                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization  1955.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.007822                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count          615                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes        31288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes        26368                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy         1648                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2          195                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2         1560                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1          412                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1        29664                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization  1611.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.006446                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count         1055                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes        25784                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes        17344                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time       639500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy         1155                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   606.161137                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0          416                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0         3328                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1          271                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1        19512                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1            7                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2          361                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1           56                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2         2888                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.010275                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0          614                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0         4912                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2          329                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2         2632                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1          977                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1        70344                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2          525                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2         4200                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count          620                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count          329                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count          614                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time       154000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time   250.814332                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count          371                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time       160500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time   432.614555                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count          525                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization  2914.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.011658                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count          949                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes        46632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes        39040                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy         2440                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2          329                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2         2632                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1          610                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1        43920                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization         2223                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.008892                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count         1510                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes        35568                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes        23488                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time       314500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy         1520                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   208.278146                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0          614                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0         4912                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1          367                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1        26424                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2          525                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2         4200                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.009608                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0          585                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0         4680                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2         2496                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1          917                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1        66024                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2          448                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2         3584                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count          589                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count          312                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count          585                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time       109500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time   187.179487                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count          338                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time        76000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time   224.852071                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count          448                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization  2774.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.011098                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count          901                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes        44392                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes        37184                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy         2324                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2         2496                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1          581                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1        41832                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization  2029.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.008118                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count         1371                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes        32472                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes        21504                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time       185500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy         1382                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   135.302699                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0          585                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0         4680                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1          336                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1        24192                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2          448                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2         3584                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.009827                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0          608                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0         4864                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2         2496                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1          940                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1        67680                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1           11                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2          436                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1           88                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2         3488                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count          612                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count          312                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count          608                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time       100500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time   165.296053                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count          339                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time        63000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time   185.840708                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count          436                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization         2878                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.011512                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count          924                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes        46048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes        38656                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy         2416                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2         2496                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1          604                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1        43488                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization  2035.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.008142                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count         1383                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes        32568                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes        21504                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time       163500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy         1383                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   118.221258                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0          608                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0         4864                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1          336                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1        24192                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2          436                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2         3488                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.009519                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0          594                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0         4752                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2          303                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2         2424                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1          909                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1        65448                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2          429                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2         3432                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count          600                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count          303                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count          594                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time       110000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time   185.185185                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count          321                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time   112.149533                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count          429                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization  2811.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.011246                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count          903                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes        44984                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes        37760                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy         2360                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2          303                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2         2424                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1          590                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1        42480                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization         1948                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.007792                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count         1344                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes        31168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes        20416                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time       146000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy         1310                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time   108.630952                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0          594                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0         4752                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1          319                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1        22968                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2          429                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2         3432                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.008109                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0          527                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0         4216                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2          233                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2         1864                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1          776                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1        55872                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2          355                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2         2840                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count          531                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time        81500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time   154.648956                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time       130000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time   509.803922                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count          355                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization         2474                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.009896                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count          764                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes        39584                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes        33472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy         2092                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2          233                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2         1864                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1          523                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1        37656                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization  1580.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.006322                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count         1137                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes        25288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes        16192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time       211500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy         1054                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time   186.015831                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0          527                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0         4216                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1          253                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1        18216                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2          355                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2         2840                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.006844                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0          472                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0         3776                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2          172                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2         1376                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1          655                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1        47160                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2          292                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2         2336                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count          478                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count          172                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count          472                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time       104000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time   220.338983                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count          190                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time   189.473684                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count          292                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization         2197                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.008788                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count          650                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes        35152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes        29952                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy         1872                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2          172                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2         1376                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1          468                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1        33696                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization         1225                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.004900                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count          954                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes        19600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes        11968                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time       140000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy          788                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time   146.750524                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0          472                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0         3776                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1          187                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1        13464                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2          292                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2         2336                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.006906                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0          471                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0         3768                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2          175                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2         1400                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1          661                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1        47592                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1           11                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2          300                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1           88                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2         2400                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count          475                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count          175                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count          471                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time        65000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time   138.004246                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count          197                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time        44000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time   223.350254                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count          300                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization         2193                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.008772                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count          650                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes        35088                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes        29888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy         1868                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2          175                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2         1400                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1          467                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1        33624                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization         1260                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.005040                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count          968                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes        20160                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes        12416                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time       109000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy          795                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time   112.603306                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0          471                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0         3768                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1          194                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1        13968                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2          300                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2         2400                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized     0.009463                       (Unspecified)
system.ruby.network.routers25.msg_count.Control::0          586                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Control::0         4688                       (Unspecified)
system.ruby.network.routers25.msg_count.Request_Control::2          304                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Request_Control::2         2432                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Data::1          905                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Data::1        65160                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::2          415                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::2         3320                       (Unspecified)
system.ruby.network.routers25.port_buffers1.m_msg_count          592                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers2.m_msg_count          304                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_msg_count          586                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers3.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_stall_time        59000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers3.m_avg_stall_time   100.682594                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers4.m_msg_count          326                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers4.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers4.m_stall_time        44000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers4.m_avg_stall_time   134.969325                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers5.m_msg_count          415                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers5.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization         2776                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization     0.011104                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count          896                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes        44416                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes        37248                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy         2328                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.msg_count.Request_Control::2          304                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Request_Control::2         2432                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Data::1          582                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Data::1        41904                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers25.throttle01.acc_link_utilization  1955.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization     0.007822                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count         1327                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes        31288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes        20672                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time       103000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy         1312                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time    77.618689                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.msg_count.Control::0          586                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Control::0         4688                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Data::1          323                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Data::1        23256                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::2          415                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::2         3320                       (Unspecified)
system.ruby.network.routers26.percent_links_utilized     0.009451                       (Unspecified)
system.ruby.network.routers26.msg_count.Control::0          591                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Control::0         4728                       (Unspecified)
system.ruby.network.routers26.msg_count.Request_Control::2          300                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Request_Control::2         2400                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Data::1          903                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Data::1        65016                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::2          421                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::2         3368                       (Unspecified)
system.ruby.network.routers26.port_buffers1.m_msg_count          597                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers2.m_msg_count          300                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_msg_count          591                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers3.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_stall_time        56500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers3.m_avg_stall_time    95.600677                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers4.m_msg_count          318                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers4.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers4.m_stall_time       124000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers4.m_avg_stall_time   389.937107                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers5.m_msg_count          421                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers5.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization  2796.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization     0.011186                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count          897                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes        44744                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes        37568                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy         2348                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.msg_count.Request_Control::2          300                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Request_Control::2         2400                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Data::1          587                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Data::1        42264                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers26.throttle01.acc_link_utilization         1929                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization     0.007716                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count         1330                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes        30864                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes        20224                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time       180500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy         1289                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time   135.714286                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.msg_count.Control::0          591                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Control::0         4728                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Data::1          316                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Data::1        22752                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::2          421                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::2         3368                       (Unspecified)
system.ruby.network.routers27.percent_links_utilized     0.008109                       (Unspecified)
system.ruby.network.routers27.msg_count.Control::0          530                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Control::0         4240                       (Unspecified)
system.ruby.network.routers27.msg_count.Request_Control::2          232                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Request_Control::2         1856                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Data::1          776                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Data::1        55872                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::1           11                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::2          352                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::1           88                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::2         2816                       (Unspecified)
system.ruby.network.routers27.port_buffers1.m_msg_count          534                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers2.m_msg_count          232                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers3.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_stall_time        58500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers3.m_avg_stall_time   110.377358                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers4.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers4.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers4.m_stall_time        42000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers4.m_avg_stall_time   166.007905                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers5.m_msg_count          352                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization         2487                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization     0.009948                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count          766                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes        39792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes        33664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy         2104                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.msg_count.Request_Control::2          232                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Request_Control::2         1856                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Data::1          526                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Data::1        37872                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers27.throttle01.acc_link_utilization  1567.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization     0.006270                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count         1135                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes        25080                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes        16000                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time       100500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy         1021                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time    88.546256                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.msg_count.Control::0          530                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Control::0         4240                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Data::1          250                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Data::1        18000                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::2          352                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::2         2816                       (Unspecified)
system.ruby.network.routers28.percent_links_utilized     0.005872                       (Unspecified)
system.ruby.network.routers28.msg_count.Control::0          419                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Control::0         3352                       (Unspecified)
system.ruby.network.routers28.msg_count.Request_Control::2          131                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Request_Control::2         1048                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Data::1          562                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Data::1        40464                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::2          251                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::2         2008                       (Unspecified)
system.ruby.network.routers28.port_buffers1.m_msg_count          425                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers2.m_msg_count          131                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_msg_count          419                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers3.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_stall_time        64000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers3.m_avg_stall_time   152.744630                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers4.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers4.m_stall_time        38000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers4.m_avg_stall_time   253.333333                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers5.m_msg_count          251                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization         1938                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization     0.007752                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count          556                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes        31008                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes        26560                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy         1660                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.msg_count.Request_Control::2          131                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Request_Control::2         1048                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Data::1          415                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Data::1        29880                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers28.throttle01.acc_link_utilization          998                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization     0.003992                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count          820                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes        15968                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes         9408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time       102000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy          612                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time   124.390244                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.msg_count.Control::0          419                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Control::0         3352                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Data::1          147                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Data::1        10584                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::2          251                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::2         2008                       (Unspecified)
system.ruby.network.routers29.percent_links_utilized     0.006142                       (Unspecified)
system.ruby.network.routers29.msg_count.Control::0          440                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Control::0         3520                       (Unspecified)
system.ruby.network.routers29.msg_count.Request_Control::2          135                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Request_Control::2         1080                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Data::1          589                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Data::1        42408                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::1           17                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::2          249                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::1          136                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::2         1992                       (Unspecified)
system.ruby.network.routers29.port_buffers1.m_msg_count          446                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers2.m_msg_count          135                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_msg_count          440                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers3.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_stall_time       104500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers3.m_avg_stall_time   237.500000                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers4.m_msg_count          160                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers4.m_stall_time        50000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers4.m_avg_stall_time   312.500000                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers5.m_msg_count          249                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization  2034.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization     0.008138                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count          581                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes        32552                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes        27904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy         1744                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.msg_count.Request_Control::2          135                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Request_Control::2         1080                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Data::1          436                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Data::1        31392                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers29.throttle01.acc_link_utilization  1036.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization     0.004146                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count          849                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes        16584                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes         9792                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time       154500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy          647                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time   181.978799                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.msg_count.Control::0          440                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Control::0         3520                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Data::1          153                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Data::1        11016                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::1            7                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::2          249                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::1           56                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::2         1992                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized     0.007875                       (Unspecified)
system.ruby.network.routers30.msg_count.Control::0          517                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Control::0         4136                       (Unspecified)
system.ruby.network.routers30.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Data::1          753                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Data::1        54216                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::2          345                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::2         2760                       (Unspecified)
system.ruby.network.routers30.port_buffers1.m_msg_count          523                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_msg_count          517                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers3.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_stall_time        55000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers3.m_avg_stall_time   106.382979                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers4.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers4.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers4.m_stall_time       124000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers4.m_avg_stall_time   512.396694                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers5.m_msg_count          345                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization  2425.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization     0.009702                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count          747                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes        38808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes        32832                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy         2052                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Data::1          513                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Data::1        36936                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers30.throttle01.acc_link_utilization         1512                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization     0.006048                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count         1104                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes        24192                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes        15360                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time       179000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy          983                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time   162.137681                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.msg_count.Control::0          517                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Control::0         4136                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Data::1          240                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Data::1        17280                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::2          345                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::2         2760                       (Unspecified)
system.ruby.network.routers31.percent_links_utilized     0.006091                       (Unspecified)
system.ruby.network.routers31.msg_count.Control::0          433                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Control::0         3464                       (Unspecified)
system.ruby.network.routers31.msg_count.Request_Control::2          136                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Request_Control::2         1088                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Data::1          582                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Data::1        41904                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::1           19                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::2          265                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::1          152                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::2         2120                       (Unspecified)
system.ruby.network.routers31.port_buffers1.m_msg_count          441                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers2.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_msg_count          433                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers3.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_stall_time        56500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers3.m_avg_stall_time   130.484988                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers4.m_msg_count          160                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers4.m_stall_time        48000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers4.m_avg_stall_time          300                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers5.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers5.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization  2004.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization     0.008018                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count          577                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes        32072                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes        27456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy         1716                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.msg_count.Request_Control::2          136                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Request_Control::2         1088                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Data::1          429                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Data::1        30888                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers31.throttle01.acc_link_utilization         1041                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization     0.004164                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count          858                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes        16656                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes         9792                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time       104500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy          631                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time   121.794872                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.msg_count.Control::0          433                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Control::0         3464                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Data::1          153                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Data::1        11016                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::1            7                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::2          265                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::1           56                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::2         2120                       (Unspecified)
system.ruby.network.routers32.percent_links_utilized     0.201042                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0        21244                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0       169952                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2         5321                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2        42568                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1        18032                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1      1298304                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1          102                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2        12089                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1          816                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2        96712                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count        14457                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.000578                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count         8904                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count        12089                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.000484                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count         6787                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time       553500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time    81.552969                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count         9230                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.000761                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time      4896000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   530.444204                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count         5321                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     0.469836                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization        53341                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     0.213363                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count        35450                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes       853456                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes       569856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy        35833                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0        14457                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0       115656                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1         8904                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1       641088                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2        12089                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2        96712                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization 47180.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     0.188721                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count        21338                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes       754896                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes       584192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time      5452000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy        37178                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   255.506608                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0         6787                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0        54296                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2         5321                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2        42568                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1         9128                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1       657216                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1          102                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1          816                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.067861                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0         6787                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0        54296                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1         6786                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1       488592                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count         6787                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count         6786                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization  3393.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.013574                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count         6787                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes        54296                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0         6787                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0        54296                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization        30537                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.122147                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count         6786                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes       488592                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes       434304                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy        27144                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1         6786                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1       488592                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.014600                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0        21244                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0       169952                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2         5332                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2        42656                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1        23258                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1      1674576                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1          225                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2        12089                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1         1800                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2        96712                       (Unspecified)
system.ruby.network.routers34.port_buffers49.m_msg_count         6696                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     1.045400                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count         1839                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count          420                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time    61.904762                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count          195                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_msg_count          620                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time        26000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time    41.935484                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count          329                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_msg_count          589                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time        26500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time    44.991511                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count          312                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_msg_count          612                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time    11.437908                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count          312                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_msg_count          600                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time        19500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time    32.500000                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count          303                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_msg_count          531                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time        18500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time    34.839925                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_msg_count          478                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time    14.644351                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count          172                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_msg_count          475                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time        13500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time    28.421053                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count          175                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_msg_count          592                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers76.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_stall_time        17500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers76.m_avg_stall_time    29.560811                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers77.m_msg_count          304                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers77.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_msg_count          597                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers79.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_stall_time        13000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers79.m_avg_stall_time    21.775544                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers80.m_msg_count          300                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers80.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_msg_count          534                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers82.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers82.m_avg_stall_time     9.363296                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers83.m_msg_count          232                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers83.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_msg_count          425                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers85.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers85.m_avg_stall_time     8.235294                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers86.m_msg_count          131                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers86.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_msg_count          446                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers88.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_stall_time       220500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers88.m_avg_stall_time   494.394619                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers89.m_msg_count          135                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers89.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_msg_count          523                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers91.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_stall_time        17500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers91.m_avg_stall_time    33.460803                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers92.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers92.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_msg_count          441                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers94.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_stall_time        17500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers94.m_avg_stall_time    39.682540                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers95.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers95.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_msg_count        14457                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.000732                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time      1916500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time   132.565539                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count         8904                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.000375                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time       233000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    26.168014                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count        12089                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.000484                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time        11000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.909918                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count         6787                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization        30709                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.122835                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count         8535                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes       491384                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes       423104                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time         7000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy        26445                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     0.820152                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2         1839                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2        14712                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1         6611                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1       475992                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1           85                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1          680                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization  1955.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.007822                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count          615                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes        31288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes        26368                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time        26000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy         1653                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time    42.276423                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2          195                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2         1560                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1          412                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1        29664                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization  2914.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.011658                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count          949                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes        46632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes        39040                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time        26000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy         2446                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time    27.397260                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2          329                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2         2632                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1          610                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1        43920                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization  2774.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.011098                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count          901                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes        44392                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes        37184                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time        26500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy         2329                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time    29.411765                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2         2496                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1          581                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1        41832                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization         2878                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.011512                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count          924                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes        46048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes        38656                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time         7000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy         2417                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     7.575758                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2         2496                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1          604                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1        43488                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization  2811.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.011246                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count          903                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes        44984                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes        37760                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time        19500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy         2363                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time    21.594684                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2          303                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2         2424                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1          590                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1        42480                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization         2474                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.009896                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count          764                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes        39584                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes        33472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time        18500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy         2095                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time    24.214660                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2          233                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2         1864                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1          523                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1        37656                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization         2197                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.008788                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count          650                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes        35152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes        29952                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time         7000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy         1874                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time    10.769231                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2          172                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2         1376                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1          468                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1        33696                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization         2193                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.008772                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count          650                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes        35088                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes        29888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time        13500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy         1870                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time    20.769231                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2          175                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2         1400                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1          467                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1        33624                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization         2776                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization     0.011104                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count          896                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes        44416                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes        37248                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time        17500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy         2331                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time    19.531250                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2          304                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2         2432                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1          582                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1        41904                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle26.acc_link_utilization  2796.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization     0.011186                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count          897                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes        44744                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes        37568                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time        13000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy         2350                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time    14.492754                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2          300                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2         2400                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1          587                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1        42264                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle27.acc_link_utilization         2487                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization     0.009948                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count          766                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes        39792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes        33664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time         5000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy         2104                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time     6.527415                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2          232                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2         1856                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1          526                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1        37872                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle28.acc_link_utilization         1938                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization     0.007752                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count          556                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes        31008                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes        26560                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time         3500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy         1662                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time     6.294964                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2          131                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2         1048                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1          415                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1        29880                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle29.acc_link_utilization  2034.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization     0.008138                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count          581                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes        32552                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes        27904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time       220500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy         1764                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time   379.518072                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2          135                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2         1080                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1          436                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1        31392                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle30.acc_link_utilization  2425.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization     0.009702                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count          747                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes        38808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes        32832                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time        17500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy         2055                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time    23.427041                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1          513                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1        36936                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle31.acc_link_utilization  2004.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization     0.008018                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count          577                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes        32072                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes        27456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time        17500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy         1723                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time    30.329289                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.msg_count.Request_Control::2          136                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Request_Control::2         1088                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Data::1          429                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Data::1        30888                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers34.throttle32.acc_link_utilization        53341                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     0.213363                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count        35450                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes       853456                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes       569856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time      2160500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy        36604                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time    60.944993                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0        14457                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0       115656                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1         8904                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1       641088                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2        12089                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2        96712                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization  3393.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.013574                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count         6787                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes        54296                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0         6787                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0        54296                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  12500054154                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
