
#####  START OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAControlle  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                                              PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                                           DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_0.ram_dscConCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C0     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_0.ram_dscConCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C0     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_0.ram_dscConCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C1     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_0.ram_dscConCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C1     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C5           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C5           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
===============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                       PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMATranCtrl.numOfBytesInRdReg[10:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
=============================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAControlle  #####

