// Seed: 3469524555
module module_0 #(
    parameter id_7 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  wire id_6;
  wire [1 : 1] _id_7;
  assign id_3 = 1'b0 ? id_2 : ~id_5[(-1'b0)];
  wire [1 : id_7] id_8;
  assign id_4 = id_5;
endmodule
module module_0 #(
    parameter id_0 = 32'd37
) (
    input  tri  _id_0,
    output wor  id_1,
    input  tri1 module_1
);
  logic [1 'b0 : id_0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
