QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
Start time: 18:23:48 on Oct 13,2021
vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 

Top level modules:
	sim_tb_top
	glbl

Analyzing design...
-- Loading module sim_tb_top
-- Importing package arch_package
-- Loading module example_top
-- Loading module xil_defaultlib.ddr4
-- Loading module xil_defaultlib.ddr4_ddr4
-- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
-- Loading module unisims_ver.BUFG
-- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
-- Loading module xil_defaultlib.ddr4_phy
-- Loading module xil_defaultlib.ddr4_phy_ddr4
-- Loading module unisims_ver.OBUF
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
-- Loading module xil_defaultlib.ddr4_v2_2_6_ui
-- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
-- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
-- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
-- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
-- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
-- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
-- Loading module xil_defaultlib.ddr4_microblaze_mcs
-- Loading module xil_defaultlib.microblaze_mcs
-- Loading module unisims_ver.VCC
-- Loading module unisims_ver.GND
-- Loading module unisims_ver.FDR
-- Loading module unisims_ver.FDRE
-- Loading module unisims_ver.FDS
-- Loading module unisims_ver.FDSE
-- Loading module unisims_ver.FD
-- Loading module unisims_ver.RAM32X1D
-- Loading module unisims_ver.FDE
-- Loading module unisims_ver.LUT6_2
-- Loading module unisims_ver.MUXCY_L
-- Loading module unisims_ver.MUXCY
-- Loading module unisims_ver.XORCY
-- Loading module unisims_ver.MULT_AND
-- Loading module unisims_ver.LUT2
-- Loading UDP unisims_ver.x_lut2_mux4
-- Loading module unisims_ver.LUT3
-- Loading UDP unisims_ver.x_lut3_mux8
-- Loading module unisims_ver.LUT4
-- Loading module unisims_ver.LUT6
-- Loading module unisims_ver.MUXF5
-- Loading module unisims_ver.SRL16E
-- Loading module unisims_ver.LUT5
-- Loading module unisims_ver.LUT1
-- Loading UDP unisims_ver.x_lut1_mux2
-- Loading module unisims_ver.MUXF7
-- Loading module unisims_ver.INV
-- Loading module unisims_ver.RAMB36
-- Loading module unisims_ver.RAMB36E1
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
-- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
-- Loading module axi_interconnect
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
-- Loading module cnn_layer_accel_axi_bridge
-- Loading module glbl
-- Loading module unisims_ver.MMCME4_ADV
-- Loading module unisims_ver.IBUFDS
-- Loading module unisims_ver.PLLE4_ADV
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
-- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
-- Loading module unisims_ver.RAM32M
-- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
-- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
-- Loading module unisims_ver.RB36_INTERNAL_VLOG
-- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
-- Loading interface xil_defaultlib.DDR4_if
-- Importing package xil_defaultlib.arch_package
-- Importing package xil_defaultlib.proj_package
-- Loading module unisims_ver.OBUFDS
-- Loading module unisims_ver.HPIO_VREF
-- Loading module unisims_ver.IOBUFE3
-- Loading module unisims_ver.IOBUFDS
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
-- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
-- Loading interface DDR4_if
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static
-- Loading module unisims_ver.SRLC32E
-- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and
Optimizing 347 design-units (inlining 0/1164 module instances, 0/1693 cell instances, 151/151 UDP instances):
-- Optimizing module unisims_ver.LUT4(fast__11)
-- Optimizing module unisims_ver.LUT4(fast__12)
-- Optimizing module unisims_ver.LUT4(fast__13)
-- Optimizing module unisims_ver.LUT4(fast__14)
-- Optimizing module unisims_ver.LUT4(fast__15)
-- Optimizing module unisims_ver.LUT4(fast__16)
-- Optimizing module unisims_ver.LUT4(fast__17)
-- Optimizing module unisims_ver.LUT4(fast__18)
-- Optimizing module unisims_ver.LUT4(fast__19)
-- Optimizing module unisims_ver.LUT4(fast__20)
-- Optimizing module unisims_ver.LUT4(fast__21)
-- Optimizing module unisims_ver.LUT4(fast__22)
-- Optimizing module unisims_ver.LUT4(fast__23)
-- Optimizing module unisims_ver.LUT4(fast__24)
-- Optimizing module unisims_ver.LUT4(fast__25)
-- Optimizing module unisims_ver.LUT4(fast__26)
-- Optimizing module unisims_ver.LUT4(fast__27)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
-- Optimizing module unisims_ver.IOBUFDS(fast)
-- Optimizing module unisims_ver.IBUFDS(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__2)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__3)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_comparator_static(fast__4)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
-- Optimizing module unisims_ver.FDRE(fast)
-- Optimizing module unisims_ver.FDSE(fast)
-- Optimizing module unisims_ver.FDRE(fast__1)
-- Optimizing module unisims_ver.FDSE(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
-- Optimizing module unisims_ver.SRLC32E(fast)
-- Optimizing module unisims_ver.SRL16E(fast)
-- Optimizing module unisims_ver.HPIO_VREF(fast)
-- Optimizing module unisims_ver.RAM32X1D(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
-- Inlining UDP unisims_ver.x_lut3_mux8
-- Optimizing module unisims_ver.LUT3(fast)
-- Optimizing module unisims_ver.LUT3(fast__1)
-- Optimizing module unisims_ver.LUT3(fast__2)
-- Optimizing module unisims_ver.LUT3(fast__3)
-- Optimizing module unisims_ver.LUT3(fast__4)
-- Optimizing module unisims_ver.LUT3(fast__5)
-- Optimizing module unisims_ver.LUT3(fast__6)
-- Optimizing module unisims_ver.LUT3(fast__7)
-- Optimizing module unisims_ver.LUT3(fast__8)
-- Optimizing module unisims_ver.LUT3(fast__9)
-- Optimizing module unisims_ver.LUT3(fast__10)
-- Optimizing module unisims_ver.LUT3(fast__11)
-- Optimizing module unisims_ver.LUT3(fast__12)
-- Optimizing module unisims_ver.LUT3(fast__13)
-- Optimizing module unisims_ver.LUT3(fast__14)
-- Optimizing module unisims_ver.LUT3(fast__15)
-- Optimizing module unisims_ver.LUT3(fast__16)
-- Optimizing module glbl(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
-- Optimizing module unisims_ver.LUT6_2(fast__3)
-- Optimizing module unisims_ver.LUT6_2(fast__4)
-- Optimizing module unisims_ver.LUT6_2(fast__5)
-- Optimizing module unisims_ver.LUT6_2(fast__6)
-- Optimizing module unisims_ver.LUT6_2(fast__7)
-- Optimizing module unisims_ver.LUT6_2(fast__8)
-- Optimizing module unisims_ver.LUT6_2(fast__9)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
-- Optimizing module unisims_ver.LUT5(fast)
-- Optimizing module unisims_ver.LUT5(fast__1)
-- Optimizing module unisims_ver.LUT5(fast__2)
-- Optimizing module unisims_ver.LUT5(fast__3)
-- Optimizing module unisims_ver.LUT5(fast__4)
-- Optimizing module unisims_ver.LUT5(fast__5)
-- Optimizing module unisims_ver.LUT5(fast__6)
-- Optimizing module unisims_ver.LUT5(fast__7)
-- Optimizing module unisims_ver.LUT5(fast__8)
-- Optimizing module unisims_ver.LUT5(fast__9)
-- Optimizing module unisims_ver.LUT5(fast__10)
-- Optimizing module unisims_ver.LUT5(fast__11)
-- Optimizing module unisims_ver.LUT5(fast__12)
-- Optimizing module unisims_ver.LUT5(fast__13)
-- Optimizing module unisims_ver.LUT5(fast__14)
-- Optimizing module unisims_ver.LUT5(fast__15)
-- Optimizing module unisims_ver.LUT5(fast__16)
-- Optimizing module unisims_ver.LUT5(fast__17)
-- Optimizing module unisims_ver.LUT5(fast__18)
-- Optimizing module unisims_ver.LUT5(fast__19)
-- Optimizing module unisims_ver.LUT5(fast__20)
-- Optimizing module unisims_ver.LUT5(fast__21)
-- Optimizing module unisims_ver.LUT5(fast__22)
-- Optimizing module unisims_ver.LUT5(fast__23)
-- Optimizing module unisims_ver.LUT5(fast__24)
-- Optimizing module unisims_ver.LUT5(fast__25)
-- Optimizing module unisims_ver.LUT5(fast__26)
-- Optimizing module unisims_ver.LUT5(fast__27)
-- Optimizing module unisims_ver.LUT5(fast__28)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
-- Optimizing module unisims_ver.LUT6(fast)
-- Optimizing module unisims_ver.LUT6(fast__1)
-- Optimizing module unisims_ver.LUT6(fast__2)
-- Optimizing module unisims_ver.LUT6(fast__3)
-- Optimizing module unisims_ver.LUT6(fast__4)
-- Optimizing module unisims_ver.LUT6(fast__5)
-- Optimizing module unisims_ver.LUT6(fast__6)
-- Optimizing module unisims_ver.LUT6(fast__7)
-- Optimizing module unisims_ver.LUT6(fast__8)
-- Optimizing module unisims_ver.LUT6(fast__9)
-- Optimizing module unisims_ver.LUT6(fast__10)
-- Optimizing module unisims_ver.LUT6(fast__11)
-- Optimizing module unisims_ver.LUT6(fast__12)
-- Optimizing module unisims_ver.LUT6(fast__13)
-- Optimizing module unisims_ver.LUT6(fast__14)
-- Optimizing module unisims_ver.LUT6(fast__15)
-- Optimizing module unisims_ver.LUT6(fast__16)
-- Optimizing module unisims_ver.LUT6(fast__17)
-- Optimizing module unisims_ver.LUT6(fast__18)
-- Optimizing module unisims_ver.LUT6(fast__19)
-- Optimizing module unisims_ver.LUT6(fast__20)
-- Optimizing module unisims_ver.LUT6(fast__21)
-- Optimizing module unisims_ver.LUT6(fast__22)
-- Optimizing module unisims_ver.LUT6(fast__23)
-- Optimizing module unisims_ver.LUT6(fast__24)
-- Optimizing module unisims_ver.LUT6(fast__25)
-- Optimizing module unisims_ver.LUT6(fast__26)
-- Optimizing module unisims_ver.LUT6(fast__27)
-- Optimizing module unisims_ver.LUT6(fast__28)
-- Optimizing module unisims_ver.LUT6(fast__29)
-- Optimizing module unisims_ver.LUT6(fast__30)
-- Optimizing module unisims_ver.LUT6(fast__31)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
-- Optimizing module unisims_ver.RAMB36(fast)
-- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
-- Optimizing module unisims_ver.IOBUFE3(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
-- Optimizing module xil_defaultlib.ddr4_phy(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
-- Optimizing module unisims_ver.RAM32M(fast)
-- Optimizing module xil_defaultlib.ddr4(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
-- Optimizing module unisims_ver.LUT4(fast)
-- Optimizing module unisims_ver.LUT4(fast__1)
-- Optimizing module unisims_ver.LUT4(fast__2)
-- Optimizing module unisims_ver.LUT4(fast__3)
-- Optimizing module unisims_ver.LUT4(fast__4)
-- Optimizing module unisims_ver.LUT4(fast__5)
-- Optimizing module unisims_ver.LUT4(fast__6)
-- Optimizing module unisims_ver.LUT4(fast__7)
-- Optimizing module unisims_ver.LUT4(fast__8)
-- Optimizing module unisims_ver.LUT4(fast__9)
-- Optimizing module unisims_ver.LUT4(fast__10)
-- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
-- Optimizing module xil_defaultlib.microblaze_mcs(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
-- Optimizing module unisims_ver.MMCME4_ADV(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
-- Optimizing module cnn_layer_accel_axi_bridge(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
-- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
-- Optimizing module example_top(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
-- Optimizing module unisims_ver.LUT6_2(fast)
-- Optimizing module unisims_ver.LUT6_2(fast__1)
-- Optimizing module unisims_ver.LUT6_2(fast__2)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
-- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
-- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
-- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
-- Optimizing module sim_tb_top(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
-- Optimizing module unisims_ver.PLLE4_ADV(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
-- Optimizing module axi_interconnect(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
-- Optimizing module unisims_ver.RAMB36E1(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
-- Optimizing package xil_defaultlib.arch_package(fast)
-- Optimizing package arch_package(fast)
-- Optimizing package xil_defaultlib.proj_package(fast)
-- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
-- Inlining UDP unisims_ver.x_lut2_mux4
-- Optimizing module unisims_ver.LUT2(fast)
-- Optimizing module unisims_ver.LUT2(fast__1)
-- Optimizing module unisims_ver.LUT2(fast__2)
-- Optimizing module unisims_ver.LUT2(fast__3)
-- Optimizing module unisims_ver.LUT2(fast__4)
-- Optimizing module unisims_ver.LUT2(fast__5)
-- Optimizing module unisims_ver.LUT2(fast__6)
-- Optimizing module unisims_ver.LUT2(fast__7)
-- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
-- Optimizing interface xil_defaultlib.DDR4_if(fast)
-- Optimizing module unisims_ver.OBUFDS(fast)
-- Inlining UDP unisims_ver.x_lut1_mux2
-- Optimizing module unisims_ver.LUT1(fast)
-- Optimizing module unisims_ver.OBUF(fast)
-- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_carry_and(fast)
-- Optimizing module unisims_ver.MUXCY(fast)
-- Optimizing module unisims_ver.MUXF7(fast)
-- Optimizing module unisims_ver.FD(fast)
-- Optimizing module unisims_ver.FD(fast__1)
-- Optimizing module unisims_ver.FDR(fast)
-- Optimizing module unisims_ver.FDS(fast)
-- Optimizing module unisims_ver.FDE(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module unisims_ver.MUXCY_L(fast)
-- Optimizing module unisims_ver.MUXF5(fast)
-- Optimizing module unisims_ver.XORCY(fast)
-- Optimizing module unisims_ver.MULT_AND(fast)
-- Optimizing module unisims_ver.INV(fast)
-- Optimizing module unisims_ver.VCC(fast)
-- Optimizing module unisims_ver.GND(fast)
-- Optimizing interface DDR4_if(fast)
-- Optimizing interface xil_defaultlib.DDR4_if(fast)
Optimized design name is sim_tb_top_opt
End time: 18:23:59 on Oct 13,2021, Elapsed time: 0:00:11
Errors: 0, Warnings: 0
