vendor_name = ModelSim
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ProcessadorMIPS.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ROMMIPS.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/somaConstante.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/registradorGenerico.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/bancoRegistradoresArqRegReg.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/ULA.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/MIPS/UnidadeControle.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/Waveform1.vwf
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/muxGenerico2x1.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/somador.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/RAMMIPS.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/UC_ULA.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/estendeSinalGenerico.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/concatena.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/giova/OneDrive/Documentos/Insper/6_semestre/DesignComp/DesComp/db/ProcessadorMIPS.cbx.xml
design_name = ProcessadorMIPS
instance = comp, \ULA_saida[0]~output\, ULA_saida[0]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[1]~output\, ULA_saida[1]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[2]~output\, ULA_saida[2]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[3]~output\, ULA_saida[3]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[4]~output\, ULA_saida[4]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[5]~output\, ULA_saida[5]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[6]~output\, ULA_saida[6]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[7]~output\, ULA_saida[7]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[8]~output\, ULA_saida[8]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[9]~output\, ULA_saida[9]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[10]~output\, ULA_saida[10]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[11]~output\, ULA_saida[11]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[12]~output\, ULA_saida[12]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[13]~output\, ULA_saida[13]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[14]~output\, ULA_saida[14]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[15]~output\, ULA_saida[15]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[16]~output\, ULA_saida[16]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[17]~output\, ULA_saida[17]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[18]~output\, ULA_saida[18]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[19]~output\, ULA_saida[19]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[20]~output\, ULA_saida[20]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[21]~output\, ULA_saida[21]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[22]~output\, ULA_saida[22]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[23]~output\, ULA_saida[23]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[24]~output\, ULA_saida[24]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[25]~output\, ULA_saida[25]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[26]~output\, ULA_saida[26]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[27]~output\, ULA_saida[27]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[28]~output\, ULA_saida[28]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[29]~output\, ULA_saida[29]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[30]~output\, ULA_saida[30]~output, ProcessadorMIPS, 1
instance = comp, \ULA_saida[31]~output\, ULA_saida[31]~output, ProcessadorMIPS, 1
instance = comp, \clk~input\, clk~input, ProcessadorMIPS, 1
