pin,slack
SpiMasterPorts_0/SpiBitPos_7_1.SUM[2]:A,4324
SpiMasterPorts_0/SpiBitPos_7_1.SUM[2]:B,7541
SpiMasterPorts_0/SpiBitPos_7_1.SUM[2]:C,3089
SpiMasterPorts_0/SpiBitPos_7_1.SUM[2]:D,4095
SpiMasterPorts_0/SpiBitPos_7_1.SUM[2]:Y,3089
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
SpiMasterPorts_7/XferComplete_i_RNINC1K:A,5710
SpiMasterPorts_7/XferComplete_i_RNINC1K:B,5581
SpiMasterPorts_7/XferComplete_i_RNINC1K:Y,5581
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[7]:CLK,6756
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[7]:D,7703
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[7]:EN,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[7]:Q,6756
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m:A,4716
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m:B,5823
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m:C,3609
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m:D,4492
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m:Y,3609
SpiMasterPorts_3/Sck_i_0_0_a2_1:A,5502
SpiMasterPorts_3/Sck_i_0_0_a2_1:B,5503
SpiMasterPorts_3/Sck_i_0_0_a2_1:C,4594
SpiMasterPorts_3/Sck_i_0_0_a2_1:D,4586
SpiMasterPorts_3/Sck_i_0_0_a2_1:Y,4586
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0[3]:A,6617
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0[3]:B,6566
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0[3]:C,6483
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0[3]:D,5432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0[3]:Y,5432
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,2441
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,2441
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[5]:CLK,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[5]:D,7417
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[5]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[5]:Q,6805
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
SpiMasterPorts_4/nCs[0]:ALn,5390
SpiMasterPorts_4/nCs[0]:CLK,
SpiMasterPorts_4/nCs[0]:EN,6567
SpiMasterPorts_4/nCs[0]:Q,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2_1_0:A,4335
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2_1_0:B,4089
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2_1_0:C,4234
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2_1_0:Y,4089
SpiMasterPorts_4/Sck_i_RNIJHBB1_0:A,6679
SpiMasterPorts_4/Sck_i_RNIJHBB1_0:B,6636
SpiMasterPorts_4/Sck_i_RNIJHBB1_0:C,6463
SpiMasterPorts_4/Sck_i_RNIJHBB1_0:D,6434
SpiMasterPorts_4/Sck_i_RNIJHBB1_0:Y,6434
SpiMasterPorts_0/XferComplete_i_4_iv_i:A,7708
SpiMasterPorts_0/XferComplete_i_4_iv_i:B,5285
SpiMasterPorts_0/XferComplete_i_4_iv_i:C,4533
SpiMasterPorts_0/XferComplete_i_4_iv_i:Y,4533
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0_RNITO221:A,5265
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0_RNITO221:B,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0_RNITO221:C,7537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0_RNITO221:D,6125
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0_RNITO221:Y,4401
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTl1Il_4:A,5515
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTl1Il_4:B,7696
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTl1Il_4:C,6668
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTl1Il_4:Y,5515
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
SpiMasterPorts_6/DataFromMiso_7_21_0_a2:A,7470
SpiMasterPorts_6/DataFromMiso_7_21_0_a2:B,7459
SpiMasterPorts_6/DataFromMiso_7_21_0_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_21_0_a2:D,6468
SpiMasterPorts_6/DataFromMiso_7_21_0_a2:Y,4114
SpiMasterPorts_5/DataFromMiso_1[20]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[20]:CLK,6833
SpiMasterPorts_5/DataFromMiso_1[20]:D,5668
SpiMasterPorts_5/DataFromMiso_1[20]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[20]:Q,6833
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_0:A,2883
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_0:B,3913
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_0:C,4055
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_0:D,3818
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_0:FCI,
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_0:FCO,
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_0:Y,2883
test_obuf[5]/U0/U_IOPAD:D,
test_obuf[5]/U0/U_IOPAD:E,
test_obuf[5]/U0/U_IOPAD:PAD,
SpiMasterPorts_3/DataFromMiso_7_0_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_0_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_0_0_a2:C,4140
SpiMasterPorts_3/DataFromMiso_7_0_0_a2:D,6468
SpiMasterPorts_3/DataFromMiso_7_0_0_a2:Y,4140
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
SpiMasterPorts_3/DataFromMiso_7_4_1_a2_0:A,6565
SpiMasterPorts_3/DataFromMiso_7_4_1_a2_0:B,6494
SpiMasterPorts_3/DataFromMiso_7_4_1_a2_0:Y,6494
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_3/U0/U_IOENFF:A,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_3/U0/U_IOENFF:Y,
SpiMasterPorts_7/DataFromMiso_1_ldmx[12]:A,6536
SpiMasterPorts_7/DataFromMiso_1_ldmx[12]:B,5646
SpiMasterPorts_7/DataFromMiso_1_ldmx[12]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[12]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[12]:Y,5646
SpiMasterPorts_0/un1_rst_1:A,7641
SpiMasterPorts_0/un1_rst_1:B,6112
SpiMasterPorts_0/un1_rst_1:Y,6112
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[1]:CLK,5314
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[1]:D,5063
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[1]:Q,5314
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m:A,4678
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m:B,5774
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m:C,3598
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m:D,3525
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m:Y,3525
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[5]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[5]:D,7417
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[5]:EN,4210
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[5]:Q,8660
SpiMasterPorts_4/DataFromMiso_1_en_1[17]:A,6798
SpiMasterPorts_4/DataFromMiso_1_en_1[17]:B,6748
SpiMasterPorts_4/DataFromMiso_1_en_1[17]:C,6638
SpiMasterPorts_4/DataFromMiso_1_en_1[17]:D,6472
SpiMasterPorts_4/DataFromMiso_1_en_1[17]:Y,6472
SpiMasterPorts_1/ClkDiv_cry[1]:B,7495
SpiMasterPorts_1/ClkDiv_cry[1]:C,5167
SpiMasterPorts_1/ClkDiv_cry[1]:FCI,5151
SpiMasterPorts_1/ClkDiv_cry[1]:FCO,5151
SpiMasterPorts_1/ClkDiv_cry[1]:S,5214
SpiMasterPorts_7/Sck_i_RNO:A,7623
SpiMasterPorts_7/Sck_i_RNO:B,7580
SpiMasterPorts_7/Sck_i_RNO:C,4351
SpiMasterPorts_7/Sck_i_RNO:D,5467
SpiMasterPorts_7/Sck_i_RNO:Y,4351
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/un1_CUARTlI0l_1_0_m3:A,6856
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/un1_CUARTlI0l_1_0_m3:B,6787
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/un1_CUARTlI0l_1_0_m3:C,6747
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/un1_CUARTlI0l_1_0_m3:Y,6747
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:A,3510
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:B,2519
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:C,2552
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:D,2385
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:Y,2385
SpiMasterPorts_5/ClkDiv[2]:ALn,5390
SpiMasterPorts_5/ClkDiv[2]:CLK,3325
SpiMasterPorts_5/ClkDiv[2]:D,5142
SpiMasterPorts_5/ClkDiv[2]:EN,8432
SpiMasterPorts_5/ClkDiv[2]:Q,3325
SpiMasterPorts_2/DataFromMiso_7_5_0_a2:A,3503
SpiMasterPorts_2/DataFromMiso_7_5_0_a2:B,6532
SpiMasterPorts_2/DataFromMiso_7_5_0_a2:Y,3503
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO10l.CUARTI00l6_0:A,6583
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO10l.CUARTI00l6_0:B,6686
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO10l.CUARTI00l6_0:Y,6583
SpiMasterPorts_0/Mosi_i_4_2_i_m2:A,2634
SpiMasterPorts_0/Mosi_i_4_2_i_m2:B,3831
SpiMasterPorts_0/Mosi_i_4_2_i_m2:C,3625
SpiMasterPorts_0/Mosi_i_4_2_i_m2:Y,2634
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
SpiMasterPorts_0/DataFromMiso_1_en_0_0[0]:A,6759
SpiMasterPorts_0/DataFromMiso_1_en_0_0[0]:B,6708
SpiMasterPorts_0/DataFromMiso_1_en_0_0[0]:C,6563
SpiMasterPorts_0/DataFromMiso_1_en_0_0[0]:D,6555
SpiMasterPorts_0/DataFromMiso_1_en_0_0[0]:Y,6555
SpiMasterPorts_1/DataToMosi_i[18]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[18]:CLK,2842
SpiMasterPorts_1/DataToMosi_i[18]:D,7435
SpiMasterPorts_1/DataToMosi_i[18]:EN,3349
SpiMasterPorts_1/DataToMosi_i[18]:Q,2842
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[2]:CLK,5727
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[2]:D,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[2]:EN,7455
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[2]:Q,5727
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,2367
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,2367
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
test_obuf[7]/U0/U_IOOUTFF:A,
test_obuf[7]/U0/U_IOOUTFF:Y,
SpiMasterPorts_4/DataToMosi_i[13]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[13]:CLK,4522
SpiMasterPorts_4/DataToMosi_i[13]:D,7311
SpiMasterPorts_4/DataToMosi_i[13]:EN,4272
SpiMasterPorts_4/DataToMosi_i[13]:Q,4522
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_0/U0/U_IOENFF:A,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_0/U0/U_IOENFF:Y,
SpiMasterPorts_0/DataFromMiso_1[10]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[10]:CLK,6851
SpiMasterPorts_0/DataFromMiso_1[10]:D,6427
SpiMasterPorts_0/DataFromMiso_1[10]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[10]:Q,6851
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[8]:CLK,6766
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[8]:D,6496
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[8]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[8]:Q,6766
SpiMasterPorts_4/Mosi_i_8_iv_1_0:A,6871
SpiMasterPorts_4/Mosi_i_8_iv_1_0:B,5897
SpiMasterPorts_4/Mosi_i_8_iv_1_0:C,4356
SpiMasterPorts_4/Mosi_i_8_iv_1_0:D,4515
SpiMasterPorts_4/Mosi_i_8_iv_1_0:Y,4356
SpiMasterPorts_4/Mosi_i_4_2_i_m2_2_0:A,3081
SpiMasterPorts_4/Mosi_i_4_2_i_m2_2_0:B,3003
SpiMasterPorts_4/Mosi_i_4_2_i_m2_2_0:C,2832
SpiMasterPorts_4/Mosi_i_4_2_i_m2_2_0:D,2652
SpiMasterPorts_4/Mosi_i_4_2_i_m2_2_0:Y,2652
test_obuf[6]/U0/U_IOENFF:A,
test_obuf[6]/U0/U_IOENFF:Y,
SpiMasterPorts_2/DataFromMiso_7_21_0_a2:A,7594
SpiMasterPorts_2/DataFromMiso_7_21_0_a2:B,7502
SpiMasterPorts_2/DataFromMiso_7_21_0_a2:C,7415
SpiMasterPorts_2/DataFromMiso_7_21_0_a2:D,3275
SpiMasterPorts_2/DataFromMiso_7_21_0_a2:Y,3275
SpiMasterPorts_7/DataFromMiso_1[15]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[15]:CLK,6594
SpiMasterPorts_7/DataFromMiso_1[15]:D,5633
SpiMasterPorts_7/DataFromMiso_1[15]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[15]:Q,6594
SpiMasterPorts_4/ClkDiv_cry[6]:B,7575
SpiMasterPorts_4/ClkDiv_cry[6]:C,5110
SpiMasterPorts_4/ClkDiv_cry[6]:FCI,5047
SpiMasterPorts_4/ClkDiv_cry[6]:FCO,5047
SpiMasterPorts_4/ClkDiv_cry[6]:S,5079
SpiMasterPorts_0/DataFromMiso_1[18]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[18]:CLK,6770
SpiMasterPorts_0/DataFromMiso_1[18]:D,6478
SpiMasterPorts_0/DataFromMiso_1[18]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[18]:Q,6770
nCsD_obuf/U0/U_IOOUTFF:A,
nCsD_obuf/U0/U_IOOUTFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_o2:A,5559
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_o2:B,6579
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_o2:Y,5559
SpiMasterPorts_3/DataFromMiso_7_16_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_16_0_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_16_0_a2:C,4140
SpiMasterPorts_3/DataFromMiso_7_16_0_a2:D,6468
SpiMasterPorts_3/DataFromMiso_7_16_0_a2:Y,4140
SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1:A,5583
SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1:B,6588
SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1:C,4261
SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1:D,5406
SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1:Y,4261
SpiMasterPorts_5/AmbaDataLatched:ALn,5390
SpiMasterPorts_5/AmbaDataLatched:CLK,6538
SpiMasterPorts_5/AmbaDataLatched:EN,4183
SpiMasterPorts_5/AmbaDataLatched:Q,6538
SpiMasterPorts_4/ClkDiv_cry[0]:B,7479
SpiMasterPorts_4/ClkDiv_cry[0]:C,5047
SpiMasterPorts_4/ClkDiv_cry[0]:FCI,5074
SpiMasterPorts_4/ClkDiv_cry[0]:FCO,5047
SpiMasterPorts_4/ClkDiv_cry[0]:S,5126
SpiMasterPorts_3/DataToMosi_i[8]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[8]:CLK,3877
SpiMasterPorts_3/DataToMosi_i[8]:D,7360
SpiMasterPorts_3/DataToMosi_i[8]:EN,4183
SpiMasterPorts_3/DataToMosi_i[8]:Q,3877
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[19]:A,3338
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[19]:B,2515
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[19]:C,3455
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[19]:D,3314
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[19]:Y,2515
SpiMasterPorts_4/DataFromMiso_1[22]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[22]:CLK,6637
SpiMasterPorts_4/DataFromMiso_1[22]:D,6500
SpiMasterPorts_4/DataFromMiso_1[22]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[22]:Q,6637
SpiMasterPorts_2/DataFromMiso_7_6_0_a2:A,7586
SpiMasterPorts_2/DataFromMiso_7_6_0_a2:B,7502
SpiMasterPorts_2/DataFromMiso_7_6_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_6_0_a2:Y,3380
SpiMasterPorts_0/un1_rst_set_RNII21M:A,5933
SpiMasterPorts_0/un1_rst_set_RNII21M:B,
SpiMasterPorts_0/un1_rst_set_RNII21M:C,5810
SpiMasterPorts_0/un1_rst_set_RNII21M:Y,5810
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:A,2609
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:B,2519
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:C,5776
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:D,5673
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:Y,2519
SpiMasterPorts_2/DataToMosi_i[20]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[20]:CLK,3818
SpiMasterPorts_2/DataToMosi_i[20]:D,7433
SpiMasterPorts_2/DataToMosi_i[20]:EN,3349
SpiMasterPorts_2/DataToMosi_i[20]:Q,3818
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
SpiMasterPorts_5/DataFromMiso_1_ldmx[4]:A,6484
SpiMasterPorts_5/DataFromMiso_1_ldmx[4]:B,5668
SpiMasterPorts_5/DataFromMiso_1_ldmx[4]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[4]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[4]:Y,5668
SpiMasterPorts_6/DataToMosi_i[9]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[9]:CLK,4645
SpiMasterPorts_6/DataToMosi_i[9]:D,7379
SpiMasterPorts_6/DataToMosi_i[9]:EN,4108
SpiMasterPorts_6/DataToMosi_i[9]:Q,4645
SpiMasterPorts_2/DataFromMiso_7_12_0_a2:A,7542
SpiMasterPorts_2/DataFromMiso_7_12_0_a2:B,7498
SpiMasterPorts_2/DataFromMiso_7_12_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_12_0_a2:Y,3380
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[8]:A,6732
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[8]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[8]:C,6610
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[8]:D,6496
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[8]:Y,6496
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_2/U0/U_IOOUTFF:A,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_2/U0/U_IOOUTFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[6]:CLK,5019
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[6]:D,5008
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[6]:Q,5019
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_3:A,4571
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_3:B,4483
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_3:C,6543
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_3:FCI,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_3:Y,4483
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[1]:A,7795
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[1]:B,7643
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[1]:C,6454
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[1]:D,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[1]:Y,4311
SpiMasterPorts_7/ClkDiv[5]:ALn,5390
SpiMasterPorts_7/ClkDiv[5]:CLK,4527
SpiMasterPorts_7/ClkDiv[5]:D,5108
SpiMasterPorts_7/ClkDiv[5]:EN,8504
SpiMasterPorts_7/ClkDiv[5]:Q,4527
SpiMasterPorts_2/SpiBitPos_1_sqmuxa_0:A,4623
SpiMasterPorts_2/SpiBitPos_1_sqmuxa_0:B,4660
SpiMasterPorts_2/SpiBitPos_1_sqmuxa_0:C,4527
SpiMasterPorts_2/SpiBitPos_1_sqmuxa_0:D,3248
SpiMasterPorts_2/SpiBitPos_1_sqmuxa_0:Y,3248
MisoD_ibuf/U0/U_IOINFF:A,
MisoD_ibuf/U0/U_IOINFF:Y,
SpiMasterPorts_6/DataFromMiso_1[7]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[7]:CLK,5757
SpiMasterPorts_6/DataFromMiso_1[7]:D,
SpiMasterPorts_6/DataFromMiso_1[7]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[7]:Q,5757
SpiMasterPorts_3/DataFromMiso_1[9]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[9]:CLK,6630
SpiMasterPorts_3/DataFromMiso_1[9]:D,
SpiMasterPorts_3/DataFromMiso_1[9]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[9]:Q,6630
SpiMasterPorts_0/DataFromMiso_1[17]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[17]:CLK,6769
SpiMasterPorts_0/DataFromMiso_1[17]:D,6461
SpiMasterPorts_0/DataFromMiso_1[17]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[17]:Q,6769
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[10]:A,6804
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[10]:B,6726
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[10]:C,2567
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[10]:D,2464
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[10]:Y,2464
SpiMasterPorts_4/DataToMosi_i[19]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[19]:CLK,3081
SpiMasterPorts_4/DataToMosi_i[19]:D,7336
SpiMasterPorts_4/DataToMosi_i[19]:EN,4272
SpiMasterPorts_4/DataToMosi_i[19]:Q,3081
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[1]:A,7735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[1]:B,4485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[1]:C,7591
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[1]:D,7544
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[1]:Y,4485
SpiMasterPorts_7/un7_ambadatalatched:A,7640
SpiMasterPorts_7/un7_ambadatalatched:B,7628
SpiMasterPorts_7/un7_ambadatalatched:Y,7628
OR4_1/U0:A,5504
OR4_1/U0:B,6480
OR4_1/U0:C,6402
OR4_1/U0:D,6342
OR4_1/U0:Y,5504
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
SpiMasterPorts_4/SpiBitPos[2]:ALn,5390
SpiMasterPorts_4/SpiBitPos[2]:CLK,2549
SpiMasterPorts_4/SpiBitPos[2]:D,3213
SpiMasterPorts_4/SpiBitPos[2]:Q,2549
IO_TXBuf_0/IO_TXBuf_0/U0_0/U0/U_IOOUTFF:A,
IO_TXBuf_0/IO_TXBuf_0/U0_0/U0/U_IOOUTFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[6]:CLK,6756
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[6]:D,8654
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[6]:EN,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[6]:Q,6756
SpiMasterPorts_4/un1_ambadatalatched:A,5170
SpiMasterPorts_4/un1_ambadatalatched:B,3394
SpiMasterPorts_4/un1_ambadatalatched:C,6538
SpiMasterPorts_4/un1_ambadatalatched:D,5207
SpiMasterPorts_4/un1_ambadatalatched:Y,3394
SpiMasterPorts_0/un1_rst:A,
SpiMasterPorts_0/un1_rst:B,6112
SpiMasterPorts_0/un1_rst:Y,6112
SpiMasterPorts_7/DataFromMiso_1_ldmx[14]:A,6536
SpiMasterPorts_7/DataFromMiso_1_ldmx[14]:B,5646
SpiMasterPorts_7/DataFromMiso_1_ldmx[14]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[14]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[14]:Y,5646
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_0:A,2754
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_0:B,3700
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_0:C,3926
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_0:D,3695
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_0:FCI,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_0:FCO,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_0:Y,2754
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_0/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_0/U0/U_IOPAD:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_tz:A,4777
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_tz:B,4733
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_tz:C,3481
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_tz:D,3402
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_tz:Y,3402
SpiMasterPorts_3/un1_rst_2_rs_RNIR6MS:A,5678
SpiMasterPorts_3/un1_rst_2_rs_RNIR6MS:B,
SpiMasterPorts_3/un1_rst_2_rs_RNIR6MS:C,5555
SpiMasterPorts_3/un1_rst_2_rs_RNIR6MS:Y,5555
SpiMasterPorts_0/DataFromMiso_1[5]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[5]:CLK,6703
SpiMasterPorts_0/DataFromMiso_1[5]:D,6447
SpiMasterPorts_0/DataFromMiso_1[5]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[5]:Q,6703
SpiMasterPorts_4/DataFromMiso_1[19]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[19]:CLK,6725
SpiMasterPorts_4/DataFromMiso_1[19]:D,6435
SpiMasterPorts_4/DataFromMiso_1[19]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[19]:Q,6725
SpiMasterPorts_3/un6_ncslatchedlto8_2:A,3837
SpiMasterPorts_3/un6_ncslatchedlto8_2:B,3788
SpiMasterPorts_3/un6_ncslatchedlto8_2:C,3713
SpiMasterPorts_3/un6_ncslatchedlto8_2:Y,3713
SpiMasterPorts_7/ClkDiv[0]:ALn,5390
SpiMasterPorts_7/ClkDiv[0]:CLK,3302
SpiMasterPorts_7/ClkDiv[0]:D,5139
SpiMasterPorts_7/ClkDiv[0]:EN,8504
SpiMasterPorts_7/ClkDiv[0]:Q,3302
SpiMasterPorts_6/Mosi_i_8_iv_1_0:A,6871
SpiMasterPorts_6/Mosi_i_8_iv_1_0:B,5897
SpiMasterPorts_6/Mosi_i_8_iv_1_0:C,4447
SpiMasterPorts_6/Mosi_i_8_iv_1_0:D,4575
SpiMasterPorts_6/Mosi_i_8_iv_1_0:Y,4447
SpiMasterPorts_5/DataFromMiso_1[22]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[22]:CLK,6765
SpiMasterPorts_5/DataFromMiso_1[22]:D,5655
SpiMasterPorts_5/DataFromMiso_1[22]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[22]:Q,6765
SpiMasterPorts_7/SpiBitPos_RNICR7I1[1]:A,6672
SpiMasterPorts_7/SpiBitPos_RNICR7I1[1]:B,5633
SpiMasterPorts_7/SpiBitPos_RNICR7I1[1]:C,6561
SpiMasterPorts_7/SpiBitPos_RNICR7I1[1]:Y,5633
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[3]:A,7795
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[3]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[3]:C,4334
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[3]:D,6356
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[3]:Y,4334
SpiMasterPorts_6/DataToMosi_i[3]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[3]:CLK,3003
SpiMasterPorts_6/DataToMosi_i[3]:D,7576
SpiMasterPorts_6/DataToMosi_i[3]:EN,4108
SpiMasterPorts_6/DataToMosi_i[3]:Q,3003
MisoB_ibuf/U0/U_IOINFF:A,
MisoB_ibuf/U0/U_IOINFF:Y,
SpiMasterPorts_7/DataFromMiso_7_9_0_a2:A,3504
SpiMasterPorts_7/DataFromMiso_7_9_0_a2:B,5619
SpiMasterPorts_7/DataFromMiso_7_9_0_a2:Y,3504
SpiMasterPorts_2/DataFromMiso_1[8]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[8]:CLK,6801
SpiMasterPorts_2/DataFromMiso_1[8]:D,
SpiMasterPorts_2/DataFromMiso_1[8]:EN,3387
SpiMasterPorts_2/DataFromMiso_1[8]:Q,6801
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,2190
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,2190
nCsD_obuf/U0/U_IOPAD:D,
nCsD_obuf/U0/U_IOPAD:E,
nCsD_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_3/un16_ncslatchedlto4_i_a2:A,4847
SpiMasterPorts_3/un16_ncslatchedlto4_i_a2:B,4641
SpiMasterPorts_3/un16_ncslatchedlto4_i_a2:C,4521
SpiMasterPorts_3/un16_ncslatchedlto4_i_a2:D,3640
SpiMasterPorts_3/un16_ncslatchedlto4_i_a2:Y,3640
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll1:CLK,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll1:D,4483
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll1:EN,6583
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll1:Q,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_2:A,4571
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_2:B,5726
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_2:C,5743
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_2:D,5510
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_2:FCI,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_2:FCO,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_2:Y,4571
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
SpiMasterPorts_7/DataFromMiso_1_ldmx[19]:A,6537
SpiMasterPorts_7/DataFromMiso_1_ldmx[19]:B,5581
SpiMasterPorts_7/DataFromMiso_1_ldmx[19]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[19]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[19]:Y,5581
SpiMasterPorts_7/DataFromMiso_7_17_0_o2:A,6588
SpiMasterPorts_7/DataFromMiso_7_17_0_o2:B,6516
SpiMasterPorts_7/DataFromMiso_7_17_0_o2:Y,6516
SpiMasterPorts_6/DataToMosi_i[5]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[5]:CLK,3567
SpiMasterPorts_6/DataToMosi_i[5]:D,7417
SpiMasterPorts_6/DataToMosi_i[5]:EN,4108
SpiMasterPorts_6/DataToMosi_i[5]:Q,3567
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
SpiMasterPorts_7/DataFromMiso_1_en_0[6]:A,6770
SpiMasterPorts_7/DataFromMiso_1_en_0[6]:B,6734
SpiMasterPorts_7/DataFromMiso_1_en_0[6]:C,6628
SpiMasterPorts_7/DataFromMiso_1_en_0[6]:D,6537
SpiMasterPorts_7/DataFromMiso_1_en_0[6]:Y,6537
SpiMasterPorts_2/SpiBitPos_1_sqmuxa:A,5693
SpiMasterPorts_2/SpiBitPos_1_sqmuxa:B,3397
SpiMasterPorts_2/SpiBitPos_1_sqmuxa:C,3248
SpiMasterPorts_2/SpiBitPos_1_sqmuxa:Y,3248
SpiMasterPorts_1/_decfrac23_0_a2_0:A,4617
SpiMasterPorts_1/_decfrac23_0_a2_0:B,4572
SpiMasterPorts_1/_decfrac23_0_a2_0:Y,4572
SpiMasterPorts_0/un16_ncslatchedlto4_i_o2:A,3531
SpiMasterPorts_0/un16_ncslatchedlto4_i_o2:B,3459
SpiMasterPorts_0/un16_ncslatchedlto4_i_o2:Y,3459
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[17]:A,6592
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[17]:B,6520
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[17]:C,3195
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[17]:D,3181
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[17]:Y,3181
SpiMasterPorts_3/ClkDiv_cry[6]:B,7575
SpiMasterPorts_3/ClkDiv_cry[6]:C,5207
SpiMasterPorts_3/ClkDiv_cry[6]:FCI,5144
SpiMasterPorts_3/ClkDiv_cry[6]:FCO,5144
SpiMasterPorts_3/ClkDiv_cry[6]:S,5176
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_0[4]:A,6514
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_0[4]:B,6476
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_0[4]:Y,6476
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
SpiMasterPorts_5/Mosi_i_8_iv:A,5392
SpiMasterPorts_5/Mosi_i_8_iv:B,2432
SpiMasterPorts_5/Mosi_i_8_iv:C,4264
SpiMasterPorts_5/Mosi_i_8_iv:D,4393
SpiMasterPorts_5/Mosi_i_8_iv:Y,2432
SpiMasterPorts_5/ClkDiv[3]:ALn,5390
SpiMasterPorts_5/ClkDiv[3]:CLK,3374
SpiMasterPorts_5/ClkDiv[3]:D,5142
SpiMasterPorts_5/ClkDiv[3]:EN,8432
SpiMasterPorts_5/ClkDiv[3]:Q,3374
SpiMasterPorts_1/DataFromMiso_7_19_0_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_19_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_19_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_19_0_a2:D,6503
SpiMasterPorts_1/DataFromMiso_7_19_0_a2:Y,4100
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_3:A,2886
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_3:B,2798
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_3:C,4746
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_3:FCI,
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_3:Y,2798
SpiMasterPorts_4/DataFromMiso_1[8]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[8]:CLK,6671
SpiMasterPorts_4/DataFromMiso_1[8]:D,5622
SpiMasterPorts_4/DataFromMiso_1[8]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[8]:Q,6671
SpiMasterPorts_3/ClkDiv_cry[0]:B,7479
SpiMasterPorts_3/ClkDiv_cry[0]:C,5144
SpiMasterPorts_3/ClkDiv_cry[0]:FCI,5171
SpiMasterPorts_3/ClkDiv_cry[0]:FCO,5144
SpiMasterPorts_3/ClkDiv_cry[0]:S,5223
SpiMasterPorts_2/Mosi_i_8_iv_1_0:A,6822
SpiMasterPorts_2/Mosi_i_8_iv_1_0:B,5848
SpiMasterPorts_2/Mosi_i_8_iv_1_0:C,4417
SpiMasterPorts_2/Mosi_i_8_iv_1_0:D,4450
SpiMasterPorts_2/Mosi_i_8_iv_1_0:Y,4417
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[7]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[7]:D,7346
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[7]:EN,4210
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[7]:Q,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[6]:A,6533
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[6]:B,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[6]:C,7666
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[6]:D,6360
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[6]:Y,5419
SpiMasterPorts_3/DataToMosi_i[10]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[10]:CLK,4600
SpiMasterPorts_3/DataToMosi_i[10]:D,7427
SpiMasterPorts_3/DataToMosi_i[10]:EN,4183
SpiMasterPorts_3/DataToMosi_i[10]:Q,4600
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_1_sqmuxa:A,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_1_sqmuxa:B,6768
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_1_sqmuxa:Y,6768
SpiMasterPorts_1/DataFromMiso_7_9_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_9_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_9_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_9_0_a2:D,6481
SpiMasterPorts_1/DataFromMiso_7_9_0_a2:Y,4100
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:A,3221
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:B,2335
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:C,3280
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:D,3045
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:Y,2335
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_3/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_3/U0/U_IOINFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_0_wmux:A,3080
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_0_wmux:B,2800
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_0_wmux:C,3017
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_0_wmux:D,2754
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_0_wmux:FCO,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_0_wmux:Y,2754
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[0]:A,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[0]:B,5484
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[0]:C,5396
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[0]:Y,4311
SpiMasterPorts_5/Sck_i_RNIN01B1:A,6805
SpiMasterPorts_5/Sck_i_RNIN01B1:B,6781
SpiMasterPorts_5/Sck_i_RNIN01B1:C,6655
SpiMasterPorts_5/Sck_i_RNIN01B1:D,6504
SpiMasterPorts_5/Sck_i_RNIN01B1:Y,6504
SpiMasterPorts_6/DataToMosi_i[22]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[22]:CLK,3818
SpiMasterPorts_6/DataToMosi_i[22]:D,7374
SpiMasterPorts_6/DataToMosi_i[22]:EN,4108
SpiMasterPorts_6/DataToMosi_i[22]:Q,3818
SpiMasterPorts_1/DacNum_i[0]:CLK,7720
SpiMasterPorts_1/DacNum_i[0]:D,7355
SpiMasterPorts_1/DacNum_i[0]:EN,2471
SpiMasterPorts_1/DacNum_i[0]:Q,7720
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
SpiMasterPorts_7/DataFromMiso_1_en_0[20]:A,6757
SpiMasterPorts_7/DataFromMiso_1_en_0[20]:B,6692
SpiMasterPorts_7/DataFromMiso_1_en_0[20]:C,6628
SpiMasterPorts_7/DataFromMiso_1_en_0[20]:D,6537
SpiMasterPorts_7/DataFromMiso_1_en_0[20]:Y,6537
SpiMasterPorts_2/un1_rst_2:A,
SpiMasterPorts_2/un1_rst_2:B,6135
SpiMasterPorts_2/un1_rst_2:Y,6135
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i_1:A,6507
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i_1:B,5424
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i_1:C,5278
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i_1:D,5238
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i_1:Y,5238
SpiMasterPorts_2/un1_rst_1_set:ALn,6112
SpiMasterPorts_2/un1_rst_1_set:CLK,5933
SpiMasterPorts_2/un1_rst_1_set:EN,8471
SpiMasterPorts_2/un1_rst_1_set:Q,5933
SpiMasterPorts_3/Mosi_i_8_iv_RNO:A,6721
SpiMasterPorts_3/Mosi_i_8_iv_RNO:B,2754
SpiMasterPorts_3/Mosi_i_8_iv_RNO:C,2388
SpiMasterPorts_3/Mosi_i_8_iv_RNO:Y,2388
SpiMasterPorts_0/SpiBitPos_1_sqmuxa:A,4636
SpiMasterPorts_0/SpiBitPos_1_sqmuxa:B,3089
SpiMasterPorts_0/SpiBitPos_1_sqmuxa:C,6484
SpiMasterPorts_0/SpiBitPos_1_sqmuxa:Y,3089
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[2]:A,6921
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[2]:B,6849
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[2]:C,3524
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[2]:D,3510
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[2]:Y,3510
SpiMasterPorts_2/DataToMosi_i[9]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[9]:CLK,4723
SpiMasterPorts_2/DataToMosi_i[9]:D,7379
SpiMasterPorts_2/DataToMosi_i[9]:EN,3349
SpiMasterPorts_2/DataToMosi_i[9]:Q,4723
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[17]:A,3406
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[17]:B,3327
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[17]:C,6554
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[17]:D,6451
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[17]:Y,3327
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
SpiMasterPorts_5/ClkDiv[8]:ALn,5390
SpiMasterPorts_5/ClkDiv[8]:CLK,3442
SpiMasterPorts_5/ClkDiv[8]:D,5079
SpiMasterPorts_5/ClkDiv[8]:EN,8432
SpiMasterPorts_5/ClkDiv[8]:Q,3442
SpiMasterPorts_4/DataFromMiso_1_ldmx[14]:A,6524
SpiMasterPorts_4/DataFromMiso_1_ldmx[14]:B,5616
SpiMasterPorts_4/DataFromMiso_1_ldmx[14]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[14]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[14]:Y,5616
SpiMasterPorts_6/DataToMosi_i[1]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[1]:CLK,2695
SpiMasterPorts_6/DataToMosi_i[1]:D,7523
SpiMasterPorts_6/DataToMosi_i[1]:EN,4108
SpiMasterPorts_6/DataToMosi_i[1]:Q,2695
SpiMasterPorts_5/Mosi_i_4_23_2_0_1:A,4739
SpiMasterPorts_5/Mosi_i_4_23_2_0_1:B,3562
SpiMasterPorts_5/Mosi_i_4_23_2_0_1:C,4752
SpiMasterPorts_5/Mosi_i_4_23_2_0_1:D,4644
SpiMasterPorts_5/Mosi_i_4_23_2_0_1:Y,3562
SpiMasterPorts_3/Mosi_i_4_23_2_0_1:A,4610
SpiMasterPorts_3/Mosi_i_4_23_2_0_1:B,3433
SpiMasterPorts_3/Mosi_i_4_23_2_0_1:C,4708
SpiMasterPorts_3/Mosi_i_4_23_2_0_1:D,4600
SpiMasterPorts_3/Mosi_i_4_23_2_0_1:Y,3433
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[5]:A,2611
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[5]:B,2525
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[5]:C,5759
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[5]:D,5650
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[5]:Y,2525
SpiMasterPorts_2/Sck_i_0_0_o2_0:A,4447
SpiMasterPorts_2/Sck_i_0_0_o2_0:B,6537
SpiMasterPorts_2/Sck_i_0_0_o2_0:C,6570
SpiMasterPorts_2/Sck_i_0_0_o2_0:Y,4447
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_tz:A,4793
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_tz:B,4749
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_tz:C,3526
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_tz:D,3418
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_tz:Y,3418
SpiMasterPorts_3/DataFromMiso_1[15]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[15]:CLK,6624
SpiMasterPorts_3/DataFromMiso_1[15]:D,
SpiMasterPorts_3/DataFromMiso_1[15]:EN,4140
SpiMasterPorts_3/DataFromMiso_1[15]:Q,6624
SpiMasterPorts_3/nCsce[0]:A,7720
SpiMasterPorts_3/nCsce[0]:B,6665
SpiMasterPorts_3/nCsce[0]:C,7593
SpiMasterPorts_3/nCsce[0]:Y,6665
SpiMasterPorts_3/DataFromMiso_7_11_0_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_11_0_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_11_0_a2:C,4140
SpiMasterPorts_3/DataFromMiso_7_11_0_a2:D,6449
SpiMasterPorts_3/DataFromMiso_7_11_0_a2:Y,4140
SpiMasterPorts_0/DataFromMiso_1[6]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[6]:CLK,6682
SpiMasterPorts_0/DataFromMiso_1[6]:D,6447
SpiMasterPorts_0/DataFromMiso_1[6]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[6]:Q,6682
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[3]:A,7722
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[3]:B,7680
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[3]:C,5509
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[3]:D,6318
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[3]:Y,5509
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_wmux_0:A,2517
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_wmux_0:B,3519
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_wmux_0:C,3652
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_wmux_0:D,3389
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_wmux_0:FCI,
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_wmux_0:Y,2517
SpiMasterPorts_1/DataToMosi_i[15]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[15]:CLK,3831
SpiMasterPorts_1/DataToMosi_i[15]:D,7400
SpiMasterPorts_1/DataToMosi_i[15]:EN,3349
SpiMasterPorts_1/DataToMosi_i[15]:Q,3831
SpiMasterPorts_5/DataToMosi_i[13]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[13]:CLK,4522
SpiMasterPorts_5/DataToMosi_i[13]:D,7311
SpiMasterPorts_5/DataToMosi_i[13]:EN,4183
SpiMasterPorts_5/DataToMosi_i[13]:Q,4522
test_obuf[3]/U0/U_IOPAD:D,
test_obuf[3]/U0/U_IOPAD:E,
test_obuf[3]/U0/U_IOPAD:PAD,
SpiMasterPorts_7/SpiBitPos[3]:ALn,5390
SpiMasterPorts_7/SpiBitPos[3]:CLK,4656
SpiMasterPorts_7/SpiBitPos[3]:D,7616
SpiMasterPorts_7/SpiBitPos[3]:EN,4396
SpiMasterPorts_7/SpiBitPos[3]:Q,4656
SpiMasterPorts_2/DataToMosi_i[18]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[18]:CLK,2971
SpiMasterPorts_2/DataToMosi_i[18]:D,7435
SpiMasterPorts_2/DataToMosi_i[18]:EN,3349
SpiMasterPorts_2/DataToMosi_i[18]:Q,2971
SpiMasterPorts_1/DataFromMiso_1[5]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[5]:CLK,6709
SpiMasterPorts_1/DataFromMiso_1[5]:D,
SpiMasterPorts_1/DataFromMiso_1[5]:EN,4021
SpiMasterPorts_1/DataFromMiso_1[5]:Q,6709
SpiMasterPorts_7/DataFromMiso_1[18]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[18]:CLK,6446
SpiMasterPorts_7/DataFromMiso_1[18]:D,5595
SpiMasterPorts_7/DataFromMiso_1[18]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[18]:Q,6446
SpiMasterPorts_4/Mosi_i_4_8_1_0:A,3996
SpiMasterPorts_4/Mosi_i_4_8_1_0:B,3931
SpiMasterPorts_4/Mosi_i_4_8_1_0:C,3655
SpiMasterPorts_4/Mosi_i_4_8_1_0:D,3626
SpiMasterPorts_4/Mosi_i_4_8_1_0:Y,3626
SpiMasterPorts_2/DataFromMiso_1[0]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[0]:CLK,6613
SpiMasterPorts_2/DataFromMiso_1[0]:D,
SpiMasterPorts_2/DataFromMiso_1[0]:EN,3387
SpiMasterPorts_2/DataFromMiso_1[0]:Q,6613
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,2386
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,2386
test_obuf[5]/U0/U_IOOUTFF:A,
test_obuf[5]/U0/U_IOOUTFF:Y,
SpiMasterPorts_5/DataFromMiso_7_10_0_a2:A,7541
SpiMasterPorts_5/DataFromMiso_7_10_0_a2:B,7502
SpiMasterPorts_5/DataFromMiso_7_10_0_a2:C,4162
SpiMasterPorts_5/DataFromMiso_7_10_0_a2:D,6480
SpiMasterPorts_5/DataFromMiso_7_10_0_a2:Y,4162
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[4]:A,3471
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[4]:B,2489
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[4]:C,6685
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[4]:Y,2489
SpiMasterPorts_4/DataToMosi_i[4]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[4]:CLK,3970
SpiMasterPorts_4/DataToMosi_i[4]:D,7408
SpiMasterPorts_4/DataToMosi_i[4]:EN,4272
SpiMasterPorts_4/DataToMosi_i[4]:Q,3970
SpiMasterPorts_0/DataToMosi_i[18]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[18]:CLK,2842
SpiMasterPorts_0/DataToMosi_i[18]:D,7435
SpiMasterPorts_0/DataToMosi_i[18]:EN,4120
SpiMasterPorts_0/DataToMosi_i[18]:Q,2842
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_3[1]:A,5793
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_3[1]:B,5682
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_3[1]:C,5623
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_3[1]:D,4485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_3[1]:Y,4485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0:A,5611
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0:B,5265
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0:C,5498
CoreUARTapb_C0_0/CoreUARTapb_C0_0/un1_CUARTl1OI23_0_0:Y,5265
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[2]:A,7781
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[2]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[2]:C,4405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[2]:D,6356
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[2]:Y,4405
SpiMasterPorts_4/Mosi_i_8_iv:A,4356
SpiMasterPorts_4/Mosi_i_8_iv:B,2432
SpiMasterPorts_4/Mosi_i_8_iv:C,5236
SpiMasterPorts_4/Mosi_i_8_iv:D,5271
SpiMasterPorts_4/Mosi_i_8_iv:Y,2432
SpiMasterPorts_4/DataFromMiso_1_ldmx[19]:A,6537
SpiMasterPorts_4/DataFromMiso_1_ldmx[19]:B,6435
SpiMasterPorts_4/DataFromMiso_1_ldmx[19]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[19]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[19]:Y,6435
SpiMasterPorts_1/DataToMosi_i[4]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[4]:CLK,3926
SpiMasterPorts_1/DataToMosi_i[4]:D,7408
SpiMasterPorts_1/DataToMosi_i[4]:EN,3349
SpiMasterPorts_1/DataToMosi_i[4]:Q,3926
SpiMasterPorts_0/DataFromMiso_1_ldmx[11]:A,6537
SpiMasterPorts_0/DataFromMiso_1_ldmx[11]:B,6454
SpiMasterPorts_0/DataFromMiso_1_ldmx[11]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[11]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[11]:Y,6454
SpiMasterPorts_5/Mosi_i_4_2_i_m2:A,2672
SpiMasterPorts_5/Mosi_i_4_2_i_m2:B,3875
SpiMasterPorts_5/Mosi_i_4_2_i_m2:C,3663
SpiMasterPorts_5/Mosi_i_4_2_i_m2:Y,2672
nCsE_obuf/U0/U_IOPAD:D,
nCsE_obuf/U0/U_IOPAD:E,
nCsE_obuf/U0/U_IOPAD:PAD,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY:CLK,5403
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY:D,8640
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY:EN,7634
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY:Q,5403
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_0:A,2798
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_0:B,3764
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_0:C,3970
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_0:D,3740
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_0:FCI,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_0:FCO,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_0:Y,2798
MosiD_obuf/U0/U_IOPAD:D,
MosiD_obuf/U0/U_IOPAD:E,
MosiD_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_7/DataFromMiso_7_11_0_a2:A,7599
SpiMasterPorts_7/DataFromMiso_7_11_0_a2:B,7550
SpiMasterPorts_7/DataFromMiso_7_11_0_a2:C,6550
SpiMasterPorts_7/DataFromMiso_7_11_0_a2:D,3302
SpiMasterPorts_7/DataFromMiso_7_11_0_a2:Y,3302
SpiMasterPorts_2/un6_ncslatchedlto3:A,3493
SpiMasterPorts_2/un6_ncslatchedlto3:B,3444
SpiMasterPorts_2/un6_ncslatchedlto3:C,3369
SpiMasterPorts_2/un6_ncslatchedlto3:D,3275
SpiMasterPorts_2/un6_ncslatchedlto3:Y,3275
SpiMasterPorts_0/DataFromMiso_1[4]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[4]:CLK,6685
SpiMasterPorts_0/DataFromMiso_1[4]:D,6454
SpiMasterPorts_0/DataFromMiso_1[4]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[4]:Q,6685
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[4]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[4]:D,7408
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[4]:EN,4210
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[4]:Q,8660
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
SpiMasterPorts_3/DataFromMiso_1[2]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[2]:CLK,6849
SpiMasterPorts_3/DataFromMiso_1[2]:D,
SpiMasterPorts_3/DataFromMiso_1[2]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[2]:Q,6849
SpiMasterPorts_0/Sck_i_RNIJK0G1_0:A,6792
SpiMasterPorts_0/Sck_i_RNIJK0G1_0:B,6761
SpiMasterPorts_0/Sck_i_RNIJK0G1_0:C,6593
SpiMasterPorts_0/Sck_i_RNIJK0G1_0:D,6478
SpiMasterPorts_0/Sck_i_RNIJK0G1_0:Y,6478
SpiMasterPorts_6/Mosi_i_4_2_i_m2:A,2601
SpiMasterPorts_6/Mosi_i_4_2_i_m2:B,3875
SpiMasterPorts_6/Mosi_i_4_2_i_m2:C,3592
SpiMasterPorts_6/Mosi_i_4_2_i_m2:Y,2601
SpiMasterPorts_5/ClkDiv_cry[6]:B,7575
SpiMasterPorts_5/ClkDiv_cry[6]:C,5142
SpiMasterPorts_5/ClkDiv_cry[6]:FCI,5079
SpiMasterPorts_5/ClkDiv_cry[6]:FCO,5079
SpiMasterPorts_5/ClkDiv_cry[6]:S,5111
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
SpiMasterPorts_4/DataFromMiso_1[0]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[0]:CLK,6893
SpiMasterPorts_4/DataFromMiso_1[0]:D,
SpiMasterPorts_4/DataFromMiso_1[0]:EN,4172
SpiMasterPorts_4/DataFromMiso_1[0]:Q,6893
SpiMasterPorts_2/ClkDiv[5]:ALn,5390
SpiMasterPorts_2/ClkDiv[5]:CLK,4500
SpiMasterPorts_2/ClkDiv[5]:D,5205
SpiMasterPorts_2/ClkDiv[5]:EN,8471
SpiMasterPorts_2/ClkDiv[5]:Q,4500
SpiMasterPorts_5/un1_rst_2:A,
SpiMasterPorts_5/un1_rst_2:B,6135
SpiMasterPorts_5/un1_rst_2:Y,6135
SpiMasterPorts_3/Sck_i_0_0_o2_0:A,4434
SpiMasterPorts_3/Sck_i_0_0_o2_0:B,6551
SpiMasterPorts_3/Sck_i_0_0_o2_0:C,6550
SpiMasterPorts_3/Sck_i_0_0_o2_0:Y,4434
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
SpiMasterPorts_5/ClkDiv_cry[0]:B,7479
SpiMasterPorts_5/ClkDiv_cry[0]:C,5079
SpiMasterPorts_5/ClkDiv_cry[0]:FCI,5106
SpiMasterPorts_5/ClkDiv_cry[0]:FCO,5079
SpiMasterPorts_5/ClkDiv_cry[0]:S,5158
SpiMasterPorts_4/_decfrac23_0_a2:A,5672
SpiMasterPorts_4/_decfrac23_0_a2:B,5564
SpiMasterPorts_4/_decfrac23_0_a2:C,5437
SpiMasterPorts_4/_decfrac23_0_a2:D,4515
SpiMasterPorts_4/_decfrac23_0_a2:Y,4515
SpiMasterPorts_2/DataToMosi_i[3]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[3]:CLK,3088
SpiMasterPorts_2/DataToMosi_i[3]:D,7576
SpiMasterPorts_2/DataToMosi_i[3]:EN,3349
SpiMasterPorts_2/DataToMosi_i[3]:Q,3088
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[3]:CLK,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[3]:D,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[3]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[3]:Q,7710
SpiMasterPorts_0/DataFromMiso_1_ldmx[9]:A,6531
SpiMasterPorts_0/DataFromMiso_1_ldmx[9]:B,6427
SpiMasterPorts_0/DataFromMiso_1_ldmx[9]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[9]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[9]:Y,6427
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_0_sqmuxa:A,6803
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_0_sqmuxa:B,6732
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_0_sqmuxa:Y,6732
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_0_sqmuxa:A,7617
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_0_sqmuxa:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_0_sqmuxa:Y,7617
SpiMasterPorts_7/DataFromMiso_1_ldmx[1]:A,6537
SpiMasterPorts_7/DataFromMiso_1_ldmx[1]:B,5595
SpiMasterPorts_7/DataFromMiso_1_ldmx[1]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[1]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[1]:Y,5595
SpiMasterPorts_3/SpiBitPos_7_1.SUM[1]:A,4547
SpiMasterPorts_3/SpiBitPos_7_1.SUM[1]:B,7489
SpiMasterPorts_3/SpiBitPos_7_1.SUM[1]:C,5586
SpiMasterPorts_3/SpiBitPos_7_1.SUM[1]:Y,4547
SpiMasterPorts_0/DataFromMiso_1_ldmx[7]:A,6537
SpiMasterPorts_0/DataFromMiso_1_ldmx[7]:B,6427
SpiMasterPorts_0/DataFromMiso_1_ldmx[7]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[7]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[7]:Y,6427
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00_1_sqmuxa_0_a2:A,6653
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00_1_sqmuxa_0_a2:B,6709
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00_1_sqmuxa_0_a2:Y,6653
SpiMasterPorts_0/SpiBitPos[4]:ALn,5390
SpiMasterPorts_0/SpiBitPos[4]:CLK,2620
SpiMasterPorts_0/SpiBitPos[4]:D,2966
SpiMasterPorts_0/SpiBitPos[4]:Q,2620
SpiMasterPorts_7/SpiBitPos_7_1.N_52_i:A,7642
SpiMasterPorts_7/SpiBitPos_7_1.N_52_i:B,5659
SpiMasterPorts_7/SpiBitPos_7_1.N_52_i:C,3375
SpiMasterPorts_7/SpiBitPos_7_1.N_52_i:Y,3375
SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2:A,5680
SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2:B,5502
SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2:C,3237
SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2:D,5432
SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2:Y,3237
SpiMasterPorts_4/DataToMosi_i[2]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[2]:CLK,3149
SpiMasterPorts_4/DataToMosi_i[2]:D,7454
SpiMasterPorts_4/DataToMosi_i[2]:EN,4272
SpiMasterPorts_4/DataToMosi_i[2]:Q,3149
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[2]:CLK,5655
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[2]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[2]:EN,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[2]:Q,5655
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2:A,5484
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2:B,5332
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2:C,4092
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2:D,3215
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2:Y,3215
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_1_sqmuxa_i:A,7654
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_1_sqmuxa_i:B,7574
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_1_sqmuxa_i:C,3215
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_1_sqmuxa_i:D,6381
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_1_sqmuxa_i:Y,3215
SpiMasterPorts_2/DataToMosi_i[5]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[5]:CLK,3652
SpiMasterPorts_2/DataToMosi_i[5]:D,7417
SpiMasterPorts_2/DataToMosi_i[5]:EN,3349
SpiMasterPorts_2/DataToMosi_i[5]:Q,3652
SpiMasterPorts_1/DataToMosi_i[2]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[2]:CLK,3105
SpiMasterPorts_1/DataToMosi_i[2]:D,7454
SpiMasterPorts_1/DataToMosi_i[2]:EN,3349
SpiMasterPorts_1/DataToMosi_i[2]:Q,3105
SpiMasterPorts_6/SpiBitPos_1_sqmuxa:A,3545
SpiMasterPorts_6/SpiBitPos_1_sqmuxa:B,3647
SpiMasterPorts_6/SpiBitPos_1_sqmuxa:C,5662
SpiMasterPorts_6/SpiBitPos_1_sqmuxa:D,4563
SpiMasterPorts_6/SpiBitPos_1_sqmuxa:Y,3545
SpiMasterPorts_5/un1_rst_2_rs:ALn,
SpiMasterPorts_5/un1_rst_2_rs:CLK,
SpiMasterPorts_5/un1_rst_2_rs:Q,
SpiMasterPorts_3/DataFromMiso_1[22]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[22]:CLK,6565
SpiMasterPorts_3/DataFromMiso_1[22]:D,
SpiMasterPorts_3/DataFromMiso_1[22]:EN,4140
SpiMasterPorts_3/DataFromMiso_1[22]:Q,6565
SpiMasterPorts_0/un1_rst_3:A,7681
SpiMasterPorts_0/un1_rst_3:B,6135
SpiMasterPorts_0/un1_rst_3:Y,6135
test_obuf[8]/U0/U_IOPAD:D,
test_obuf[8]/U0/U_IOPAD:E,
test_obuf[8]/U0/U_IOPAD:PAD,
SpiMasterPorts_2/ClkDiv[0]:ALn,5390
SpiMasterPorts_2/ClkDiv[0]:CLK,3275
SpiMasterPorts_2/ClkDiv[0]:D,5236
SpiMasterPorts_2/ClkDiv[0]:EN,8471
SpiMasterPorts_2/ClkDiv[0]:Q,3275
SpiMasterPorts_7/SpiBitPos[0]:ALn,5390
SpiMasterPorts_7/SpiBitPos[0]:CLK,6486
SpiMasterPorts_7/SpiBitPos[0]:D,4351
SpiMasterPorts_7/SpiBitPos[0]:Q,6486
SpiMasterPorts_0/un1_rst_3_rs_RNIG8BT:A,5752
SpiMasterPorts_0/un1_rst_3_rs_RNIG8BT:B,
SpiMasterPorts_0/un1_rst_3_rs_RNIG8BT:C,5623
SpiMasterPorts_0/un1_rst_3_rs_RNIG8BT:Y,5623
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m8:A,5704
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m8:B,5626
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m8:C,5588
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m8:D,5509
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m8:Y,5509
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[2]:CLK,7447
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[2]:D,7454
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[2]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[2]:Q,7447
SpiMasterPorts_1/DataFromMiso_7_7_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_7_0_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_7_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_7_0_a2:D,6481
SpiMasterPorts_1/DataFromMiso_7_7_0_a2:Y,4100
SpiMasterPorts_7/DataFromMiso_1[20]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[20]:CLK,6558
SpiMasterPorts_7/DataFromMiso_1[20]:D,5581
SpiMasterPorts_7/DataFromMiso_1[20]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[20]:Q,6558
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[1]:A,4385
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[1]:B,4311
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[1]:C,4269
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[1]:D,3205
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[1]:Y,3205
SpiMasterPorts_7/SpiBitPos[1]:ALn,5390
SpiMasterPorts_7/SpiBitPos[1]:CLK,5715
SpiMasterPorts_7/SpiBitPos[1]:D,3375
SpiMasterPorts_7/SpiBitPos[1]:Q,5715
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_wmux_0:A,2432
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_wmux_0:B,3441
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_wmux_0:C,3567
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_wmux_0:D,3304
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_wmux_0:FCI,
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_wmux_0:Y,2432
SpiMasterPorts_4/Mosi_i_4_21_i_m2_1:A,3921
SpiMasterPorts_4/Mosi_i_4_21_i_m2_1:B,3843
SpiMasterPorts_4/Mosi_i_4_21_i_m2_1:C,3607
SpiMasterPorts_4/Mosi_i_4_21_i_m2_1:D,3555
SpiMasterPorts_4/Mosi_i_4_21_i_m2_1:Y,3555
SpiMasterPorts_4/DataFromMiso_1[18]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[18]:CLK,6593
SpiMasterPorts_4/DataFromMiso_1[18]:D,6500
SpiMasterPorts_4/DataFromMiso_1[18]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[18]:Q,6593
SpiMasterPorts_4/DataFromMiso_7_9_0_a2:A,7521
SpiMasterPorts_4/DataFromMiso_7_9_0_a2:B,7495
SpiMasterPorts_4/DataFromMiso_7_9_0_a2:C,3171
SpiMasterPorts_4/DataFromMiso_7_9_0_a2:D,6470
SpiMasterPorts_4/DataFromMiso_7_9_0_a2:Y,3171
SpiMasterPorts_2/DataFromMiso_7_4_1_a2:A,7586
SpiMasterPorts_2/DataFromMiso_7_4_1_a2:B,7502
SpiMasterPorts_2/DataFromMiso_7_4_1_a2:C,3387
SpiMasterPorts_2/DataFromMiso_7_4_1_a2:Y,3387
SpiMasterPorts_4/DataToMosi_i[18]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[18]:CLK,2886
SpiMasterPorts_4/DataToMosi_i[18]:D,7435
SpiMasterPorts_4/DataToMosi_i[18]:EN,4272
SpiMasterPorts_4/DataToMosi_i[18]:Q,2886
SpiMasterPorts_1/DataFromMiso_1[6]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[6]:CLK,6766
SpiMasterPorts_1/DataFromMiso_1[6]:D,
SpiMasterPorts_1/DataFromMiso_1[6]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[6]:Q,6766
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:CLK,5501
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:Q,5501
SpiMasterPorts_1/DataFromMiso_7_21_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_21_0_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_21_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_21_0_a2:D,6503
SpiMasterPorts_1/DataFromMiso_7_21_0_a2:Y,4100
SpiMasterPorts_3/DataToMosi_i[9]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[9]:CLK,4600
SpiMasterPorts_3/DataToMosi_i[9]:D,7379
SpiMasterPorts_3/DataToMosi_i[9]:EN,4183
SpiMasterPorts_3/DataToMosi_i[9]:Q,4600
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[1]:A,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[1]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[1]:Y,6734
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:A,3284
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:B,2461
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:C,3401
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:D,3260
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:Y,2461
SpiMasterPorts_4/DataFromMiso_1_ldmx[3]:A,6537
SpiMasterPorts_4/DataFromMiso_1_ldmx[3]:B,6454
SpiMasterPorts_4/DataFromMiso_1_ldmx[3]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[3]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[3]:Y,6454
SpiMasterPorts_4/DataFromMiso_1[23]:ALn,6135
SpiMasterPorts_4/DataFromMiso_1[23]:CLK,5633
SpiMasterPorts_4/DataFromMiso_1[23]:D,
SpiMasterPorts_4/DataFromMiso_1[23]:EN,4166
SpiMasterPorts_4/DataFromMiso_1[23]:Q,5633
SpiMasterPorts_0/DataFromMiso_1_ldmx[10]:A,6549
SpiMasterPorts_0/DataFromMiso_1_ldmx[10]:B,6427
SpiMasterPorts_0/DataFromMiso_1_ldmx[10]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[10]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[10]:Y,6427
SpiMasterPorts_4/SpiBitPos_7_1.SUM[1]:A,3239
SpiMasterPorts_4/SpiBitPos_7_1.SUM[1]:B,7567
SpiMasterPorts_4/SpiBitPos_7_1.SUM[1]:C,6354
SpiMasterPorts_4/SpiBitPos_7_1.SUM[1]:Y,3239
SpiMasterPorts_0/DataToMosi_i[22]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[22]:CLK,3773
SpiMasterPorts_0/DataToMosi_i[22]:D,7374
SpiMasterPorts_0/DataToMosi_i[22]:EN,4120
SpiMasterPorts_0/DataToMosi_i[22]:Q,3773
SpiMasterPorts_2/un1_rst_set:ALn,6112
SpiMasterPorts_2/un1_rst_set:CLK,5835
SpiMasterPorts_2/un1_rst_set:EN,4467
SpiMasterPorts_2/un1_rst_set:Q,5835
SpiMasterPorts_2/DataToMosi_i[1]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[1]:CLK,2780
SpiMasterPorts_2/DataToMosi_i[1]:D,7523
SpiMasterPorts_2/DataToMosi_i[1]:EN,3349
SpiMasterPorts_2/DataToMosi_i[1]:Q,2780
SpiMasterPorts_2/ClkDiv_cry[3]:B,7527
SpiMasterPorts_2/ClkDiv_cry[3]:C,5205
SpiMasterPorts_2/ClkDiv_cry[3]:FCI,5157
SpiMasterPorts_2/ClkDiv_cry[3]:FCO,5157
SpiMasterPorts_2/ClkDiv_cry[3]:S,5220
SpiMasterPorts_0/SpiBitPos[2]:ALn,5390
SpiMasterPorts_0/SpiBitPos[2]:CLK,2531
SpiMasterPorts_0/SpiBitPos[2]:D,3089
SpiMasterPorts_0/SpiBitPos[2]:Q,2531
SpiMasterPorts_1/Sck_i:ALn,5390
SpiMasterPorts_1/Sck_i:CLK,4649
SpiMasterPorts_1/Sck_i:D,4441
SpiMasterPorts_1/Sck_i:Q,4649
SpiMasterPorts_1/DataFromMiso_1[4]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[4]:CLK,6612
SpiMasterPorts_1/DataFromMiso_1[4]:D,
SpiMasterPorts_1/DataFromMiso_1[4]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[4]:Q,6612
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
SpiMasterPorts_7/ClkDiv_s_742:B,5087
SpiMasterPorts_7/ClkDiv_s_742:FCO,5087
SpiMasterPorts_4/DataFromMiso_1_ldmx[21]:A,6490
SpiMasterPorts_4/DataFromMiso_1_ldmx[21]:B,6487
SpiMasterPorts_4/DataFromMiso_1_ldmx[21]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[21]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[21]:Y,6487
SpiMasterPorts_3/un1_rst_1_set:ALn,6112
SpiMasterPorts_3/un1_rst_1_set:CLK,5982
SpiMasterPorts_3/un1_rst_1_set:EN,8485
SpiMasterPorts_3/un1_rst_1_set:Q,5982
SpiMasterPorts_7/DataFromMiso_1_ldmx[6]:A,6537
SpiMasterPorts_7/DataFromMiso_1_ldmx[6]:B,5595
SpiMasterPorts_7/DataFromMiso_1_ldmx[6]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[6]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[6]:Y,5595
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[5]:CLK,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[5]:D,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[5]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[5]:Q,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[6]:CLK,5743
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[6]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[6]:EN,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[6]:Q,5743
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SpiMasterPorts_7/DataFromMiso_1_en_1[1]:A,6770
SpiMasterPorts_7/DataFromMiso_1_en_1[1]:B,6734
SpiMasterPorts_7/DataFromMiso_1_en_1[1]:C,6632
SpiMasterPorts_7/DataFromMiso_1_en_1[1]:D,6537
SpiMasterPorts_7/DataFromMiso_1_en_1[1]:Y,6537
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0_1[4]:A,6782
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0_1[4]:B,6744
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0_1[4]:C,5602
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0_1[4]:D,6488
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0_1[4]:Y,5602
SpiMasterPorts_0/DataToMosi_i[15]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[15]:CLK,3831
SpiMasterPorts_0/DataToMosi_i[15]:D,7400
SpiMasterPorts_0/DataToMosi_i[15]:EN,4120
SpiMasterPorts_0/DataToMosi_i[15]:Q,3831
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1131_1:A,6742
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1131_1:B,6582
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1131_1:C,5525
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1131_1:Y,5525
MosiMonAdc_obuf/U0/U_IOOUTFF:A,
MosiMonAdc_obuf/U0/U_IOOUTFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
SpiMasterPorts_4/Mosi_i_8_iv_RNO:A,6685
SpiMasterPorts_4/Mosi_i_8_iv_RNO:B,2798
SpiMasterPorts_4/Mosi_i_8_iv_RNO:C,2432
SpiMasterPorts_4/Mosi_i_8_iv_RNO:Y,2432
SpiMasterPorts_6/Sck_i_0_0_o2:A,4832
SpiMasterPorts_6/Sck_i_0_0_o2:B,4603
SpiMasterPorts_6/Sck_i_0_0_o2:C,4533
SpiMasterPorts_6/Sck_i_0_0_o2:D,3647
SpiMasterPorts_6/Sck_i_0_0_o2:Y,3647
nCsA_obuf/U0/U_IOOUTFF:A,
nCsA_obuf/U0/U_IOOUTFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0lce[2]:A,6583
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0lce[2]:B,7568
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0lce[2]:Y,6583
SpiMasterPorts_4/DataFromMiso_1_sqmuxa_0_a2:A,5555
SpiMasterPorts_4/DataFromMiso_1_sqmuxa_0_a2:B,5505
SpiMasterPorts_4/DataFromMiso_1_sqmuxa_0_a2:C,5320
SpiMasterPorts_4/DataFromMiso_1_sqmuxa_0_a2:D,3012
SpiMasterPorts_4/DataFromMiso_1_sqmuxa_0_a2:Y,3012
SpiMasterPorts_3/AmbaDataLatched:ALn,5390
SpiMasterPorts_3/AmbaDataLatched:CLK,6538
SpiMasterPorts_3/AmbaDataLatched:EN,4183
SpiMasterPorts_3/AmbaDataLatched:Q,6538
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[9]:CLK,5175
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[9]:D,4963
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[9]:Q,5175
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
SpiMasterPorts_5/Mosi_i_4_8:A,3653
SpiMasterPorts_5/Mosi_i_4_8:B,4790
SpiMasterPorts_5/Mosi_i_4_8:C,4575
SpiMasterPorts_5/Mosi_i_4_8:Y,3653
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[3]:CLK,5389
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[3]:D,5053
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[3]:Q,5389
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[3]:A,7735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[3]:B,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[3]:C,7625
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[3]:D,7524
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[3]:Y,6637
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
nCsD_obuf/U0/U_IOENFF:A,
nCsD_obuf/U0/U_IOENFF:Y,
SpiMasterPorts_5/DacNum_i_0_sqmuxa:A,3305
SpiMasterPorts_5/DacNum_i_0_sqmuxa:B,6148
SpiMasterPorts_5/DacNum_i_0_sqmuxa:Y,3305
SpiMasterPorts_3/DataToMosi_i[3]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[3]:CLK,2959
SpiMasterPorts_3/DataToMosi_i[3]:D,7576
SpiMasterPorts_3/DataToMosi_i[3]:EN,4183
SpiMasterPorts_3/DataToMosi_i[3]:Q,2959
SpiMasterPorts_0/Mosi_i_8_iv_RNO:A,6641
SpiMasterPorts_0/Mosi_i_8_iv_RNO:B,2754
SpiMasterPorts_0/Mosi_i_8_iv_RNO:C,2388
SpiMasterPorts_0/Mosi_i_8_iv_RNO:Y,2388
SpiMasterPorts_6/Mosi_i_4_23_2_0:A,2798
SpiMasterPorts_6/Mosi_i_4_23_2_0:B,5765
SpiMasterPorts_6/Mosi_i_4_23_2_0:C,3477
SpiMasterPorts_6/Mosi_i_4_23_2_0:Y,2798
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[17]:A,6722
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[17]:B,6644
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[17]:C,2485
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[17]:D,2382
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[17]:Y,2382
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI63J69[3]:B,7463
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI63J69[3]:C,4963
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI63J69[3]:D,7155
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI63J69[3]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI63J69[3]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI63J69[3]:S,5053
SpiMasterPorts_1/Mosi_i_8_iv_1_0:A,6871
SpiMasterPorts_1/Mosi_i_8_iv_1_0:B,5897
SpiMasterPorts_1/Mosi_i_8_iv_1_0:C,4460
SpiMasterPorts_1/Mosi_i_8_iv_1_0:D,4572
SpiMasterPorts_1/Mosi_i_8_iv_1_0:Y,4460
SpiMasterPorts_2/DataFromMiso_7_16_0_a2:A,7534
SpiMasterPorts_2/DataFromMiso_7_16_0_a2:B,7498
SpiMasterPorts_2/DataFromMiso_7_16_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_16_0_a2:Y,3380
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[0]:A,5731
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[0]:B,5829
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[0]:C,5405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[0]:D,5449
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[0]:Y,5405
test_obuf[2]/U0/U_IOENFF:A,
test_obuf[2]/U0/U_IOENFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SpiMasterPorts_7/un1_rst_2_rs:ALn,
SpiMasterPorts_7/un1_rst_2_rs:CLK,
SpiMasterPorts_7/un1_rst_2_rs:Q,
SpiMasterPorts_5/DataToMosi_i[21]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[21]:CLK,3304
SpiMasterPorts_5/DataToMosi_i[21]:D,7332
SpiMasterPorts_5/DataToMosi_i[21]:EN,4183
SpiMasterPorts_5/DataToMosi_i[21]:Q,3304
SpiMasterPorts_2/SpiBitPos_7_1.SUM[1]:A,7623
SpiMasterPorts_2/SpiBitPos_7_1.SUM[1]:B,7528
SpiMasterPorts_2/SpiBitPos_7_1.SUM[1]:C,4243
SpiMasterPorts_2/SpiBitPos_7_1.SUM[1]:Y,4243
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3[6]:A,6883
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3[6]:B,6805
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3[6]:C,3486
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3[6]:D,3472
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3[6]:Y,3472
SpiMasterPorts_3/DataToMosi_i[5]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[5]:CLK,3523
SpiMasterPorts_3/DataToMosi_i[5]:D,7417
SpiMasterPorts_3/DataToMosi_i[5]:EN,4183
SpiMasterPorts_3/DataToMosi_i[5]:Q,3523
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_0[2]:A,7741
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_0[2]:B,7663
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_0[2]:C,5474
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_0[2]:D,6631
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_0[2]:Y,5474
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SpiMasterPorts_0/SpiBitPos_7_1.SUM[0]:A,7629
SpiMasterPorts_0/SpiBitPos_7_1.SUM[0]:B,7580
SpiMasterPorts_0/SpiBitPos_7_1.SUM[0]:C,5534
SpiMasterPorts_0/SpiBitPos_7_1.SUM[0]:D,3962
SpiMasterPorts_0/SpiBitPos_7_1.SUM[0]:Y,3962
SpiMasterPorts_1/un16_ncslatchedlto4_i_o2:A,3725
SpiMasterPorts_1/un16_ncslatchedlto4_i_o2:B,3647
SpiMasterPorts_1/un16_ncslatchedlto4_i_o2:Y,3647
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_1:A,4924
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_1:B,4826
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_1:C,4834
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_1:D,4571
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_1:FCI,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_1:FCO,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_1:Y,4571
SpiMasterPorts_5/DataFromMiso_1_ldmx[11]:A,6484
SpiMasterPorts_5/DataFromMiso_1_ldmx[11]:B,5688
SpiMasterPorts_5/DataFromMiso_1_ldmx[11]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[11]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[11]:Y,5688
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_0:A,4483
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_0:B,5638
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_0:C,5655
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_0:D,5432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_0:FCI,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_0:FCO,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_wmux_0:Y,4483
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
SpiMasterPorts_2/DataFromMiso_7_18_0_a2:A,7594
SpiMasterPorts_2/DataFromMiso_7_18_0_a2:B,7544
SpiMasterPorts_2/DataFromMiso_7_18_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_18_0_a2:Y,3380
SpiMasterPorts_1/Mosi_i_4_8:A,3540
SpiMasterPorts_1/Mosi_i_4_8:B,4746
SpiMasterPorts_1/Mosi_i_4_8:C,4440
SpiMasterPorts_1/Mosi_i_4_8:Y,3540
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_2/U0/U_IOENFF:A,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_2/U0/U_IOENFF:Y,
SpiMasterPorts_4/DataFromMiso_1_ldmx[2]:A,6549
SpiMasterPorts_4/DataFromMiso_1_ldmx[2]:B,6434
SpiMasterPorts_4/DataFromMiso_1_ldmx[2]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[2]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[2]:Y,6434
SpiMasterPorts_4/DataFromMiso_1[15]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[15]:CLK,6702
SpiMasterPorts_4/DataFromMiso_1[15]:D,
SpiMasterPorts_4/DataFromMiso_1[15]:EN,4094
SpiMasterPorts_4/DataFromMiso_1[15]:Q,6702
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m20:A,7709
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m20:B,5627
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m20:C,5386
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m20:Y,5386
SpiMasterPorts_4/DataFromMiso_1_ldmx[20]:A,6555
SpiMasterPorts_4/DataFromMiso_1_ldmx[20]:B,6435
SpiMasterPorts_4/DataFromMiso_1_ldmx[20]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[20]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[20]:Y,6435
SpiMasterPorts_3/SpiBitPos[2]:ALn,5390
SpiMasterPorts_3/SpiBitPos[2]:CLK,2434
SpiMasterPorts_3/SpiBitPos[2]:D,4329
SpiMasterPorts_3/SpiBitPos[2]:Q,2434
SpiMasterPorts_2/DataToMosi_i[17]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[17]:CLK,2517
SpiMasterPorts_2/DataToMosi_i[17]:D,7392
SpiMasterPorts_2/DataToMosi_i[17]:EN,3349
SpiMasterPorts_2/DataToMosi_i[17]:Q,2517
SpiMasterPorts_7/DataFromMiso_1[3]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[3]:CLK,5639
SpiMasterPorts_7/DataFromMiso_1[3]:D,5581
SpiMasterPorts_7/DataFromMiso_1[3]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[3]:Q,5639
SpiMasterPorts_5/DataFromMiso_1_ldmx[21]:A,6504
SpiMasterPorts_5/DataFromMiso_1_ldmx[21]:B,6467
SpiMasterPorts_5/DataFromMiso_1_ldmx[21]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[21]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[21]:Y,6467
SpiMasterPorts_0/un6_ncslatchedlto8:A,4240
SpiMasterPorts_0/un6_ncslatchedlto8:B,4191
SpiMasterPorts_0/un6_ncslatchedlto8:C,3128
SpiMasterPorts_0/un6_ncslatchedlto8:D,2966
SpiMasterPorts_0/un6_ncslatchedlto8:Y,2966
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[11]:A,6658
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[11]:B,6586
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[11]:C,3261
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[11]:D,3247
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[11]:Y,3247
SpiMasterPorts_5/DataToMosi_i[15]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[15]:CLK,3875
SpiMasterPorts_5/DataToMosi_i[15]:D,7400
SpiMasterPorts_5/DataToMosi_i[15]:EN,4183
SpiMasterPorts_5/DataToMosi_i[15]:Q,3875
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
SpiMasterPorts_7/DataFromMiso_1_en_0[14]:A,6708
SpiMasterPorts_7/DataFromMiso_1_en_0[14]:B,5646
SpiMasterPorts_7/DataFromMiso_1_en_0[14]:C,6598
SpiMasterPorts_7/DataFromMiso_1_en_0[14]:Y,5646
SpiMasterPorts_4/DataFromMiso_1_ldmx[9]:A,6537
SpiMasterPorts_4/DataFromMiso_1_ldmx[9]:B,6434
SpiMasterPorts_4/DataFromMiso_1_ldmx[9]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[9]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[9]:Y,6434
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[1]:CLK,7652
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[1]:D,6686
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[1]:Q,7652
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[5]:A,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[5]:B,6756
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[5]:C,5461
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[5]:D,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[5]:Y,5419
SpiMasterPorts_7/un1_rst:A,
SpiMasterPorts_7/un1_rst:B,6112
SpiMasterPorts_7/un1_rst:Y,6112
SpiMasterPorts_7/SpiBitPos_7_1.N_34_i:A,7629
SpiMasterPorts_7/SpiBitPos_7_1.N_34_i:B,7593
SpiMasterPorts_7/SpiBitPos_7_1.N_34_i:C,3375
SpiMasterPorts_7/SpiBitPos_7_1.N_34_i:D,6561
SpiMasterPorts_7/SpiBitPos_7_1.N_34_i:Y,3375
SpiMasterPorts_4/ClkDiv[7]:ALn,5390
SpiMasterPorts_4/ClkDiv[7]:CLK,3249
SpiMasterPorts_4/ClkDiv[7]:D,5063
SpiMasterPorts_4/ClkDiv[7]:EN,8387
SpiMasterPorts_4/ClkDiv[7]:Q,3249
SpiMasterPorts_2/_decfrac23_0_a2_0:A,4489
SpiMasterPorts_2/_decfrac23_0_a2_0:B,4450
SpiMasterPorts_2/_decfrac23_0_a2_0:Y,4450
SpiMasterPorts_2/Pready:ALn,5390
SpiMasterPorts_2/Pready:CLK,4793
SpiMasterPorts_2/Pready:D,5300
SpiMasterPorts_2/Pready:EN,2477
SpiMasterPorts_2/Pready:Q,4793
SpiMasterPorts_1/ClkDiv[7]:ALn,5390
SpiMasterPorts_1/ClkDiv[7]:CLK,3494
SpiMasterPorts_1/ClkDiv[7]:D,5167
SpiMasterPorts_1/ClkDiv[7]:EN,8478
SpiMasterPorts_1/ClkDiv[7]:Q,3494
SpiMasterPorts_0/Sck_i_0_0_o2_2:A,4532
SpiMasterPorts_0/Sck_i_0_0_o2_2:B,4414
SpiMasterPorts_0/Sck_i_0_0_o2_2:C,3459
SpiMasterPorts_0/Sck_i_0_0_o2_2:Y,3459
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_2/U0/U_IOPAD:D,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_2/U0/U_IOPAD:E,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_2/U0/U_IOPAD:PAD,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[2]:A,7735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[2]:B,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[2]:C,7618
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[2]:Y,6637
SpiMasterPorts_3/DataToMosi_i[1]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[1]:CLK,2651
SpiMasterPorts_3/DataToMosi_i[1]:D,7523
SpiMasterPorts_3/DataToMosi_i[1]:EN,4183
SpiMasterPorts_3/DataToMosi_i[1]:Q,2651
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
SpiMasterPorts_2/DataFromMiso_7_2_0_a2:A,7594
SpiMasterPorts_2/DataFromMiso_7_2_0_a2:B,7502
SpiMasterPorts_2/DataFromMiso_7_2_0_a2:C,7411
SpiMasterPorts_2/DataFromMiso_7_2_0_a2:D,3275
SpiMasterPorts_2/DataFromMiso_7_2_0_a2:Y,3275
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_2[0]:A,6745
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_2[0]:B,6702
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_2[0]:C,6557
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_2[0]:D,6531
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_2[0]:Y,6531
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_MGPIO4A_H2F_B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,2190
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[12],3184
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[13],3132
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[14],3084
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[15],2190
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[2],4311
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[3],4234
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[4],5372
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ENABLE,5207
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],2351
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],2464
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],2448
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],2335
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],2475
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],2487
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],2441
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],2386
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],2382
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],2383
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],2515
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],2277
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],2495
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],2438
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],2427
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],2367
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],2385
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],2357
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],2350
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],2393
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],2347
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],2366
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],2461
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],2492
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,2190
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_SEL,2199
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[0],7528
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[10],7427
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[11],7399
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[12],7438
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[13],7311
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[14],7497
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[15],7400
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[16],7411
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[17],7392
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[18],7435
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[19],7336
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[1],7523
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[20],7433
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[21],7332
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[22],7374
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[23],7609
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[28],7355
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[29],7297
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[2],7454
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[3],7576
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[4],7408
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[5],7417
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[6],7350
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[7],7346
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[8],7360
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[9],7379
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WRITE,4089
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_MGPIO1A_H2F_B,5390
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,8408
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,5504
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_MGPIO5A_H2F_B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_MGPIO6A_H2F_B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
SpiMasterPorts_2/DataFromMiso_7_15_0_a2:A,7534
SpiMasterPorts_2/DataFromMiso_7_15_0_a2:B,7498
SpiMasterPorts_2/DataFromMiso_7_15_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_15_0_a2:Y,3380
SpiMasterPorts_1/Mosi_i:ALn,6135
SpiMasterPorts_1/Mosi_i:CLK,5897
SpiMasterPorts_1/Mosi_i:D,2388
SpiMasterPorts_1/Mosi_i:EN,8478
SpiMasterPorts_1/Mosi_i:Q,5897
SpiMasterPorts_0/un1_rst_2:A,
SpiMasterPorts_0/un1_rst_2:B,6135
SpiMasterPorts_0/un1_rst_2:Y,6135
SpiMasterPorts_3/un16_ncslatchedlto4_i_o2:A,3711
SpiMasterPorts_3/un16_ncslatchedlto4_i_o2:B,3640
SpiMasterPorts_3/un16_ncslatchedlto4_i_o2:Y,3640
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[9]:A,6832
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[9]:B,6754
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[9]:C,2586
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[9]:D,2492
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[9]:Y,2492
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
SpiMasterPorts_2/DataToMosi_i[16]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[16]:CLK,2883
SpiMasterPorts_2/DataToMosi_i[16]:D,7411
SpiMasterPorts_2/DataToMosi_i[16]:EN,3349
SpiMasterPorts_2/DataToMosi_i[16]:Q,2883
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[20]:A,6705
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[20]:B,6633
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[20]:C,3308
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[20]:D,3294
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[20]:Y,3294
SpiMasterPorts_0/un6_ncslatchedlto8_2:A,3252
SpiMasterPorts_0/un6_ncslatchedlto8_2:B,3203
SpiMasterPorts_0/un6_ncslatchedlto8_2:C,3128
SpiMasterPorts_0/un6_ncslatchedlto8_2:Y,3128
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_0_wmux:A,2686
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_0_wmux:B,2434
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_0_wmux:C,2651
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_0_wmux:D,2388
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_0_wmux:FCO,
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_0_wmux:Y,2388
SpiMasterPorts_0/DataFromMiso_1_ldmx[1]:A,6531
SpiMasterPorts_0/DataFromMiso_1_ldmx[1]:B,6427
SpiMasterPorts_0/DataFromMiso_1_ldmx[1]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[1]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[1]:Y,6427
flash_freeze_inst/INST_FLASH_FREEZE_IP:FF_TO_START,
SpiMasterPorts_1/_decfrac23_0_a2:A,5738
SpiMasterPorts_1/_decfrac23_0_a2:B,5493
SpiMasterPorts_1/_decfrac23_0_a2:C,5366
SpiMasterPorts_1/_decfrac23_0_a2:D,4572
SpiMasterPorts_1/_decfrac23_0_a2:Y,4572
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_1[7]:A,6844
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_1[7]:B,6766
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_1[7]:C,6607
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_1[7]:D,6516
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_1[7]:Y,6516
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_1_sqmuxa_i_0:A,7721
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_1_sqmuxa_i_0:B,7643
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIO0_1_sqmuxa_i_0:Y,7643
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:A,3465
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:B,3375
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:C,6620
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:D,6511
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:Y,3375
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[2]:A,5579
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[2]:B,5504
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[2]:C,5386
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[2]:D,4405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[2]:Y,4405
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[21]:A,6778
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[21]:B,6700
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[21]:C,2541
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[21]:D,2438
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[21]:Y,2438
SpiMasterPorts_3/un1_ambadatalatched:A,5170
SpiMasterPorts_3/un1_ambadatalatched:B,3305
SpiMasterPorts_3/un1_ambadatalatched:C,6538
SpiMasterPorts_3/un1_ambadatalatched:D,5207
SpiMasterPorts_3/un1_ambadatalatched:Y,3305
SpiMasterPorts_3/DataFromMiso_7_5_0_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_5_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_5_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_5_0_a2:D,6530
SpiMasterPorts_3/DataFromMiso_7_5_0_a2:Y,4093
SpiMasterPorts_0/Sck_i_RNI2KLC1:A,6705
SpiMasterPorts_0/Sck_i_RNI2KLC1:B,6669
SpiMasterPorts_0/Sck_i_RNI2KLC1:C,6542
SpiMasterPorts_0/Sck_i_RNI2KLC1:D,6454
SpiMasterPorts_0/Sck_i_RNI2KLC1:Y,6454
SpiMasterPorts_2/DataToMosi_i[10]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[10]:CLK,4729
SpiMasterPorts_2/DataToMosi_i[10]:D,7427
SpiMasterPorts_2/DataToMosi_i[10]:EN,3349
SpiMasterPorts_2/DataToMosi_i[10]:Q,4729
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
SpiMasterPorts_2/SpiBitPos[4]:ALn,5390
SpiMasterPorts_2/SpiBitPos[4]:CLK,2789
SpiMasterPorts_2/SpiBitPos[4]:EN,5378
SpiMasterPorts_2/SpiBitPos[4]:Q,2789
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_0_wmux:A,2789
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_0_wmux:B,2647
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_0_wmux:C,2780
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_0_wmux:D,2517
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_0_wmux:FCO,
SpiMasterPorts_2/Mosi_i_4_5_i_m2_1_0_wmux:Y,2517
SpiMasterPorts_1/Mosi_i_8_iv_RNO:A,6714
SpiMasterPorts_1/Mosi_i_8_iv_RNO:B,2754
SpiMasterPorts_1/Mosi_i_8_iv_RNO:C,2388
SpiMasterPorts_1/Mosi_i_8_iv_RNO:Y,2388
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[6]:CLK,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[6]:D,7350
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[6]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[6]:Q,6805
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:A,2576
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:B,2486
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:C,5738
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:D,5629
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:Y,2486
SpiMasterPorts_2/_decfrac23_0_a2:A,5663
SpiMasterPorts_2/_decfrac23_0_a2:B,5476
SpiMasterPorts_2/_decfrac23_0_a2:C,5401
SpiMasterPorts_2/_decfrac23_0_a2:D,4450
SpiMasterPorts_2/_decfrac23_0_a2:Y,4450
SpiMasterPorts_0/DataToMosi_i[20]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[20]:CLK,3695
SpiMasterPorts_0/DataToMosi_i[20]:D,7433
SpiMasterPorts_0/DataToMosi_i[20]:EN,4120
SpiMasterPorts_0/DataToMosi_i[20]:Q,3695
SpiMasterPorts_1/DataFromMiso_1[16]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[16]:CLK,6648
SpiMasterPorts_1/DataFromMiso_1[16]:D,
SpiMasterPorts_1/DataFromMiso_1[16]:EN,3356
SpiMasterPorts_1/DataFromMiso_1[16]:Q,6648
MosiF_obuf/U0/U_IOPAD:D,
MosiF_obuf/U0/U_IOPAD:E,
MosiF_obuf/U0/U_IOPAD:PAD,
nCsF_obuf/U0/U_IOPAD:D,
nCsF_obuf/U0/U_IOPAD:E,
nCsF_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_6/DataFromMiso_1[13]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[13]:CLK,6737
SpiMasterPorts_6/DataFromMiso_1[13]:D,
SpiMasterPorts_6/DataFromMiso_1[13]:EN,4261
SpiMasterPorts_6/DataFromMiso_1[13]:Q,6737
MisoF_ibuf/U0/U_IOPAD:PAD,
MisoF_ibuf/U0/U_IOPAD:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
SpiMasterPorts_7/DataFromMiso_1[19]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[19]:CLK,6578
SpiMasterPorts_7/DataFromMiso_1[19]:D,5581
SpiMasterPorts_7/DataFromMiso_1[19]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[19]:Q,6578
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[13]:A,6736
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[13]:B,6658
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[13]:C,3422
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[13]:D,3230
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[13]:Y,3230
SpiMasterPorts_5/ClkDiv[1]:ALn,5390
SpiMasterPorts_5/ClkDiv[1]:CLK,3250
SpiMasterPorts_5/ClkDiv[1]:D,5142
SpiMasterPorts_5/ClkDiv[1]:EN,8432
SpiMasterPorts_5/ClkDiv[1]:Q,3250
SpiMasterPorts_2/Mosi_i_8_iv_RNO:A,6764
SpiMasterPorts_2/Mosi_i_8_iv_RNO:B,2883
SpiMasterPorts_2/Mosi_i_8_iv_RNO:C,2517
SpiMasterPorts_2/Mosi_i_8_iv_RNO:Y,2517
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
SpiMasterPorts_6/DataFromMiso_7_18_0_a2_1:A,6514
SpiMasterPorts_6/DataFromMiso_7_18_0_a2_1:B,6463
SpiMasterPorts_6/DataFromMiso_7_18_0_a2_1:C,5360
SpiMasterPorts_6/DataFromMiso_7_18_0_a2_1:D,4035
SpiMasterPorts_6/DataFromMiso_7_18_0_a2_1:Y,4035
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO[12]:B,7576
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO[12]:C,5063
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO[12]:D,7274
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO[12]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNO[12]:S,4918
SpiMasterPorts_5/Mosi_i_8_iv_RNO_0:A,6593
SpiMasterPorts_5/Mosi_i_8_iv_RNO_0:B,6527
SpiMasterPorts_5/Mosi_i_8_iv_RNO_0:C,4393
SpiMasterPorts_5/Mosi_i_8_iv_RNO_0:Y,4393
SpiMasterPorts_4/ClkDiv[4]:ALn,5390
SpiMasterPorts_4/ClkDiv[4]:CLK,3174
SpiMasterPorts_4/ClkDiv[4]:D,5110
SpiMasterPorts_4/ClkDiv[4]:EN,8387
SpiMasterPorts_4/ClkDiv[4]:Q,3174
SpiMasterPorts_1/ClkDiv[4]:ALn,5390
SpiMasterPorts_1/ClkDiv[4]:CLK,3419
SpiMasterPorts_1/ClkDiv[4]:D,5214
SpiMasterPorts_1/ClkDiv[4]:EN,8478
SpiMasterPorts_1/ClkDiv[4]:Q,3419
nCsE_obuf/U0/U_IOOUTFF:A,
nCsE_obuf/U0/U_IOOUTFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:A,6766
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:B,6688
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:C,2519
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:D,3293
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:Y,2519
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_0_wmux:A,2664
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_0_wmux:B,2549
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_0_wmux:C,2695
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_0_wmux:D,2432
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_0_wmux:FCO,
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_0_wmux:Y,2432
SpiMasterPorts_3/DataFromMiso_7_6_0_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_6_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_6_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_6_0_a2:D,6494
SpiMasterPorts_3/DataFromMiso_7_6_0_a2:Y,4093
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO:A,4669
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO:B,7700
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO:C,7591
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO:Y,4669
SpiMasterPorts_7/ClkDiv_cry[7]:B,7576
SpiMasterPorts_7/ClkDiv_cry[7]:C,5123
SpiMasterPorts_7/ClkDiv_cry[7]:FCI,5060
SpiMasterPorts_7/ClkDiv_cry[7]:FCO,5060
SpiMasterPorts_7/ClkDiv_cry[7]:S,5076
SpiMasterPorts_5/DataFromMiso_1_ldmx[20]:A,6525
SpiMasterPorts_5/DataFromMiso_1_ldmx[20]:B,5668
SpiMasterPorts_5/DataFromMiso_1_ldmx[20]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[20]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[20]:Y,5668
SpiMasterPorts_5/DataFromMiso_1_en_0_0[12]:A,6682
SpiMasterPorts_5/DataFromMiso_1_en_0_0[12]:B,6630
SpiMasterPorts_5/DataFromMiso_1_en_0_0[12]:C,5681
SpiMasterPorts_5/DataFromMiso_1_en_0_0[12]:Y,5681
SpiMasterPorts_3/Mosi_i_4_21_i_m2_1:A,3877
SpiMasterPorts_3/Mosi_i_4_21_i_m2_1:B,3799
SpiMasterPorts_3/Mosi_i_4_21_i_m2_1:C,3492
SpiMasterPorts_3/Mosi_i_4_21_i_m2_1:D,3433
SpiMasterPorts_3/Mosi_i_4_21_i_m2_1:Y,3433
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
SpiMasterPorts_4/DataFromMiso_1[11]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[11]:CLK,6658
SpiMasterPorts_4/DataFromMiso_1[11]:D,6454
SpiMasterPorts_4/DataFromMiso_1[11]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[11]:Q,6658
SpiMasterPorts_0/DataFromMiso_1[1]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[1]:CLK,6612
SpiMasterPorts_0/DataFromMiso_1[1]:D,6427
SpiMasterPorts_0/DataFromMiso_1[1]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[1]:Q,6612
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[20]:A,3519
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[20]:B,3438
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[20]:C,6667
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[20]:D,6558
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[20]:Y,3438
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICJ33D[5]:B,7495
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICJ33D[5]:C,4993
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICJ33D[5]:D,7187
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICJ33D[5]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICJ33D[5]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICJ33D[5]:S,5039
SpiMasterPorts_4/SpiBitPos_7_1.CO1:A,3213
SpiMasterPorts_4/SpiBitPos_7_1.CO1:B,6536
SpiMasterPorts_4/SpiBitPos_7_1.CO1:C,5353
SpiMasterPorts_4/SpiBitPos_7_1.CO1:Y,3213
SpiMasterPorts_4/DataToMosi_i[20]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[20]:CLK,3740
SpiMasterPorts_4/DataToMosi_i[20]:D,7433
SpiMasterPorts_4/DataToMosi_i[20]:EN,4272
SpiMasterPorts_4/DataToMosi_i[20]:Q,3740
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[2]:CLK,5369
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[2]:D,5509
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[2]:Q,5369
SpiMasterPorts_3/DataFromMiso_7_17_0_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_17_0_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_17_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_17_0_a2:D,6468
SpiMasterPorts_3/DataFromMiso_7_17_0_a2:Y,4093
SpiMasterPorts_3/ClkDiv[6]:ALn,5390
SpiMasterPorts_3/ClkDiv[6]:CLK,4825
SpiMasterPorts_3/ClkDiv[6]:D,5176
SpiMasterPorts_3/ClkDiv[6]:EN,8485
SpiMasterPorts_3/ClkDiv[6]:Q,4825
SpiMasterPorts_2/DataFromMiso_1[7]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[7]:CLK,6628
SpiMasterPorts_2/DataFromMiso_1[7]:D,
SpiMasterPorts_2/DataFromMiso_1[7]:EN,3510
SpiMasterPorts_2/DataFromMiso_1[7]:Q,6628
SpiMasterPorts_1/DataFromMiso_7_8_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_8_0_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_8_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_8_0_a2:D,6487
SpiMasterPorts_1/DataFromMiso_7_8_0_a2:Y,4100
MosiMonAdc_obuf/U0/U_IOPAD:D,
MosiMonAdc_obuf/U0/U_IOPAD:E,
MosiMonAdc_obuf/U0/U_IOPAD:PAD,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[1]:CLK,5563
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[1]:D,4486
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[1]:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[1]:Q,5563
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SpiMasterPorts_5/DataToMosi_i[6]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[6]:CLK,4058
SpiMasterPorts_5/DataToMosi_i[6]:D,7350
SpiMasterPorts_5/DataToMosi_i[6]:EN,4183
SpiMasterPorts_5/DataToMosi_i[6]:Q,4058
SpiMasterPorts_5/XferComplete_i:ALn,5390
SpiMasterPorts_5/XferComplete_i:CLK,5432
SpiMasterPorts_5/XferComplete_i:D,5343
SpiMasterPorts_5/XferComplete_i:EN,8432
SpiMasterPorts_5/XferComplete_i:Q,5432
SpiMasterPorts_4/SpiBitPos[1]:ALn,5390
SpiMasterPorts_4/SpiBitPos[1]:CLK,3555
SpiMasterPorts_4/SpiBitPos[1]:D,3239
SpiMasterPorts_4/SpiBitPos[1]:Q,3555
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[0]:CLK,5484
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[0]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[0]:EN,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[0]:Q,5484
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[23]:A,5810
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[23]:B,5761
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[23]:C,3401
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[23]:D,3235
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[23]:Y,3235
SpiMasterPorts_3/DataToMosi_i[22]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[22]:CLK,3773
SpiMasterPorts_3/DataToMosi_i[22]:D,7374
SpiMasterPorts_3/DataToMosi_i[22]:EN,4183
SpiMasterPorts_3/DataToMosi_i[22]:Q,3773
SpiMasterPorts_5/DataToMosi_i[17]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[17]:CLK,2432
SpiMasterPorts_5/DataToMosi_i[17]:D,7392
SpiMasterPorts_5/DataToMosi_i[17]:EN,4183
SpiMasterPorts_5/DataToMosi_i[17]:Q,2432
SpiMasterPorts_0/DataFromMiso_1[14]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[14]:CLK,6874
SpiMasterPorts_0/DataFromMiso_1[14]:D,6447
SpiMasterPorts_0/DataFromMiso_1[14]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[14]:Q,6874
SpiMasterPorts_1/un7_ambadatalatched:A,6658
SpiMasterPorts_1/un7_ambadatalatched:B,6672
SpiMasterPorts_1/un7_ambadatalatched:Y,6658
SpiMasterPorts_6/DataToMosi_i[4]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[4]:CLK,3970
SpiMasterPorts_6/DataToMosi_i[4]:D,7408
SpiMasterPorts_6/DataToMosi_i[4]:EN,4108
SpiMasterPorts_6/DataToMosi_i[4]:Q,3970
SpiMasterPorts_3/Mosi_i_4_23_1_0_wmux:A,4687
SpiMasterPorts_3/Mosi_i_4_23_1_0_wmux:B,4773
SpiMasterPorts_3/Mosi_i_4_23_1_0_wmux:C,2537
SpiMasterPorts_3/Mosi_i_4_23_1_0_wmux:D,2388
SpiMasterPorts_3/Mosi_i_4_23_1_0_wmux:FCO,
SpiMasterPorts_3/Mosi_i_4_23_1_0_wmux:Y,2388
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[19]:A,6725
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[19]:B,6653
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[19]:C,3328
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[19]:D,3314
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[19]:Y,3314
SpiMasterPorts_4/ClkDiv_cry[3]:B,7527
SpiMasterPorts_4/ClkDiv_cry[3]:C,5095
SpiMasterPorts_4/ClkDiv_cry[3]:FCI,5047
SpiMasterPorts_4/ClkDiv_cry[3]:FCO,5047
SpiMasterPorts_4/ClkDiv_cry[3]:S,5110
SpiMasterPorts_0/DataToMosi_i[6]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[6]:CLK,4014
SpiMasterPorts_0/DataToMosi_i[6]:D,7350
SpiMasterPorts_0/DataToMosi_i[6]:EN,4120
SpiMasterPorts_0/DataToMosi_i[6]:Q,4014
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:A,3578
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:B,3488
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:C,6737
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:D,6628
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[13]:Y,3488
SpiMasterPorts_0/DataFromMiso_1_ldmx[3]:A,6537
SpiMasterPorts_0/DataFromMiso_1_ldmx[3]:B,6454
SpiMasterPorts_0/DataFromMiso_1_ldmx[3]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[3]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[3]:Y,6454
SpiMasterPorts_4/DataFromMiso_1_ldmx[6]:A,6549
SpiMasterPorts_4/DataFromMiso_1_ldmx[6]:B,6454
SpiMasterPorts_4/DataFromMiso_1_ldmx[6]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[6]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[6]:Y,6454
SpiMasterPorts_0/DataToMosi_i[17]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[17]:CLK,2388
SpiMasterPorts_0/DataToMosi_i[17]:D,7392
SpiMasterPorts_0/DataToMosi_i[17]:EN,4120
SpiMasterPorts_0/DataToMosi_i[17]:Q,2388
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[23]:A,5712
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[23]:B,5634
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[23]:C,2470
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[23]:D,2367
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[23]:Y,2367
SpiMasterPorts_7/DataFromMiso_1[16]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[16]:CLK,6648
SpiMasterPorts_7/DataFromMiso_1[16]:D,
SpiMasterPorts_7/DataFromMiso_1[16]:EN,3504
SpiMasterPorts_7/DataFromMiso_1[16]:Q,6648
SpiMasterPorts_4/DataFromMiso_1[7]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[7]:CLK,6902
SpiMasterPorts_4/DataFromMiso_1[7]:D,6434
SpiMasterPorts_4/DataFromMiso_1[7]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[7]:Q,6902
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[0]:CLK,7415
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[0]:D,7528
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[0]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[0]:Q,7415
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
SpiMasterPorts_3/Pready:ALn,5390
SpiMasterPorts_3/Pready:CLK,4733
SpiMasterPorts_3/Pready:D,5287
SpiMasterPorts_3/Pready:EN,3311
SpiMasterPorts_3/Pready:Q,4733
SpiMasterPorts_0/Sck_i_0_0:A,4662
SpiMasterPorts_0/Sck_i_0_0:B,3162
SpiMasterPorts_0/Sck_i_0_0:C,7592
SpiMasterPorts_0/Sck_i_0_0:D,4311
SpiMasterPorts_0/Sck_i_0_0:Y,3162
SpiMasterPorts_3/DacNum_i[1]:CLK,7593
SpiMasterPorts_3/DacNum_i[1]:D,7297
SpiMasterPorts_3/DacNum_i[1]:EN,3305
SpiMasterPorts_3/DacNum_i[1]:Q,7593
SpiMasterPorts_7/SpiBitPos_RNIET7I1[3]:A,6719
SpiMasterPorts_7/SpiBitPos_RNIET7I1[3]:B,6624
SpiMasterPorts_7/SpiBitPos_RNIET7I1[3]:C,5595
SpiMasterPorts_7/SpiBitPos_RNIET7I1[3]:Y,5595
SpiMasterPorts_0/DataFromMiso_1[23]:ALn,6135
SpiMasterPorts_0/DataFromMiso_1[23]:CLK,5810
SpiMasterPorts_0/DataFromMiso_1[23]:D,
SpiMasterPorts_0/DataFromMiso_1[23]:EN,4140
SpiMasterPorts_0/DataFromMiso_1[23]:Q,5810
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
SpiMasterPorts_3/un1_rst:A,
SpiMasterPorts_3/un1_rst:B,6112
SpiMasterPorts_3/un1_rst:Y,6112
SpiMasterPorts_4/DataFromMiso_7_18_0_a2_1:A,3171
SpiMasterPorts_4/DataFromMiso_7_18_0_a2_1:B,6549
SpiMasterPorts_4/DataFromMiso_7_18_0_a2_1:Y,3171
SpiMasterPorts_0/DataFromMiso_1_ldmx[13]:A,6531
SpiMasterPorts_0/DataFromMiso_1_ldmx[13]:B,6447
SpiMasterPorts_0/DataFromMiso_1_ldmx[13]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[13]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[13]:Y,6447
SpiMasterPorts_6/DataFromMiso_1[3]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[3]:CLK,5748
SpiMasterPorts_6/DataFromMiso_1[3]:D,
SpiMasterPorts_6/DataFromMiso_1[3]:EN,4035
SpiMasterPorts_6/DataFromMiso_1[3]:Q,5748
SpiMasterPorts_3/SpiBitPos_1_sqmuxa:A,3551
SpiMasterPorts_3/SpiBitPos_1_sqmuxa:B,3640
SpiMasterPorts_3/SpiBitPos_1_sqmuxa:C,5669
SpiMasterPorts_3/SpiBitPos_1_sqmuxa:D,4570
SpiMasterPorts_3/SpiBitPos_1_sqmuxa:Y,3551
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_6/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_6/U0/U_IOINFF:Y,
SpiMasterPorts_0/SpiBitPos_7_1.SUM[4]:A,3317
SpiMasterPorts_0/SpiBitPos_7_1.SUM[4]:B,7580
SpiMasterPorts_0/SpiBitPos_7_1.SUM[4]:C,3089
SpiMasterPorts_0/SpiBitPos_7_1.SUM[4]:D,2966
SpiMasterPorts_0/SpiBitPos_7_1.SUM[4]:Y,2966
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
SpiMasterPorts_6/ClkDiv_cry[6]:B,7575
SpiMasterPorts_6/ClkDiv_cry[6]:C,5201
SpiMasterPorts_6/ClkDiv_cry[6]:FCI,5138
SpiMasterPorts_6/ClkDiv_cry[6]:FCO,5138
SpiMasterPorts_6/ClkDiv_cry[6]:S,5170
SpiMasterPorts_4/DataToMosi_i[22]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[22]:CLK,3818
SpiMasterPorts_4/DataToMosi_i[22]:D,7374
SpiMasterPorts_4/DataToMosi_i[22]:EN,4272
SpiMasterPorts_4/DataToMosi_i[22]:Q,3818
SpiMasterPorts_2/SpiBitPos[3]:ALn,5390
SpiMasterPorts_2/SpiBitPos[3]:CLK,3348
SpiMasterPorts_2/SpiBitPos[3]:D,3248
SpiMasterPorts_2/SpiBitPos[3]:Q,3348
SpiMasterPorts_0/DacNum_i_0_sqmuxa:A,3242
SpiMasterPorts_0/DacNum_i_0_sqmuxa:B,6148
SpiMasterPorts_0/DacNum_i_0_sqmuxa:Y,3242
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
SpiMasterPorts_0/ClkDiv_cry[6]:B,7575
SpiMasterPorts_0/ClkDiv_cry[6]:C,5084
SpiMasterPorts_0/ClkDiv_cry[6]:FCI,5021
SpiMasterPorts_0/ClkDiv_cry[6]:FCO,5021
SpiMasterPorts_0/ClkDiv_cry[6]:S,5053
SpiMasterPorts_6/ClkDiv_cry[0]:B,7479
SpiMasterPorts_6/ClkDiv_cry[0]:C,5138
SpiMasterPorts_6/ClkDiv_cry[0]:FCI,5165
SpiMasterPorts_6/ClkDiv_cry[0]:FCO,5138
SpiMasterPorts_6/ClkDiv_cry[0]:S,5217
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_0:A,3402
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_0:B,5605
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_0:C,2243
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_0:D,3279
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_2_0:Y,2243
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[19]:A,3539
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[19]:B,3455
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[19]:C,6687
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[19]:D,6578
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[19]:Y,3455
SpiMasterPorts_6/DataToMosi_i[2]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[2]:CLK,3149
SpiMasterPorts_6/DataToMosi_i[2]:D,7454
SpiMasterPorts_6/DataToMosi_i[2]:EN,4108
SpiMasterPorts_6/DataToMosi_i[2]:Q,3149
SpiMasterPorts_4/DataFromMiso_1_ldmx[5]:A,6531
SpiMasterPorts_4/DataFromMiso_1_ldmx[5]:B,6454
SpiMasterPorts_4/DataFromMiso_1_ldmx[5]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[5]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[5]:Y,6454
SpiMasterPorts_0/un1_rst_1_set:ALn,6112
SpiMasterPorts_0/un1_rst_1_set:CLK,5752
SpiMasterPorts_0/un1_rst_1_set:EN,8387
SpiMasterPorts_0/un1_rst_1_set:Q,5752
SpiMasterPorts_0/ClkDiv_cry[0]:B,7479
SpiMasterPorts_0/ClkDiv_cry[0]:C,5021
SpiMasterPorts_0/ClkDiv_cry[0]:FCI,5048
SpiMasterPorts_0/ClkDiv_cry[0]:FCO,5021
SpiMasterPorts_0/ClkDiv_cry[0]:S,5100
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SpiMasterPorts_6/Mosi_i_4_23_1_0_wmux:A,4731
SpiMasterPorts_6/Mosi_i_4_23_1_0_wmux:B,4817
SpiMasterPorts_6/Mosi_i_4_23_1_0_wmux:C,2601
SpiMasterPorts_6/Mosi_i_4_23_1_0_wmux:D,2432
SpiMasterPorts_6/Mosi_i_4_23_1_0_wmux:FCO,
SpiMasterPorts_6/Mosi_i_4_23_1_0_wmux:Y,2432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0]:A,5518
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0]:B,5482
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0]:C,5401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0]:Y,5401
SpiMasterPorts_6/DataToMosi_i[12]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[12]:CLK,3843
SpiMasterPorts_6/DataToMosi_i[12]:D,7438
SpiMasterPorts_6/DataToMosi_i[12]:EN,4108
SpiMasterPorts_6/DataToMosi_i[12]:Q,3843
test_obuf[1]/U0/U_IOPAD:D,
test_obuf[1]/U0/U_IOPAD:E,
test_obuf[1]/U0/U_IOPAD:PAD,
SpiMasterPorts_1/DataFromMiso_7_3_2_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_3_2_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_3_2_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_3_2_a2:D,6481
SpiMasterPorts_1/DataFromMiso_7_3_2_a2:Y,4100
nCsMonAdc_obuf/U0/U_IOOUTFF:A,
nCsMonAdc_obuf/U0/U_IOOUTFF:Y,
SpiMasterPorts_6/DataFromMiso_7_9_0_a2:A,7495
SpiMasterPorts_6/DataFromMiso_7_9_0_a2:B,6654
SpiMasterPorts_6/DataFromMiso_7_9_0_a2:C,4261
SpiMasterPorts_6/DataFromMiso_7_9_0_a2:Y,4261
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
test_obuf[1]/U0/U_IOOUTFF:A,
test_obuf[1]/U0/U_IOOUTFF:Y,
SpiMasterPorts_7/un1_rst_2:A,
SpiMasterPorts_7/un1_rst_2:B,6135
SpiMasterPorts_7/un1_rst_2:Y,6135
SpiMasterPorts_0/SpiBitPos_RNIGIPF1_0[0]:A,6696
SpiMasterPorts_0/SpiBitPos_RNIGIPF1_0[0]:B,6617
SpiMasterPorts_0/SpiBitPos_RNIGIPF1_0[0]:C,6579
SpiMasterPorts_0/SpiBitPos_RNIGIPF1_0[0]:D,6461
SpiMasterPorts_0/SpiBitPos_RNIGIPF1_0[0]:Y,6461
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[0]:A,7571
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[0]:B,7693
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[0]:Y,7571
SpiMasterPorts_6/DataFromMiso_1[11]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[11]:CLK,6620
SpiMasterPorts_6/DataFromMiso_1[11]:D,
SpiMasterPorts_6/DataFromMiso_1[11]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[11]:Q,6620
MosiB_obuf/U0/U_IOENFF:A,
MosiB_obuf/U0/U_IOENFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_2[1]:A,5727
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_2[1]:B,5705
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_2[1]:Y,5705
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
SpiMasterPorts_7/SpiBitPos_7_1.N_31_i:A,7623
SpiMasterPorts_7/SpiBitPos_7_1.N_31_i:B,7580
SpiMasterPorts_7/SpiBitPos_7_1.N_31_i:C,4351
SpiMasterPorts_7/SpiBitPos_7_1.N_31_i:D,5547
SpiMasterPorts_7/SpiBitPos_7_1.N_31_i:Y,4351
SpiMasterPorts_6/_decfrac23_0_a2:A,5732
SpiMasterPorts_6/_decfrac23_0_a2:B,5486
SpiMasterPorts_6/_decfrac23_0_a2:C,5386
SpiMasterPorts_6/_decfrac23_0_a2:D,4575
SpiMasterPorts_6/_decfrac23_0_a2:Y,4575
SpiMasterPorts_2/DataFromMiso_7_19_0_a2:A,7594
SpiMasterPorts_2/DataFromMiso_7_19_0_a2:B,7502
SpiMasterPorts_2/DataFromMiso_7_19_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_19_0_a2:Y,3380
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[0]:A,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[0]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[0]:Y,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[0]:A,5485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[0]:B,5410
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[0]:C,5292
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[0]:D,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[0]:Y,4311
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[16]:A,3253
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[16]:B,3405
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[16]:C,2386
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[16]:D,3141
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[16]:Y,2386
SpiMasterPorts_1/DataFromMiso_1[1]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[1]:CLK,6696
SpiMasterPorts_1/DataFromMiso_1[1]:D,
SpiMasterPorts_1/DataFromMiso_1[1]:EN,4021
SpiMasterPorts_1/DataFromMiso_1[1]:Q,6696
SpiMasterPorts_6/DataFromMiso_1[15]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[15]:CLK,6703
SpiMasterPorts_6/DataFromMiso_1[15]:D,
SpiMasterPorts_6/DataFromMiso_1[15]:EN,4055
SpiMasterPorts_6/DataFromMiso_1[15]:Q,6703
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[1]:A,3398
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[1]:B,2432
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[1]:C,6612
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[1]:Y,2432
SpiMasterPorts_5/SpiBitPos_RNIKCHB1[0]:A,6732
SpiMasterPorts_5/SpiBitPos_RNIKCHB1[0]:B,6689
SpiMasterPorts_5/SpiBitPos_RNIKCHB1[0]:C,6566
SpiMasterPorts_5/SpiBitPos_RNIKCHB1[0]:D,6467
SpiMasterPorts_5/SpiBitPos_RNIKCHB1[0]:Y,6467
MisoA_ibuf/U0/U_IOINFF:A,
MisoA_ibuf/U0/U_IOINFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_u_1_0:A,5670
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_u_1_0:B,6578
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_u_1_0:C,5572
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_u_1_0:D,5628
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_u_1_0:Y,5572
SpiMasterPorts_2/Sck_i:ALn,5390
SpiMasterPorts_2/Sck_i:CLK,4660
SpiMasterPorts_2/Sck_i:D,4335
SpiMasterPorts_2/Sck_i:Q,4660
SpiMasterPorts_2/DataFromMiso_1[18]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[18]:CLK,6723
SpiMasterPorts_2/DataFromMiso_1[18]:D,
SpiMasterPorts_2/DataFromMiso_1[18]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[18]:Q,6723
nCsC_obuf/U0/U_IOPAD:D,
nCsC_obuf/U0/U_IOPAD:E,
nCsC_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_5/Sck_i_0_0_a2_1:A,5696
SpiMasterPorts_5/Sck_i_0_0_a2_1:B,5621
SpiMasterPorts_5/Sck_i_0_0_a2_1:C,4607
SpiMasterPorts_5/Sck_i_0_0_a2_1:D,4414
SpiMasterPorts_5/Sck_i_0_0_a2_1:Y,4414
SpiMasterPorts_5/DataFromMiso_1[5]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[5]:CLK,6624
SpiMasterPorts_5/DataFromMiso_1[5]:D,6435
SpiMasterPorts_5/DataFromMiso_1[5]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[5]:Q,6624
SpiMasterPorts_4/XferComplete_i_4_iv_i:A,7702
SpiMasterPorts_4/XferComplete_i_4_iv_i:B,5311
SpiMasterPorts_4/XferComplete_i_4_iv_i:C,5396
SpiMasterPorts_4/XferComplete_i_4_iv_i:Y,5311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[5]:CLK,6631
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[5]:D,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[5]:EN,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[5]:Q,6631
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:A,6785
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:B,6707
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:C,2538
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:D,3312
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[7]:Y,2538
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[5]:A,4224
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[5]:B,3181
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[5]:C,4100
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[5]:D,3987
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[5]:Y,3181
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0[1]:CLK,4416
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0[1]:D,5386
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0[1]:EN,7528
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0[1]:Q,4416
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s0_0_a2:A,4416
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s0_0_a2:B,4378
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s0_0_a2:Y,4378
SpiMasterPorts_0/DataFromMiso_7_11_0_a2:A,6638
SpiMasterPorts_0/DataFromMiso_7_11_0_a2:B,4068
SpiMasterPorts_0/DataFromMiso_7_11_0_a2:C,7463
SpiMasterPorts_0/DataFromMiso_7_11_0_a2:D,6416
SpiMasterPorts_0/DataFromMiso_7_11_0_a2:Y,4068
nCsE_obuf/U0/U_IOENFF:A,
nCsE_obuf/U0/U_IOENFF:Y,
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0[4]:A,6562
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0[4]:B,7603
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0[4]:C,5276
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0[4]:D,6421
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0[4]:Y,5276
SpiMasterPorts_6/DataFromMiso_7_17_0_a2:A,7478
SpiMasterPorts_6/DataFromMiso_7_17_0_a2:B,7459
SpiMasterPorts_6/DataFromMiso_7_17_0_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_17_0_a2:D,6468
SpiMasterPorts_6/DataFromMiso_7_17_0_a2:Y,4114
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_1/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_1/U0/U_IOPAD:Y,
SckADCs_obuf/U0/U_IOENFF:A,
SckADCs_obuf/U0/U_IOENFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11:CLK,5497
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11:D,3352
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11:EN,3103
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11:Q,5497
SpiMasterPorts_0/_decfrac23_0_a2:A,5801
SpiMasterPorts_0/_decfrac23_0_a2:B,5761
SpiMasterPorts_0/_decfrac23_0_a2:C,5665
SpiMasterPorts_0/_decfrac23_0_a2:D,4625
SpiMasterPorts_0/_decfrac23_0_a2:Y,4625
SpiMasterPorts_2/DataFromMiso_1[13]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[13]:CLK,6815
SpiMasterPorts_2/DataFromMiso_1[13]:D,
SpiMasterPorts_2/DataFromMiso_1[13]:EN,3354
SpiMasterPorts_2/DataFromMiso_1[13]:Q,6815
SpiMasterPorts_3/SpiBitPos_7_1.CO1:A,3551
SpiMasterPorts_3/SpiBitPos_7_1.CO1:B,6464
SpiMasterPorts_3/SpiBitPos_7_1.CO1:C,4591
SpiMasterPorts_3/SpiBitPos_7_1.CO1:Y,3551
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[11]:A,6788
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[11]:B,6710
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[11]:C,2551
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[11]:D,2448
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[11]:Y,2448
SpiMasterPorts_3/ClkDiv_cry[3]:B,7527
SpiMasterPorts_3/ClkDiv_cry[3]:C,5192
SpiMasterPorts_3/ClkDiv_cry[3]:FCI,5144
SpiMasterPorts_3/ClkDiv_cry[3]:FCO,5144
SpiMasterPorts_3/ClkDiv_cry[3]:S,5207
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_wmux_0:A,2388
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_wmux_0:B,3403
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_wmux_0:C,3523
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_wmux_0:D,3260
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_wmux_0:FCI,
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_wmux_0:Y,2388
SpiMasterPorts_1/un1_rst_2:A,
SpiMasterPorts_1/un1_rst_2:B,6135
SpiMasterPorts_1/un1_rst_2:Y,6135
SpiMasterPorts_5/DataToMosi_i[7]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[7]:CLK,3931
SpiMasterPorts_5/DataToMosi_i[7]:D,7346
SpiMasterPorts_5/DataToMosi_i[7]:EN,4183
SpiMasterPorts_5/DataToMosi_i[7]:Q,3931
SpiMasterPorts_4/DataFromMiso_7_8_0_a2:A,7521
SpiMasterPorts_4/DataFromMiso_7_8_0_a2:B,7537
SpiMasterPorts_4/DataFromMiso_7_8_0_a2:C,3171
SpiMasterPorts_4/DataFromMiso_7_8_0_a2:D,6421
SpiMasterPorts_4/DataFromMiso_7_8_0_a2:Y,3171
SpiMasterPorts_2/nCs[0]:ALn,5390
SpiMasterPorts_2/nCs[0]:CLK,
SpiMasterPorts_2/nCs[0]:EN,6651
SpiMasterPorts_2/nCs[0]:Q,
SpiMasterPorts_3/DataToMosi_i[16]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[16]:CLK,2754
SpiMasterPorts_3/DataToMosi_i[16]:D,7411
SpiMasterPorts_3/DataToMosi_i[16]:EN,4183
SpiMasterPorts_3/DataToMosi_i[16]:Q,2754
SpiMasterPorts_2/DataFromMiso_1[12]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[12]:CLK,6675
SpiMasterPorts_2/DataFromMiso_1[12]:D,
SpiMasterPorts_2/DataFromMiso_1[12]:EN,3275
SpiMasterPorts_2/DataFromMiso_1[12]:Q,6675
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SpiMasterPorts_5/DataFromMiso_1_RNI1VEM[23]:A,5884
SpiMasterPorts_5/DataFromMiso_1_RNI1VEM[23]:B,
SpiMasterPorts_5/DataFromMiso_1_RNI1VEM[23]:C,5761
SpiMasterPorts_5/DataFromMiso_1_RNI1VEM[23]:Y,5761
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa:A,6691
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa:B,6553
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa:C,5461
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa:D,5354
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa:Y,5354
SpiMasterPorts_7/DataFromMiso_7_9_0_a2_0:A,6486
SpiMasterPorts_7/DataFromMiso_7_9_0_a2_0:B,3302
SpiMasterPorts_7/DataFromMiso_7_9_0_a2_0:C,6373
SpiMasterPorts_7/DataFromMiso_7_9_0_a2_0:Y,3302
SpiMasterPorts_7/DataFromMiso_1_en_1_0[5]:A,6698
SpiMasterPorts_7/DataFromMiso_1_en_1_0[5]:B,6636
SpiMasterPorts_7/DataFromMiso_1_en_1_0[5]:C,5601
SpiMasterPorts_7/DataFromMiso_1_en_1_0[5]:Y,5601
SpiMasterPorts_0/DataFromMiso_1_ldmx[2]:A,6549
SpiMasterPorts_0/DataFromMiso_1_ldmx[2]:B,6427
SpiMasterPorts_0/DataFromMiso_1_ldmx[2]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[2]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[2]:Y,6427
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[18]:A,6770
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[18]:B,6721
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[18]:C,3372
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[18]:D,3206
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[18]:Y,3206
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[11]:A,6835
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[11]:B,6786
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[11]:C,3434
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[11]:D,3267
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[11]:Y,3267
SpiMasterPorts_2/DataToMosi_i[4]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[4]:CLK,4055
SpiMasterPorts_2/DataToMosi_i[4]:D,7408
SpiMasterPorts_2/DataToMosi_i[4]:EN,3349
SpiMasterPorts_2/DataToMosi_i[4]:Q,4055
SpiMasterPorts_0/Mosi_i_4_9:A,4600
SpiMasterPorts_0/Mosi_i_4_9:B,4352
SpiMasterPorts_0/Mosi_i_4_9:C,4477
SpiMasterPorts_0/Mosi_i_4_9:Y,4352
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_i_0_o2[2]:A,3098
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_i_0_o2[2]:B,3084
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_i_0_o2[2]:C,3045
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_i_0_o2[2]:Y,3045
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:A,2520
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:B,2432
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:C,5668
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:D,5559
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:Y,2432
SpiMasterPorts_7/ClkDiv[7]:ALn,5390
SpiMasterPorts_7/ClkDiv[7]:CLK,3539
SpiMasterPorts_7/ClkDiv[7]:D,5076
SpiMasterPorts_7/ClkDiv[7]:EN,8504
SpiMasterPorts_7/ClkDiv[7]:Q,3539
SpiMasterPorts_0/DataToMosi_i[7]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[7]:CLK,3887
SpiMasterPorts_0/DataToMosi_i[7]:D,7346
SpiMasterPorts_0/DataToMosi_i[7]:EN,4120
SpiMasterPorts_0/DataToMosi_i[7]:Q,3887
MosiC_obuf/U0/U_IOOUTFF:A,
MosiC_obuf/U0/U_IOOUTFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
SpiMasterPorts_7/DataFromMiso_1_ldmx[20]:A,6537
SpiMasterPorts_7/DataFromMiso_1_ldmx[20]:B,5581
SpiMasterPorts_7/DataFromMiso_1_ldmx[20]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[20]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[20]:Y,5581
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[7]:A,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[7]:B,6756
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[7]:C,5461
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[7]:D,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[7]:Y,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl_1_sqmuxa:A,6656
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl_1_sqmuxa:B,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl_1_sqmuxa:C,7527
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl_1_sqmuxa:D,7280
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl_1_sqmuxa:Y,5302
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
SpiMasterPorts_1/un6_ncslatchedlto8:A,4531
SpiMasterPorts_1/un6_ncslatchedlto8:B,4482
SpiMasterPorts_1/un6_ncslatchedlto8:C,3419
SpiMasterPorts_1/un6_ncslatchedlto8:D,3257
SpiMasterPorts_1/un6_ncslatchedlto8:Y,3257
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[16]:A,6647
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[16]:B,6569
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[16]:C,3333
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[16]:D,3141
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[16]:Y,3141
SpiMasterPorts_6/DataFromMiso_1[20]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[20]:CLK,6667
SpiMasterPorts_6/DataFromMiso_1[20]:D,
SpiMasterPorts_6/DataFromMiso_1[20]:EN,4055
SpiMasterPorts_6/DataFromMiso_1[20]:Q,6667
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_0_wmux:A,3085
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_0_wmux:B,2935
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_0_wmux:C,3061
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_0_wmux:D,2798
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_0_wmux:FCO,
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_0_wmux:Y,2798
SpiMasterPorts_3/DataFromMiso_1[10]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[10]:CLK,6602
SpiMasterPorts_3/DataFromMiso_1[10]:D,
SpiMasterPorts_3/DataFromMiso_1[10]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[10]:Q,6602
test_obuf[3]/U0/U_IOOUTFF:A,
test_obuf[3]/U0/U_IOOUTFF:Y,
SpiMasterPorts_3/DataToMosi_i[21]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[21]:CLK,3260
SpiMasterPorts_3/DataToMosi_i[21]:D,7332
SpiMasterPorts_3/DataToMosi_i[21]:EN,4183
SpiMasterPorts_3/DataToMosi_i[21]:Q,3260
SpiMasterPorts_0/ClkDiv_s_735:B,5048
SpiMasterPorts_0/ClkDiv_s_735:FCO,5048
SpiMasterPorts_5/nCsce[0]:A,7720
SpiMasterPorts_5/nCsce[0]:B,6612
SpiMasterPorts_5/nCsce[0]:C,7593
SpiMasterPorts_5/nCsce[0]:Y,6612
SpiMasterPorts_4/un1_rst_2_rs:ALn,
SpiMasterPorts_4/un1_rst_2_rs:CLK,
SpiMasterPorts_4/un1_rst_2_rs:Q,
SpiMasterPorts_2/AmbaDataLatched:ALn,5390
SpiMasterPorts_2/AmbaDataLatched:CLK,6538
SpiMasterPorts_2/AmbaDataLatched:EN,3349
SpiMasterPorts_2/AmbaDataLatched:Q,6538
SpiMasterPorts_4/Sck_i_0_0_o2_0:A,4337
SpiMasterPorts_4/Sck_i_0_0_o2_0:B,6561
SpiMasterPorts_4/Sck_i_0_0_o2_0:C,6378
SpiMasterPorts_4/Sck_i_0_0_o2_0:Y,4337
SpiMasterPorts_1/XferComplete_i:ALn,5390
SpiMasterPorts_1/XferComplete_i:CLK,5407
SpiMasterPorts_1/XferComplete_i:D,5415
SpiMasterPorts_1/XferComplete_i:EN,8478
SpiMasterPorts_1/XferComplete_i:Q,5407
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[0]:A,6893
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[0]:B,6815
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[0]:C,3579
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[0]:D,3387
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[0]:Y,3387
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
SpiMasterPorts_2/DataToMosi_i[2]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[2]:CLK,3234
SpiMasterPorts_2/DataToMosi_i[2]:D,7454
SpiMasterPorts_2/DataToMosi_i[2]:EN,3349
SpiMasterPorts_2/DataToMosi_i[2]:Q,3234
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[0]:CLK,6692
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[0]:D,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[0]:EN,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[0]:Q,6692
SpiMasterPorts_6/DacNum_i[1]:CLK,7593
SpiMasterPorts_6/DacNum_i[1]:D,7297
SpiMasterPorts_6/DacNum_i[1]:EN,3230
SpiMasterPorts_6/DacNum_i[1]:Q,7593
SpiMasterPorts_5/DataFromMiso_1[6]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[6]:CLK,6805
SpiMasterPorts_5/DataFromMiso_1[6]:D,5655
SpiMasterPorts_5/DataFromMiso_1[6]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[6]:Q,6805
SpiMasterPorts_1/DataToMosi_i[16]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[16]:CLK,2754
SpiMasterPorts_1/DataToMosi_i[16]:D,7411
SpiMasterPorts_1/DataToMosi_i[16]:EN,3349
SpiMasterPorts_1/DataToMosi_i[16]:Q,2754
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_2/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_2/U0/U_IOINFF:Y,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:A,3267
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:B,2448
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:C,3375
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:D,3247
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:Y,2448
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[12]:A,6728
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[12]:B,6673
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[12]:C,3261
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[12]:D,3221
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[12]:Y,3221
SpiMasterPorts_1/nCsLatched:ALn,5390
SpiMasterPorts_1/nCsLatched:CLK,4590
SpiMasterPorts_1/nCsLatched:EN,7624
SpiMasterPorts_1/nCsLatched:Q,4590
SpiMasterPorts_6/DataFromMiso_7_7_0_a2:A,7470
SpiMasterPorts_6/DataFromMiso_7_7_0_a2:B,7459
SpiMasterPorts_6/DataFromMiso_7_7_0_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_7_0_a2:D,6530
SpiMasterPorts_6/DataFromMiso_7_7_0_a2:Y,4114
SpiMasterPorts_2/Pready_1_sqmuxa_1_i:A,2477
SpiMasterPorts_2/Pready_1_sqmuxa_1_i:B,4316
SpiMasterPorts_2/Pready_1_sqmuxa_1_i:Y,2477
SpiMasterPorts_1/DataFromMiso_7_22_0_a2:A,7502
SpiMasterPorts_1/DataFromMiso_7_22_0_a2:B,7372
SpiMasterPorts_1/DataFromMiso_7_22_0_a2:C,6543
SpiMasterPorts_1/DataFromMiso_7_22_0_a2:D,4021
SpiMasterPorts_1/DataFromMiso_7_22_0_a2:Y,4021
SpiMasterPorts_6/Mosi_i_4_9:A,4645
SpiMasterPorts_6/Mosi_i_4_9:B,4319
SpiMasterPorts_6/Mosi_i_4_9:C,4522
SpiMasterPorts_6/Mosi_i_4_9:Y,4319
SpiMasterPorts_1/DataFromMiso_7_10_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_10_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_10_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_10_0_a2:D,6487
SpiMasterPorts_1/DataFromMiso_7_10_0_a2:Y,4100
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[3]:A,5579
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[3]:B,5504
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[3]:C,5386
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[3]:D,4334
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[3]:Y,4334
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[13]:A,6815
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[13]:B,6737
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[13]:C,2577
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[13]:D,2475
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[13]:Y,2475
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[16]:A,3495
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[16]:B,3405
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[16]:C,6648
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[16]:D,6545
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[16]:Y,3405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8R2A5[1]:B,7431
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8R2A5[1]:C,4933
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8R2A5[1]:D,7123
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8R2A5[1]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8R2A5[1]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8R2A5[1]:S,5063
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[6]:A,6768
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[6]:B,7703
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[6]:C,6610
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[6]:D,6496
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[6]:Y,6496
SpiMasterPorts_0/DataToMosi_i[12]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[12]:CLK,3799
SpiMasterPorts_0/DataToMosi_i[12]:D,7438
SpiMasterPorts_0/DataToMosi_i[12]:EN,4120
SpiMasterPorts_0/DataToMosi_i[12]:Q,3799
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[1]:A,7709
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[1]:B,7653
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[1]:C,4486
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[1]:Y,4486
SpiMasterPorts_5/ClkDiv_cry[3]:B,7527
SpiMasterPorts_5/ClkDiv_cry[3]:C,5127
SpiMasterPorts_5/ClkDiv_cry[3]:FCI,5079
SpiMasterPorts_5/ClkDiv_cry[3]:FCO,5079
SpiMasterPorts_5/ClkDiv_cry[3]:S,5142
SpiMasterPorts_4/DataFromMiso_1_en_0[22]:A,6792
SpiMasterPorts_4/DataFromMiso_1_en_0[22]:B,6754
SpiMasterPorts_4/DataFromMiso_1_en_0[22]:C,6569
SpiMasterPorts_4/DataFromMiso_1_en_0[22]:D,6531
SpiMasterPorts_4/DataFromMiso_1_en_0[22]:Y,6531
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[7]:A,6902
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[7]:B,6830
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[7]:C,3505
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[7]:D,3491
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[7]:Y,3491
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
SpiMasterPorts_5/DataFromMiso_1[4]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[4]:CLK,6808
SpiMasterPorts_5/DataFromMiso_1[4]:D,5668
SpiMasterPorts_5/DataFromMiso_1[4]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[4]:Q,6808
SpiMasterPorts_3/un6_ncslatchedlto8:A,4825
SpiMasterPorts_3/un6_ncslatchedlto8:B,4776
SpiMasterPorts_3/un6_ncslatchedlto8:C,3713
SpiMasterPorts_3/un6_ncslatchedlto8:D,3551
SpiMasterPorts_3/un6_ncslatchedlto8:Y,3551
SpiMasterPorts_2/DataFromMiso_1[21]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[21]:CLK,6778
SpiMasterPorts_2/DataFromMiso_1[21]:D,
SpiMasterPorts_2/DataFromMiso_1[21]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[21]:Q,6778
SpiMasterPorts_6/SpiBitPos_7_1.SUM[1]:A,4541
SpiMasterPorts_6/SpiBitPos_7_1.SUM[1]:B,7489
SpiMasterPorts_6/SpiBitPos_7_1.SUM[1]:C,5579
SpiMasterPorts_6/SpiBitPos_7_1.SUM[1]:Y,4541
SpiMasterPorts_0/SpiBitPos[0]:ALn,5390
SpiMasterPorts_0/SpiBitPos[0]:CLK,3459
SpiMasterPorts_0/SpiBitPos[0]:D,3962
SpiMasterPorts_0/SpiBitPos[0]:Q,3459
SpiMasterPorts_0/Mosi_i_4_23_1_wmux_0:A,2388
SpiMasterPorts_0/Mosi_i_4_23_1_wmux_0:B,5587
SpiMasterPorts_0/Mosi_i_4_23_1_wmux_0:C,3582
SpiMasterPorts_0/Mosi_i_4_23_1_wmux_0:D,4352
SpiMasterPorts_0/Mosi_i_4_23_1_wmux_0:FCI,
SpiMasterPorts_0/Mosi_i_4_23_1_wmux_0:Y,2388
SpiMasterPorts_7/ClkDiv[4]:ALn,5390
SpiMasterPorts_7/ClkDiv[4]:CLK,3464
SpiMasterPorts_7/ClkDiv[4]:D,5123
SpiMasterPorts_7/ClkDiv[4]:EN,8504
SpiMasterPorts_7/ClkDiv[4]:Q,3464
SpiMasterPorts_4/ClkDiv_s[8]:B,7576
SpiMasterPorts_4/ClkDiv_s[8]:C,5110
SpiMasterPorts_4/ClkDiv_s[8]:FCI,5047
SpiMasterPorts_4/ClkDiv_s[8]:S,5047
SpiMasterPorts_3/DataFromMiso_7_4_1_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_4_1_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_4_1_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_4_1_a2:D,6494
SpiMasterPorts_3/DataFromMiso_7_4_1_a2:Y,4093
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_0_wmux:A,3183
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_0_wmux:B,3013
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_0_wmux:C,3146
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_0_wmux:D,2883
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_0_wmux:FCO,
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_0_wmux:Y,2883
SpiMasterPorts_2/un1_rst_3_rs:ALn,
SpiMasterPorts_2/un1_rst_3_rs:CLK,
SpiMasterPorts_2/un1_rst_3_rs:Q,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
SpiMasterPorts_1/DataFromMiso_7_17_0_a2_0:A,6539
SpiMasterPorts_1/DataFromMiso_7_17_0_a2_0:B,6503
SpiMasterPorts_1/DataFromMiso_7_17_0_a2_0:Y,6503
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[14]:A,6697
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[14]:B,6625
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[14]:C,3300
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[14]:D,3286
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[14]:Y,3286
SpiMasterPorts_4/DataFromMiso_1_ldmx[8]:A,6504
SpiMasterPorts_4/DataFromMiso_1_ldmx[8]:B,5622
SpiMasterPorts_4/DataFromMiso_1_ldmx[8]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[8]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[8]:Y,5622
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[7]:A,6533
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[7]:B,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[7]:C,7666
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[7]:D,6360
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[7]:Y,5419
SpiMasterPorts_4/Pready:ALn,5390
SpiMasterPorts_4/Pready:CLK,4777
SpiMasterPorts_4/Pready:D,5258
SpiMasterPorts_4/Pready:EN,3400
SpiMasterPorts_4/Pready:Q,4777
SpiMasterPorts_1/Mosi_i_4_2_i_m2:A,2537
SpiMasterPorts_1/Mosi_i_4_2_i_m2:B,3831
SpiMasterPorts_1/Mosi_i_4_2_i_m2:C,3528
SpiMasterPorts_1/Mosi_i_4_2_i_m2:Y,2537
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:A,3336
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:B,3488
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:C,2475
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:D,3230
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:Y,2475
MosiA_obuf/U0/U_IOOUTFF:A,
MosiA_obuf/U0/U_IOOUTFF:Y,
SpiMasterPorts_3/SpiBitPos_7_1.SUM[3]:A,7493
SpiMasterPorts_3/SpiBitPos_7_1.SUM[3]:B,7653
SpiMasterPorts_3/SpiBitPos_7_1.SUM[3]:C,3551
SpiMasterPorts_3/SpiBitPos_7_1.SUM[3]:D,4320
SpiMasterPorts_3/SpiBitPos_7_1.SUM[3]:Y,3551
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[0]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[0]:D,7528
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[0]:EN,4210
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[0]:Q,8660
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[19]:A,6855
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[19]:B,6777
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[19]:C,2618
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[19]:D,2515
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[19]:Y,2515
SpiMasterPorts_6/Mosi_i_4_23_2_0_1:A,4654
SpiMasterPorts_6/Mosi_i_4_23_2_0_1:B,3477
SpiMasterPorts_6/Mosi_i_4_23_2_0_1:C,4752
SpiMasterPorts_6/Mosi_i_4_23_2_0_1:D,4644
SpiMasterPorts_6/Mosi_i_4_23_2_0_1:Y,3477
MosiC_obuf/U0/U_IOENFF:A,
MosiC_obuf/U0/U_IOENFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[7]:CLK,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[7]:D,7346
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[7]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[7]:Q,6805
SpiMasterPorts_1/DataFromMiso_7_0_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_0_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_0_0_a2:C,3356
SpiMasterPorts_1/DataFromMiso_7_0_0_a2:D,6503
SpiMasterPorts_1/DataFromMiso_7_0_0_a2:Y,3356
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
SpiMasterPorts_0/Sck_i_RNI3LLC1_0:A,6678
SpiMasterPorts_0/Sck_i_RNI3LLC1_0:B,6642
SpiMasterPorts_0/Sck_i_RNI3LLC1_0:C,6482
SpiMasterPorts_0/Sck_i_RNI3LLC1_0:D,6427
SpiMasterPorts_0/Sck_i_RNI3LLC1_0:Y,6427
SpiMasterPorts_3/DataFromMiso_7_20_0_a2:A,7503
SpiMasterPorts_3/DataFromMiso_7_20_0_a2:B,7372
SpiMasterPorts_3/DataFromMiso_7_20_0_a2:C,6550
SpiMasterPorts_3/DataFromMiso_7_20_0_a2:D,4014
SpiMasterPorts_3/DataFromMiso_7_20_0_a2:Y,4014
SpiMasterPorts_2/DacNum_i[0]:CLK,7720
SpiMasterPorts_2/DacNum_i[0]:D,7355
SpiMasterPorts_2/DacNum_i[0]:EN,2471
SpiMasterPorts_2/DacNum_i[0]:Q,7720
SpiMasterPorts_1/Sck_i_0_0_o2:A,4845
SpiMasterPorts_1/Sck_i_0_0_o2:B,4617
SpiMasterPorts_1/Sck_i_0_0_o2:C,4520
SpiMasterPorts_1/Sck_i_0_0_o2:D,3647
SpiMasterPorts_1/Sck_i_0_0_o2:Y,3647
SpiMasterPorts_5/SpiBitPos_7_1.SUM[0]:A,4342
SpiMasterPorts_5/SpiBitPos_7_1.SUM[0]:B,7646
SpiMasterPorts_5/SpiBitPos_7_1.SUM[0]:C,5482
SpiMasterPorts_5/SpiBitPos_7_1.SUM[0]:Y,4342
SpiMasterPorts_2/Mosi_i_4_2_i_m2:A,2750
SpiMasterPorts_2/Mosi_i_4_2_i_m2:B,3960
SpiMasterPorts_2/Mosi_i_4_2_i_m2:C,3741
SpiMasterPorts_2/Mosi_i_4_2_i_m2:Y,2750
SpiMasterPorts_0/un6_ncslatchedlto3:A,3184
SpiMasterPorts_0/un6_ncslatchedlto3:B,3135
SpiMasterPorts_0/un6_ncslatchedlto3:C,3060
SpiMasterPorts_0/un6_ncslatchedlto3:D,2966
SpiMasterPorts_0/un6_ncslatchedlto3:Y,2966
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[1]:A,6813
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[1]:B,6741
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[1]:C,3416
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[1]:D,3402
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[1]:Y,3402
SpiMasterPorts_4/un1_rst_2:A,
SpiMasterPorts_4/un1_rst_2:B,6135
SpiMasterPorts_4/un1_rst_2:Y,6135
nCsC_obuf/U0/U_IOENFF:A,
nCsC_obuf/U0/U_IOENFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
SpiMasterPorts_7/DataFromMiso_1[9]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[9]:CLK,6555
SpiMasterPorts_7/DataFromMiso_1[9]:D,5601
SpiMasterPorts_7/DataFromMiso_1[9]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[9]:Q,6555
SpiMasterPorts_3/DataToMosi_i[4]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[4]:CLK,3926
SpiMasterPorts_3/DataToMosi_i[4]:D,7408
SpiMasterPorts_3/DataToMosi_i[4]:EN,4183
SpiMasterPorts_3/DataToMosi_i[4]:Q,3926
SpiMasterPorts_1/DataFromMiso_1[13]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[13]:CLK,6737
SpiMasterPorts_1/DataFromMiso_1[13]:D,
SpiMasterPorts_1/DataFromMiso_1[13]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[13]:Q,6737
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:A,2600
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:B,2513
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:C,5748
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:D,5639
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:Y,2513
SpiMasterPorts_4/un1_rst_3_rs:ALn,
SpiMasterPorts_4/un1_rst_3_rs:CLK,
SpiMasterPorts_4/un1_rst_3_rs:Q,
SpiMasterPorts_7/Pready_RNO:A,4777
SpiMasterPorts_7/Pready_RNO:B,6596
SpiMasterPorts_7/Pready_RNO:C,5277
SpiMasterPorts_7/Pready_RNO:Y,4777
SpiMasterPorts_0/DataFromMiso_1_ldmx[6]:A,6549
SpiMasterPorts_0/DataFromMiso_1_ldmx[6]:B,6447
SpiMasterPorts_0/DataFromMiso_1_ldmx[6]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[6]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[6]:Y,6447
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_RNIN3N7:A,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_RNIN3N7:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
SpiMasterPorts_7/ClkDiv_cry[2]:B,7511
SpiMasterPorts_7/ClkDiv_cry[2]:C,5092
SpiMasterPorts_7/ClkDiv_cry[2]:FCI,5060
SpiMasterPorts_7/ClkDiv_cry[2]:FCO,5060
SpiMasterPorts_7/ClkDiv_cry[2]:S,5123
SpiMasterPorts_6/Pready_1_sqmuxa:A,6738
SpiMasterPorts_6/Pready_1_sqmuxa:B,6617
SpiMasterPorts_6/Pready_1_sqmuxa:C,4580
SpiMasterPorts_6/Pready_1_sqmuxa:D,4297
SpiMasterPorts_6/Pready_1_sqmuxa:Y,4297
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[14]:A,3511
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[14]:B,3432
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[14]:C,6659
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[14]:D,6550
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[14]:Y,3432
SpiMasterPorts_0/DataFromMiso_1_ldmx[16]:A,6498
SpiMasterPorts_0/DataFromMiso_1_ldmx[16]:B,6500
SpiMasterPorts_0/DataFromMiso_1_ldmx[16]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[16]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[16]:Y,6498
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_2/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_2/U0/U_IOPAD:Y,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_1:A,3206
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_1:B,2952
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_1:C,3149
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_1:D,2886
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_1:FCI,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_1:FCO,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_1:Y,2886
SpiMasterPorts_2/nCsLatched:ALn,5390
SpiMasterPorts_2/nCsLatched:CLK,4623
SpiMasterPorts_2/nCsLatched:EN,7617
SpiMasterPorts_2/nCsLatched:Q,4623
SpiMasterPorts_1/DataToMosi_i[23]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[23]:CLK,3952
SpiMasterPorts_1/DataToMosi_i[23]:D,7609
SpiMasterPorts_1/DataToMosi_i[23]:EN,3349
SpiMasterPorts_1/DataToMosi_i[23]:Q,3952
SpiMasterPorts_5/DataToMosi_i[11]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[11]:CLK,4790
SpiMasterPorts_5/DataToMosi_i[11]:D,7399
SpiMasterPorts_5/DataToMosi_i[11]:EN,4183
SpiMasterPorts_5/DataToMosi_i[11]:Q,4790
SpiMasterPorts_1/DataFromMiso_1[19]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[19]:CLK,6777
SpiMasterPorts_1/DataFromMiso_1[19]:D,
SpiMasterPorts_1/DataFromMiso_1[19]:EN,3356
SpiMasterPorts_1/DataFromMiso_1[19]:Q,6777
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0ce[1]:A,7528
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0ce[1]:B,7594
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0ce[1]:Y,7528
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i_1:A,4407
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i_1:B,4341
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i_1:C,4257
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i_1:D,4145
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i_1:Y,4145
SpiMasterPorts_4/DacNum_i_0_sqmuxa:A,3394
SpiMasterPorts_4/DacNum_i_0_sqmuxa:B,6148
SpiMasterPorts_4/DacNum_i_0_sqmuxa:Y,3394
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_1:A,3102
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_1:B,2985
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_1:C,3105
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_1:D,2842
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_1:FCI,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_1:FCO,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_1:Y,2842
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
SpiMasterPorts_3/SpiBitPos_7_1.SUM[2]:A,7538
SpiMasterPorts_3/SpiBitPos_7_1.SUM[2]:B,7444
SpiMasterPorts_3/SpiBitPos_7_1.SUM[2]:C,5586
SpiMasterPorts_3/SpiBitPos_7_1.SUM[2]:D,4329
SpiMasterPorts_3/SpiBitPos_7_1.SUM[2]:Y,4329
SpiMasterPorts_3/DataToMosi_i[2]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[2]:CLK,3105
SpiMasterPorts_3/DataToMosi_i[2]:D,7454
SpiMasterPorts_3/DataToMosi_i[2]:EN,4183
SpiMasterPorts_3/DataToMosi_i[2]:Q,3105
SpiMasterPorts_3/DataFromMiso_1[23]:ALn,6135
SpiMasterPorts_3/DataFromMiso_1[23]:CLK,5555
SpiMasterPorts_3/DataFromMiso_1[23]:D,
SpiMasterPorts_3/DataFromMiso_1[23]:EN,5403
SpiMasterPorts_3/DataFromMiso_1[23]:Q,5555
SpiMasterPorts_2/ClkDiv[7]:ALn,5390
SpiMasterPorts_2/ClkDiv[7]:CLK,3512
SpiMasterPorts_2/ClkDiv[7]:D,5173
SpiMasterPorts_2/ClkDiv[7]:EN,8471
SpiMasterPorts_2/ClkDiv[7]:Q,3512
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:A,3299
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:B,3451
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:C,2441
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:D,3196
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:Y,2441
MisoC_ibuf/U0/U_IOPAD:PAD,
MisoC_ibuf/U0/U_IOPAD:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
SpiMasterPorts_3/DataFromMiso_7_1:A,5403
SpiMasterPorts_3/DataFromMiso_7_1:B,5568
SpiMasterPorts_3/DataFromMiso_7_1:C,7521
SpiMasterPorts_3/DataFromMiso_7_1:D,6422
SpiMasterPorts_3/DataFromMiso_7_1:Y,5403
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_0/U0/U_IOOUTFF:A,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_0/U0/U_IOOUTFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
SpiMasterPorts_6/Mosi_i_4_8_1_0:A,3996
SpiMasterPorts_6/Mosi_i_4_8_1_0:B,3931
SpiMasterPorts_6/Mosi_i_4_8_1_0:C,3604
SpiMasterPorts_6/Mosi_i_4_8_1_0:D,3686
SpiMasterPorts_6/Mosi_i_4_8_1_0:Y,3604
SpiMasterPorts_6/un1_rst_2_rs:ALn,
SpiMasterPorts_6/un1_rst_2_rs:CLK,
SpiMasterPorts_6/un1_rst_2_rs:Q,
SpiMasterPorts_5/ClkDiv_s[8]:B,7576
SpiMasterPorts_5/ClkDiv_s[8]:C,5142
SpiMasterPorts_5/ClkDiv_s[8]:FCI,5079
SpiMasterPorts_5/ClkDiv_s[8]:S,5079
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
SpiMasterPorts_1/nCs[0]:ALn,5390
SpiMasterPorts_1/nCs[0]:CLK,
SpiMasterPorts_1/nCs[0]:EN,6658
SpiMasterPorts_1/nCs[0]:Q,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[12]:A,6551
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[12]:B,6473
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[12]:C,3237
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[12]:D,3045
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[12]:Y,3045
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[0]:CLK,5401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[0]:D,4610
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[0]:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[0]:Q,5401
SpiMasterPorts_6/DataFromMiso_7_12_0_a2_1:A,6526
SpiMasterPorts_6/DataFromMiso_7_12_0_a2_1:B,6483
SpiMasterPorts_6/DataFromMiso_7_12_0_a2_1:C,5380
SpiMasterPorts_6/DataFromMiso_7_12_0_a2_1:D,4055
SpiMasterPorts_6/DataFromMiso_7_12_0_a2_1:Y,4055
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_8/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_8/U0/U_IOPAD:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il_0_sqmuxa_0_a2:A,6593
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il_0_sqmuxa_0_a2:B,6543
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il_0_sqmuxa_0_a2:C,6318
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il_0_sqmuxa_0_a2:Y,6318
SpiMasterPorts_4/Mosi_i_4_23_1_wmux_0:A,2432
SpiMasterPorts_4/Mosi_i_4_23_1_wmux_0:B,5638
SpiMasterPorts_4/Mosi_i_4_23_1_wmux_0:C,3626
SpiMasterPorts_4/Mosi_i_4_23_1_wmux_0:D,4370
SpiMasterPorts_4/Mosi_i_4_23_1_wmux_0:FCI,
SpiMasterPorts_4/Mosi_i_4_23_1_wmux_0:Y,2432
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_wmux_0:A,2388
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_wmux_0:B,3306
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_wmux_0:C,3523
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_wmux_0:D,3260
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_wmux_0:FCI,
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_wmux_0:Y,2388
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_1:A,5612
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_1:B,5583
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_1:Y,5583
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:A,6706
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:B,6628
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:C,3303
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:D,2366
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:Y,2366
SpiMasterPorts_5/un1_rst_1_set:ALn,6112
SpiMasterPorts_5/un1_rst_1_set:CLK,5858
SpiMasterPorts_5/un1_rst_1_set:EN,8432
SpiMasterPorts_5/un1_rst_1_set:Q,5858
SpiMasterPorts_3/ClkDiv[2]:ALn,5390
SpiMasterPorts_3/ClkDiv[2]:CLK,3720
SpiMasterPorts_3/ClkDiv[2]:D,5207
SpiMasterPorts_3/ClkDiv[2]:EN,8485
SpiMasterPorts_3/ClkDiv[2]:Q,3720
SpiMasterPorts_4/DataToMosi_i[0]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[0]:CLK,3061
SpiMasterPorts_4/DataToMosi_i[0]:D,7528
SpiMasterPorts_4/DataToMosi_i[0]:EN,4272
SpiMasterPorts_4/DataToMosi_i[0]:Q,3061
SpiMasterPorts_4/DataFromMiso_7_11_0_a2:A,6468
SpiMasterPorts_4/DataFromMiso_7_11_0_a2:B,4094
SpiMasterPorts_4/DataFromMiso_7_11_0_a2:C,7463
SpiMasterPorts_4/DataFromMiso_7_11_0_a2:Y,4094
SpiMasterPorts_0/Mosi_i:ALn,6135
SpiMasterPorts_0/Mosi_i:CLK,5623
SpiMasterPorts_0/Mosi_i:D,2388
SpiMasterPorts_0/Mosi_i:EN,8387
SpiMasterPorts_0/Mosi_i:Q,5623
SpiMasterPorts_1/DataToMosi_i[0]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[0]:CLK,3017
SpiMasterPorts_1/DataToMosi_i[0]:D,7528
SpiMasterPorts_1/DataToMosi_i[0]:EN,3349
SpiMasterPorts_1/DataToMosi_i[0]:Q,3017
MisoMon0_ibuf/U0/U_IOINFF:A,
MisoMon0_ibuf/U0/U_IOINFF:Y,
SpiMasterPorts_2/DataFromMiso_1_sqmuxa_0_a2:A,5577
SpiMasterPorts_2/DataFromMiso_1_sqmuxa_0_a2:B,3275
SpiMasterPorts_2/DataFromMiso_1_sqmuxa_0_a2:C,5373
SpiMasterPorts_2/DataFromMiso_1_sqmuxa_0_a2:D,5343
SpiMasterPorts_2/DataFromMiso_1_sqmuxa_0_a2:Y,3275
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[0]:A,7795
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[0]:B,7636
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[0]:C,6454
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[0]:D,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[0]:Y,4311
SpiMasterPorts_5/DataFromMiso_7_18_0_a2_1:A,6487
SpiMasterPorts_5/DataFromMiso_7_18_0_a2_1:B,6462
SpiMasterPorts_5/DataFromMiso_7_18_0_a2_1:C,4083
SpiMasterPorts_5/DataFromMiso_7_18_0_a2_1:D,5261
SpiMasterPorts_5/DataFromMiso_7_18_0_a2_1:Y,4083
SpiMasterPorts_2/Mosi_i_4_23_1_wmux_0:A,2517
SpiMasterPorts_2/Mosi_i_4_23_1_wmux_0:B,5729
SpiMasterPorts_2/Mosi_i_4_23_1_wmux_0:C,3751
SpiMasterPorts_2/Mosi_i_4_23_1_wmux_0:D,4467
SpiMasterPorts_2/Mosi_i_4_23_1_wmux_0:FCI,
SpiMasterPorts_2/Mosi_i_4_23_1_wmux_0:Y,2517
SpiMasterPorts_5/SpiBitPos_7_1.SUM[1]:A,7623
SpiMasterPorts_5/SpiBitPos_7_1.SUM[1]:B,4224
SpiMasterPorts_5/SpiBitPos_7_1.SUM[1]:C,5482
SpiMasterPorts_5/SpiBitPos_7_1.SUM[1]:D,4120
SpiMasterPorts_5/SpiBitPos_7_1.SUM[1]:Y,4120
SpiMasterPorts_5/SpiBitPos[2]:ALn,5390
SpiMasterPorts_5/SpiBitPos[2]:CLK,2569
SpiMasterPorts_5/SpiBitPos[2]:D,3156
SpiMasterPorts_5/SpiBitPos[2]:Q,2569
SpiMasterPorts_0/DataFromMiso_1[8]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[8]:CLK,6848
SpiMasterPorts_0/DataFromMiso_1[8]:D,6427
SpiMasterPorts_0/DataFromMiso_1[8]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[8]:Q,6848
SpiMasterPorts_3/Pready_1_sqmuxa:A,6745
SpiMasterPorts_3/Pready_1_sqmuxa:B,6617
SpiMasterPorts_3/Pready_1_sqmuxa:C,4586
SpiMasterPorts_3/Pready_1_sqmuxa:D,4303
SpiMasterPorts_3/Pready_1_sqmuxa:Y,4303
SpiMasterPorts_3/DataFromMiso_7_17_0_a2_0:A,6547
SpiMasterPorts_3/DataFromMiso_7_17_0_a2_0:B,6468
SpiMasterPorts_3/DataFromMiso_7_17_0_a2_0:Y,6468
SpiMasterPorts_3/DataFromMiso_7_15_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_15_0_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_15_0_a2:C,4140
SpiMasterPorts_3/DataFromMiso_7_15_0_a2:D,6449
SpiMasterPorts_3/DataFromMiso_7_15_0_a2:Y,4140
SpiMasterPorts_1/SpiBitPos_7_1.CO1:A,6440
SpiMasterPorts_1/SpiBitPos_7_1.CO1:B,3257
SpiMasterPorts_1/SpiBitPos_7_1.CO1:C,6474
SpiMasterPorts_1/SpiBitPos_7_1.CO1:Y,3257
SpiMasterPorts_0/ClkDiv[6]:ALn,5390
SpiMasterPorts_0/ClkDiv[6]:CLK,4240
SpiMasterPorts_0/ClkDiv[6]:D,5053
SpiMasterPorts_0/ClkDiv[6]:EN,8387
SpiMasterPorts_0/ClkDiv[6]:Q,4240
SpiMasterPorts_6/DataToMosi_i[17]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[17]:CLK,2432
SpiMasterPorts_6/DataToMosi_i[17]:D,7392
SpiMasterPorts_6/DataToMosi_i[17]:EN,4108
SpiMasterPorts_6/DataToMosi_i[17]:Q,2432
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:A,3359
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:B,3280
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:C,6507
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:D,6398
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[12]:Y,3280
SpiMasterPorts_0/Mosi_i_4_21_i_m2_1:A,3877
SpiMasterPorts_0/Mosi_i_4_21_i_m2_1:B,3799
SpiMasterPorts_0/Mosi_i_4_21_i_m2_1:C,3589
SpiMasterPorts_0/Mosi_i_4_21_i_m2_1:D,3518
SpiMasterPorts_0/Mosi_i_4_21_i_m2_1:Y,3518
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[22]:A,3241
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[22]:B,2427
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[22]:C,3349
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[22]:D,3226
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[22]:Y,2427
SpiMasterPorts_5/Mosi_i:ALn,6135
SpiMasterPorts_5/Mosi_i:CLK,5773
SpiMasterPorts_5/Mosi_i:D,2432
SpiMasterPorts_5/Mosi_i:EN,8432
SpiMasterPorts_5/Mosi_i:Q,5773
CFG0_GND_INST:Y,
test_obuf[6]/U0/U_IOOUTFF:A,
test_obuf[6]/U0/U_IOOUTFF:Y,
SpiMasterPorts_5/ClkDiv[5]:ALn,5390
SpiMasterPorts_5/ClkDiv[5]:CLK,4381
SpiMasterPorts_5/ClkDiv[5]:D,5127
SpiMasterPorts_5/ClkDiv[5]:EN,8432
SpiMasterPorts_5/ClkDiv[5]:Q,4381
SpiMasterPorts_0/Sck_i_0_0_a2_1:A,5582
SpiMasterPorts_0/Sck_i_0_0_a2_1:B,5500
SpiMasterPorts_0/Sck_i_0_0_a2_1:C,3459
SpiMasterPorts_0/Sck_i_0_0_a2_1:Y,3459
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[22]:A,6767
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[22]:B,6689
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[22]:C,2526
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[22]:D,2427
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[22]:Y,2427
SpiMasterPorts_3/DataFromMiso_7_2_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_2_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_2_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_2_0_a2:D,6468
SpiMasterPorts_3/DataFromMiso_7_2_0_a2:Y,4093
SpiMasterPorts_7/ClkDiv_cry[5]:B,7559
SpiMasterPorts_7/ClkDiv_cry[5]:C,5123
SpiMasterPorts_7/ClkDiv_cry[5]:FCI,5060
SpiMasterPorts_7/ClkDiv_cry[5]:FCO,5060
SpiMasterPorts_7/ClkDiv_cry[5]:S,5108
SpiMasterPorts_3/nCs[0]:ALn,5390
SpiMasterPorts_3/nCs[0]:CLK,
SpiMasterPorts_3/nCs[0]:EN,6665
SpiMasterPorts_3/nCs[0]:Q,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_1/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_1/U0/U_IOINFF:Y,
SpiMasterPorts_0/DataToMosi_i[10]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[10]:CLK,4600
SpiMasterPorts_0/DataToMosi_i[10]:D,7427
SpiMasterPorts_0/DataToMosi_i[10]:EN,4120
SpiMasterPorts_0/DataToMosi_i[10]:Q,4600
SpiMasterPorts_3/DataFromMiso_7_22_0_a2:A,7495
SpiMasterPorts_3/DataFromMiso_7_22_0_a2:B,7372
SpiMasterPorts_3/DataFromMiso_7_22_0_a2:C,6550
SpiMasterPorts_3/DataFromMiso_7_22_0_a2:D,4014
SpiMasterPorts_3/DataFromMiso_7_22_0_a2:Y,4014
SpiMasterPorts_2/ClkDiv[4]:ALn,5390
SpiMasterPorts_2/ClkDiv[4]:CLK,3437
SpiMasterPorts_2/ClkDiv[4]:D,5220
SpiMasterPorts_2/ClkDiv[4]:EN,8471
SpiMasterPorts_2/ClkDiv[4]:Q,3437
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
SpiMasterPorts_2/DataToMosi_i[21]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[21]:CLK,3389
SpiMasterPorts_2/DataToMosi_i[21]:D,7332
SpiMasterPorts_2/DataToMosi_i[21]:EN,3349
SpiMasterPorts_2/DataToMosi_i[21]:Q,3389
SpiMasterPorts_1/SpiBitPos[3]:ALn,5390
SpiMasterPorts_1/SpiBitPos[3]:CLK,3647
SpiMasterPorts_1/SpiBitPos[3]:D,3257
SpiMasterPorts_1/SpiBitPos[3]:Q,3647
SpiMasterPorts_0/DataToMosi_i[21]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[21]:CLK,3260
SpiMasterPorts_0/DataToMosi_i[21]:D,7332
SpiMasterPorts_0/DataToMosi_i[21]:EN,4120
SpiMasterPorts_0/DataToMosi_i[21]:Q,3260
SpiMasterPorts_6/XferComplete_i_4_iv_i:A,7728
SpiMasterPorts_6/XferComplete_i_4_iv_i:B,5402
SpiMasterPorts_6/XferComplete_i_4_iv_i:C,5581
SpiMasterPorts_6/XferComplete_i_4_iv_i:Y,5402
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux:A,4836
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux:B,4738
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux:C,4746
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux:D,4483
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux:FCO,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux:Y,4483
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[16]:A,6726
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[16]:B,6648
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[16]:C,2489
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[16]:D,2386
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[16]:Y,2386
SpiMasterPorts_5/ClkDiv_s_740:B,5106
SpiMasterPorts_5/ClkDiv_s_740:FCO,5106
SpiMasterPorts_4/un6_ncslatchedlto8:A,4286
SpiMasterPorts_4/un6_ncslatchedlto8:B,4237
SpiMasterPorts_4/un6_ncslatchedlto8:C,3174
SpiMasterPorts_4/un6_ncslatchedlto8:D,3012
SpiMasterPorts_4/un6_ncslatchedlto8:Y,3012
SpiMasterPorts_4/un1_rst_1_set:ALn,6112
SpiMasterPorts_4/un1_rst_1_set:CLK,5982
SpiMasterPorts_4/un1_rst_1_set:EN,8387
SpiMasterPorts_4/un1_rst_1_set:Q,5982
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1:A,5438
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1:B,5389
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1:C,5314
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1:D,5220
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1:Y,5220
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[0]:A,7571
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[0]:B,7666
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[0]:C,6465
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[0]:D,6318
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[0]:Y,6318
SpiMasterPorts_1/DataFromMiso_1[18]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[18]:CLK,6645
SpiMasterPorts_1/DataFromMiso_1[18]:D,
SpiMasterPorts_1/DataFromMiso_1[18]:EN,3356
SpiMasterPorts_1/DataFromMiso_1[18]:Q,6645
SpiMasterPorts_7/DataFromMiso_1_ldmx[23]:A,6531
SpiMasterPorts_7/DataFromMiso_1_ldmx[23]:B,5633
SpiMasterPorts_7/DataFromMiso_1_ldmx[23]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[23]:D,6552
SpiMasterPorts_7/DataFromMiso_1_ldmx[23]:Y,5633
SpiMasterPorts_5/ClkDiv[0]:ALn,5390
SpiMasterPorts_5/ClkDiv[0]:CLK,3156
SpiMasterPorts_5/ClkDiv[0]:D,5158
SpiMasterPorts_5/ClkDiv[0]:EN,8432
SpiMasterPorts_5/ClkDiv[0]:Q,3156
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1:A,6613
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1:B,6541
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1:C,5401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1:D,4145
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1:Y,4145
SpiMasterPorts_6/DataFromMiso_1[9]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[9]:CLK,6664
SpiMasterPorts_6/DataFromMiso_1[9]:D,
SpiMasterPorts_6/DataFromMiso_1[9]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[9]:Q,6664
SpiMasterPorts_7/DataFromMiso_1[2]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[2]:CLK,5776
SpiMasterPorts_7/DataFromMiso_1[2]:D,
SpiMasterPorts_7/DataFromMiso_1[2]:EN,3302
SpiMasterPorts_7/DataFromMiso_1[2]:Q,5776
SpiMasterPorts_0/Mosi_i_4_23_1_0_wmux:A,4772
SpiMasterPorts_0/Mosi_i_4_23_1_0_wmux:B,4687
SpiMasterPorts_0/Mosi_i_4_23_1_0_wmux:C,2634
SpiMasterPorts_0/Mosi_i_4_23_1_0_wmux:D,2388
SpiMasterPorts_0/Mosi_i_4_23_1_0_wmux:FCO,
SpiMasterPorts_0/Mosi_i_4_23_1_0_wmux:Y,2388
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[3]:A,7735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[3]:B,7700
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[3]:C,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[3]:D,6590
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[3]:Y,6590
SpiMasterPorts_5/DataFromMiso_1[14]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[14]:CLK,6831
SpiMasterPorts_5/DataFromMiso_1[14]:D,
SpiMasterPorts_5/DataFromMiso_1[14]:EN,4162
SpiMasterPorts_5/DataFromMiso_1[14]:Q,6831
SpiMasterPorts_3/DataFromMiso_1[11]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[11]:CLK,6586
SpiMasterPorts_3/DataFromMiso_1[11]:D,
SpiMasterPorts_3/DataFromMiso_1[11]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[11]:Q,6586
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
SpiMasterPorts_4/DataToMosi_i[10]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[10]:CLK,4644
SpiMasterPorts_4/DataToMosi_i[10]:D,7427
SpiMasterPorts_4/DataToMosi_i[10]:EN,4272
SpiMasterPorts_4/DataToMosi_i[10]:Q,4644
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0[4]:A,6442
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0[4]:B,5378
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0[4]:C,7547
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0[4]:D,6476
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0[4]:Y,5378
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[4]:A,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[4]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[4]:Y,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_1_1[0]:A,6761
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_1_1[0]:B,5829
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_1_1[0]:C,6658
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_1_1[0]:Y,5829
SpiMasterPorts_5/DataFromMiso_7_17_0_a2:A,4285
SpiMasterPorts_5/DataFromMiso_7_17_0_a2:B,6591
SpiMasterPorts_5/DataFromMiso_7_17_0_a2:C,6471
SpiMasterPorts_5/DataFromMiso_7_17_0_a2:Y,4285
SpiMasterPorts_3/DataToMosi_i[12]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[12]:CLK,3799
SpiMasterPorts_3/DataToMosi_i[12]:D,7438
SpiMasterPorts_3/DataToMosi_i[12]:EN,4183
SpiMasterPorts_3/DataToMosi_i[12]:Q,3799
SpiMasterPorts_0/XferComplete_i:ALn,5390
SpiMasterPorts_0/XferComplete_i:CLK,5415
SpiMasterPorts_0/XferComplete_i:D,4533
SpiMasterPorts_0/XferComplete_i:EN,8387
SpiMasterPorts_0/XferComplete_i:Q,5415
SpiMasterPorts_1/SpiBitPos[0]:ALn,5390
SpiMasterPorts_1/SpiBitPos[0]:CLK,3725
SpiMasterPorts_1/SpiBitPos[0]:D,4561
SpiMasterPorts_1/SpiBitPos[0]:Q,3725
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
SpiMasterPorts_6/ClkDiv[6]:ALn,5390
SpiMasterPorts_6/ClkDiv[6]:CLK,4819
SpiMasterPorts_6/ClkDiv[6]:D,5170
SpiMasterPorts_6/ClkDiv[6]:EN,8485
SpiMasterPorts_6/ClkDiv[6]:Q,4819
SpiMasterPorts_2/Mosi_i_4_8:A,3751
SpiMasterPorts_2/Mosi_i_4_8:B,4875
SpiMasterPorts_2/Mosi_i_4_8:C,4653
SpiMasterPorts_2/Mosi_i_4_8:Y,3751
SpiMasterPorts_3/Mosi_i_4_2_i_m2:A,2537
SpiMasterPorts_3/Mosi_i_4_2_i_m2:B,3831
SpiMasterPorts_3/Mosi_i_4_2_i_m2:C,3528
SpiMasterPorts_3/Mosi_i_4_2_i_m2:Y,2537
SpiMasterPorts_5/Mosi_i_4_23_1_wmux_0:A,2432
SpiMasterPorts_5/Mosi_i_4_23_1_wmux_0:B,5704
SpiMasterPorts_5/Mosi_i_4_23_1_wmux_0:C,3653
SpiMasterPorts_5/Mosi_i_4_23_1_wmux_0:D,4390
SpiMasterPorts_5/Mosi_i_4_23_1_wmux_0:FCI,
SpiMasterPorts_5/Mosi_i_4_23_1_wmux_0:Y,2432
SpiMasterPorts_3/Sck_i:ALn,5390
SpiMasterPorts_3/Sck_i:CLK,4656
SpiMasterPorts_3/Sck_i:D,4434
SpiMasterPorts_3/Sck_i:Q,4656
SpiMasterPorts_3/DataToMosi_i[18]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[18]:CLK,2842
SpiMasterPorts_3/DataToMosi_i[18]:D,7435
SpiMasterPorts_3/DataToMosi_i[18]:EN,4183
SpiMasterPorts_3/DataToMosi_i[18]:Q,2842
SpiMasterPorts_2/Sck_i_0_0_a2_1_2:A,3420
SpiMasterPorts_2/Sck_i_0_0_a2_1_2:B,3371
SpiMasterPorts_2/Sck_i_0_0_a2_1_2:C,3348
SpiMasterPorts_2/Sck_i_0_0_a2_1_2:D,3248
SpiMasterPorts_2/Sck_i_0_0_a2_1_2:Y,3248
SpiMasterPorts_7/DataFromMiso_7_10_0_o2:A,4714
SpiMasterPorts_7/DataFromMiso_7_10_0_o2:B,4656
SpiMasterPorts_7/DataFromMiso_7_10_0_o2:Y,4656
SpiMasterPorts_6/DataFromMiso_7_8_0_a2:A,7470
SpiMasterPorts_6/DataFromMiso_7_8_0_a2:B,7459
SpiMasterPorts_6/DataFromMiso_7_8_0_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_8_0_a2:D,6494
SpiMasterPorts_6/DataFromMiso_7_8_0_a2:Y,4114
SpiMasterPorts_0/DataFromMiso_1[0]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[0]:CLK,6686
SpiMasterPorts_0/DataFromMiso_1[0]:D,6427
SpiMasterPorts_0/DataFromMiso_1[0]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[0]:Q,6686
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
SpiMasterPorts_6/DataFromMiso_1[17]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[17]:CLK,6451
SpiMasterPorts_6/DataFromMiso_1[17]:D,
SpiMasterPorts_6/DataFromMiso_1[17]:EN,4055
SpiMasterPorts_6/DataFromMiso_1[17]:Q,6451
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:A,2594
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:B,2506
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:C,5742
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:D,5639
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:Y,2506
SpiMasterPorts_3/DataFromMiso_7_1_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_1_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_1_a2:C,4140
SpiMasterPorts_3/DataFromMiso_7_1_a2:D,6449
SpiMasterPorts_3/DataFromMiso_7_1_a2:Y,4140
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[1]:CLK,4738
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[1]:D,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[1]:EN,7455
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[1]:Q,4738
SckMonAdc_obuf/U0/U_IOOUTFF:A,
SckMonAdc_obuf/U0/U_IOOUTFF:Y,
nCsB_obuf/U0/U_IOENFF:A,
nCsB_obuf/U0/U_IOENFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[6]:CLK,7576
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[6]:D,7350
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[6]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[6]:Q,7576
SpiMasterPorts_0/nCsLatched:ALn,5390
SpiMasterPorts_0/nCsLatched:CLK,4267
SpiMasterPorts_0/nCsLatched:EN,7533
SpiMasterPorts_0/nCsLatched:Q,4267
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:A,3499
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:B,3409
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:C,6664
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:D,6555
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:Y,3409
SpiMasterPorts_3/DataFromMiso_7_12_0_a2_1:A,6611
SpiMasterPorts_3/DataFromMiso_7_12_0_a2_1:B,6569
SpiMasterPorts_3/DataFromMiso_7_12_0_a2_1:C,5466
SpiMasterPorts_3/DataFromMiso_7_12_0_a2_1:D,4140
SpiMasterPorts_3/DataFromMiso_7_12_0_a2_1:Y,4140
SpiMasterPorts_1/DataFromMiso_1[8]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[8]:CLK,6723
SpiMasterPorts_1/DataFromMiso_1[8]:D,
SpiMasterPorts_1/DataFromMiso_1[8]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[8]:Q,6723
SpiMasterPorts_4/DataFromMiso_1_ldmx[7]:A,6537
SpiMasterPorts_4/DataFromMiso_1_ldmx[7]:B,6434
SpiMasterPorts_4/DataFromMiso_1_ldmx[7]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[7]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[7]:Y,6434
SpiMasterPorts_2/DataToMosi_i[15]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[15]:CLK,3960
SpiMasterPorts_2/DataToMosi_i[15]:D,7400
SpiMasterPorts_2/DataToMosi_i[15]:EN,3349
SpiMasterPorts_2/DataToMosi_i[15]:Q,3960
SpiMasterPorts_6/DataFromMiso_7_4_1_a2_0:A,6565
SpiMasterPorts_6/DataFromMiso_7_4_1_a2_0:B,6494
SpiMasterPorts_6/DataFromMiso_7_4_1_a2_0:Y,6494
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0_1[4]:A,6631
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0_1[4]:B,6542
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0_1[4]:C,6675
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0_1[4]:D,6567
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0_1[4]:Y,6542
SpiMasterPorts_1/SpiBitPos[2]:ALn,5390
SpiMasterPorts_1/SpiBitPos[2]:CLK,2434
SpiMasterPorts_1/SpiBitPos[2]:D,3360
SpiMasterPorts_1/SpiBitPos[2]:Q,2434
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[14]:A,6827
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[14]:B,6749
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[14]:C,2590
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[14]:D,2487
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[14]:Y,2487
test_obuf[2]/U0/U_IOOUTFF:A,
test_obuf[2]/U0/U_IOOUTFF:Y,
SpiMasterPorts_4/DataFromMiso_1[16]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[16]:CLK,6647
SpiMasterPorts_4/DataFromMiso_1[16]:D,
SpiMasterPorts_4/DataFromMiso_1[16]:EN,4094
SpiMasterPorts_4/DataFromMiso_1[16]:Q,6647
SpiMasterPorts_4/DataToMosi_i[12]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[12]:CLK,3843
SpiMasterPorts_4/DataToMosi_i[12]:D,7438
SpiMasterPorts_4/DataToMosi_i[12]:EN,4272
SpiMasterPorts_4/DataToMosi_i[12]:Q,3843
SpiMasterPorts_7/DataFromMiso_1_en_0[12]:A,6708
SpiMasterPorts_7/DataFromMiso_1_en_0[12]:B,5646
SpiMasterPorts_7/DataFromMiso_1_en_0[12]:C,6574
SpiMasterPorts_7/DataFromMiso_1_en_0[12]:Y,5646
SpiMasterPorts_6/DataFromMiso_7_15_0_a2:A,7503
SpiMasterPorts_6/DataFromMiso_7_15_0_a2:B,7392
SpiMasterPorts_6/DataFromMiso_7_15_0_a2:C,6550
SpiMasterPorts_6/DataFromMiso_7_15_0_a2:D,4055
SpiMasterPorts_6/DataFromMiso_7_15_0_a2:Y,4055
SpiMasterPorts_7/un1_rst_set:ALn,6112
SpiMasterPorts_7/un1_rst_set:CLK,5648
SpiMasterPorts_7/un1_rst_set:EN,6210
SpiMasterPorts_7/un1_rst_set:Q,5648
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
SpiMasterPorts_4/DataFromMiso_1_ldmx[17]:A,6472
SpiMasterPorts_4/DataFromMiso_1_ldmx[17]:B,6487
SpiMasterPorts_4/DataFromMiso_1_ldmx[17]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[17]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[17]:Y,6472
SpiMasterPorts_3/DataFromMiso_1[5]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[5]:CLK,6676
SpiMasterPorts_3/DataFromMiso_1[5]:D,
SpiMasterPorts_3/DataFromMiso_1[5]:EN,4014
SpiMasterPorts_3/DataFromMiso_1[5]:Q,6676
SpiMasterPorts_7/DataFromMiso_1_en_0[5]:A,6805
SpiMasterPorts_7/DataFromMiso_1_en_0[5]:B,6692
SpiMasterPorts_7/DataFromMiso_1_en_0[5]:C,6634
SpiMasterPorts_7/DataFromMiso_1_en_0[5]:D,6531
SpiMasterPorts_7/DataFromMiso_1_en_0[5]:Y,6531
SpiMasterPorts_6/nCsce[0]:A,7720
SpiMasterPorts_6/nCsce[0]:B,6665
SpiMasterPorts_6/nCsce[0]:C,7593
SpiMasterPorts_6/nCsce[0]:Y,6665
SpiMasterPorts_5/un6_ncslatchedlto8_2:A,3442
SpiMasterPorts_5/un6_ncslatchedlto8_2:B,3393
SpiMasterPorts_5/un6_ncslatchedlto8_2:C,3318
SpiMasterPorts_5/un6_ncslatchedlto8_2:Y,3318
SpiMasterPorts_3/ClkDiv[3]:ALn,5390
SpiMasterPorts_3/ClkDiv[3]:CLK,3769
SpiMasterPorts_3/ClkDiv[3]:D,5207
SpiMasterPorts_3/ClkDiv[3]:EN,8485
SpiMasterPorts_3/ClkDiv[3]:Q,3769
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_i_o4[1]:A,6614
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_i_o4[1]:B,6590
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_i_o4[1]:Y,6590
SpiMasterPorts_7/ClkDiv_cry[4]:B,7543
SpiMasterPorts_7/ClkDiv_cry[4]:C,5123
SpiMasterPorts_7/ClkDiv_cry[4]:FCI,5060
SpiMasterPorts_7/ClkDiv_cry[4]:FCO,5060
SpiMasterPorts_7/ClkDiv_cry[4]:S,5123
SpiMasterPorts_6/un1_ambadatalatched:A,5409
SpiMasterPorts_6/un1_ambadatalatched:B,6621
SpiMasterPorts_6/un1_ambadatalatched:C,3230
SpiMasterPorts_6/un1_ambadatalatched:D,4968
SpiMasterPorts_6/un1_ambadatalatched:Y,3230
SpiMasterPorts_0/SpiBitPos_7_1.ANB1:A,5645
SpiMasterPorts_0/SpiBitPos_7_1.ANB1:B,5648
SpiMasterPorts_0/SpiBitPos_7_1.ANB1:C,3224
SpiMasterPorts_0/SpiBitPos_7_1.ANB1:D,4500
SpiMasterPorts_0/SpiBitPos_7_1.ANB1:Y,3224
SpiMasterPorts_7/DataFromMiso_1_en_1[23]:A,6797
SpiMasterPorts_7/DataFromMiso_1_en_1[23]:B,6692
SpiMasterPorts_7/DataFromMiso_1_en_1[23]:C,6638
SpiMasterPorts_7/DataFromMiso_1_en_1[23]:D,6531
SpiMasterPorts_7/DataFromMiso_1_en_1[23]:Y,6531
SpiMasterPorts_2/DataFromMiso_1[3]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[3]:CLK,6619
SpiMasterPorts_2/DataFromMiso_1[3]:D,
SpiMasterPorts_2/DataFromMiso_1[3]:EN,3275
SpiMasterPorts_2/DataFromMiso_1[3]:Q,6619
test_obuf[4]/U0/U_IOPAD:D,
test_obuf[4]/U0/U_IOPAD:E,
test_obuf[4]/U0/U_IOPAD:PAD,
SpiMasterPorts_6/DataFromMiso_1[19]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[19]:CLK,6687
SpiMasterPorts_6/DataFromMiso_1[19]:D,
SpiMasterPorts_6/DataFromMiso_1[19]:EN,4055
SpiMasterPorts_6/DataFromMiso_1[19]:Q,6687
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[8]:A,6848
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[8]:B,6805
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[8]:C,3450
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[8]:D,3284
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[8]:Y,3284
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[21]:A,6648
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[21]:B,6576
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[21]:C,3251
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[21]:D,3237
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[21]:Y,3237
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
SpiMasterPorts_5/Mosi_i_4_23_1_0_wmux:A,4816
SpiMasterPorts_5/Mosi_i_4_23_1_0_wmux:B,4804
SpiMasterPorts_5/Mosi_i_4_23_1_0_wmux:C,2672
SpiMasterPorts_5/Mosi_i_4_23_1_0_wmux:D,2432
SpiMasterPorts_5/Mosi_i_4_23_1_0_wmux:FCO,
SpiMasterPorts_5/Mosi_i_4_23_1_0_wmux:Y,2432
SpiMasterPorts_5/Sck_i_0_0:A,5537
SpiMasterPorts_5/Sck_i_0_0:B,3413
SpiMasterPorts_5/Sck_i_0_0:C,7612
SpiMasterPorts_5/Sck_i_0_0:D,4369
SpiMasterPorts_5/Sck_i_0_0:Y,3413
SpiMasterPorts_4/DataFromMiso_1_ldmx[4]:A,6555
SpiMasterPorts_4/DataFromMiso_1_ldmx[4]:B,6454
SpiMasterPorts_4/DataFromMiso_1_ldmx[4]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[4]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[4]:Y,6454
SpiMasterPorts_5/DataFromMiso_1[1]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[1]:CLK,6617
SpiMasterPorts_5/DataFromMiso_1[1]:D,
SpiMasterPorts_5/DataFromMiso_1[1]:EN,4083
SpiMasterPorts_5/DataFromMiso_1[1]:Q,6617
SpiMasterPorts_5/Sck_i_0_0_o2_0:A,4369
SpiMasterPorts_5/Sck_i_0_0_o2_0:B,6498
SpiMasterPorts_5/Sck_i_0_0_o2_0:C,6536
SpiMasterPorts_5/Sck_i_0_0_o2_0:Y,4369
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[2]:CLK,6660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[2]:D,7454
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[2]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[2]:Q,6660
SpiMasterPorts_0/SpiBitPos[3]:ALn,5390
SpiMasterPorts_0/SpiBitPos[3]:CLK,3531
SpiMasterPorts_0/SpiBitPos[3]:D,3064
SpiMasterPorts_0/SpiBitPos[3]:Q,3531
SpiMasterPorts_7/DataFromMiso_1_en_1[7]:A,6797
SpiMasterPorts_7/DataFromMiso_1_en_1[7]:B,6734
SpiMasterPorts_7/DataFromMiso_1_en_1[7]:C,6638
SpiMasterPorts_7/DataFromMiso_1_en_1[7]:D,6531
SpiMasterPorts_7/DataFromMiso_1_en_1[7]:Y,6531
SpiMasterPorts_5/DacNum_i[0]:CLK,7720
SpiMasterPorts_5/DacNum_i[0]:D,7355
SpiMasterPorts_5/DacNum_i[0]:EN,3305
SpiMasterPorts_5/DacNum_i[0]:Q,7720
SpiMasterPorts_4/DataFromMiso_1[3]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[3]:CLK,6893
SpiMasterPorts_4/DataFromMiso_1[3]:D,6454
SpiMasterPorts_4/DataFromMiso_1[3]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[3]:Q,6893
SpiMasterPorts_6/DataFromMiso_7_3_2_a2:A,7478
SpiMasterPorts_6/DataFromMiso_7_3_2_a2:B,7459
SpiMasterPorts_6/DataFromMiso_7_3_2_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_3_2_a2:D,6530
SpiMasterPorts_6/DataFromMiso_7_3_2_a2:Y,4114
SpiMasterPorts_0/DataFromMiso_1_ldmx[18]:A,6478
SpiMasterPorts_0/DataFromMiso_1_ldmx[18]:B,6500
SpiMasterPorts_0/DataFromMiso_1_ldmx[18]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[18]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[18]:Y,6478
SpiMasterPorts_3/ClkDiv[8]:ALn,5390
SpiMasterPorts_3/ClkDiv[8]:CLK,3837
SpiMasterPorts_3/ClkDiv[8]:D,5144
SpiMasterPorts_3/ClkDiv[8]:EN,8485
SpiMasterPorts_3/ClkDiv[8]:Q,3837
SpiMasterPorts_6/un1_rst_1_set:ALn,6112
SpiMasterPorts_6/un1_rst_1_set:CLK,5982
SpiMasterPorts_6/un1_rst_1_set:EN,8485
SpiMasterPorts_6/un1_rst_1_set:Q,5982
SpiMasterPorts_6/DataToMosi_i[15]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[15]:CLK,3875
SpiMasterPorts_6/DataToMosi_i[15]:D,7400
SpiMasterPorts_6/DataToMosi_i[15]:EN,4108
SpiMasterPorts_6/DataToMosi_i[15]:Q,3875
SpiMasterPorts_1/un6_ncslatchedlto3:A,3475
SpiMasterPorts_1/un6_ncslatchedlto3:B,3426
SpiMasterPorts_1/un6_ncslatchedlto3:C,3351
SpiMasterPorts_1/un6_ncslatchedlto3:D,3257
SpiMasterPorts_1/un6_ncslatchedlto3:Y,3257
SpiMasterPorts_5/un1_ambadatalatched:A,5170
SpiMasterPorts_5/un1_ambadatalatched:B,3305
SpiMasterPorts_5/un1_ambadatalatched:C,6538
SpiMasterPorts_5/un1_ambadatalatched:D,5207
SpiMasterPorts_5/un1_ambadatalatched:Y,3305
SpiMasterPorts_2/ClkDiv_cry[7]:B,7576
SpiMasterPorts_2/ClkDiv_cry[7]:C,5220
SpiMasterPorts_2/ClkDiv_cry[7]:FCI,5157
SpiMasterPorts_2/ClkDiv_cry[7]:FCO,5157
SpiMasterPorts_2/ClkDiv_cry[7]:S,5173
MosiB_obuf/U0/U_IOPAD:D,
MosiB_obuf/U0/U_IOPAD:E,
MosiB_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_4/DataToMosi_i[21]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[21]:CLK,3304
SpiMasterPorts_4/DataToMosi_i[21]:D,7332
SpiMasterPorts_4/DataToMosi_i[21]:EN,4272
SpiMasterPorts_4/DataToMosi_i[21]:Q,3304
SpiMasterPorts_3/DataFromMiso_7_13_0_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_13_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_13_0_a2:C,4140
SpiMasterPorts_3/DataFromMiso_7_13_0_a2:D,6449
SpiMasterPorts_3/DataFromMiso_7_13_0_a2:Y,4140
SpiMasterPorts_7/DataFromMiso_1[23]:ALn,6135
SpiMasterPorts_7/DataFromMiso_1[23]:CLK,5525
SpiMasterPorts_7/DataFromMiso_1[23]:D,5633
SpiMasterPorts_7/DataFromMiso_1[23]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[23]:Q,5525
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_0_wmux:A,2724
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_0_wmux:B,2498
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_0_wmux:C,2695
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_0_wmux:D,2432
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_0_wmux:FCO,
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_0_wmux:Y,2432
SpiMasterPorts_5/DataFromMiso_1[21]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[21]:CLK,6776
SpiMasterPorts_5/DataFromMiso_1[21]:D,6467
SpiMasterPorts_5/DataFromMiso_1[21]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[21]:Q,6776
SpiMasterPorts_4/Mosi_i_4_8:A,3626
SpiMasterPorts_4/Mosi_i_4_8:B,4790
SpiMasterPorts_4/Mosi_i_4_8:C,4555
SpiMasterPorts_4/Mosi_i_4_8:Y,3626
SpiMasterPorts_3/SpiBitPos[4]:ALn,5390
SpiMasterPorts_3/SpiBitPos[4]:CLK,2686
SpiMasterPorts_3/SpiBitPos[4]:EN,5282
SpiMasterPorts_3/SpiBitPos[4]:Q,2686
SpiMasterPorts_1/Mosi_i_4_8_1_0:A,3952
SpiMasterPorts_1/Mosi_i_4_8_1_0:B,3887
SpiMasterPorts_1/Mosi_i_4_8_1_0:C,3540
SpiMasterPorts_1/Mosi_i_4_8_1_0:D,3648
SpiMasterPorts_1/Mosi_i_4_8_1_0:Y,3540
SpiMasterPorts_1/DataFromMiso_1[0]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[0]:CLK,6770
SpiMasterPorts_1/DataFromMiso_1[0]:D,
SpiMasterPorts_1/DataFromMiso_1[0]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[0]:Q,6770
SpiMasterPorts_6/DataFromMiso_7_16_0_a2:A,7503
SpiMasterPorts_6/DataFromMiso_7_16_0_a2:B,7392
SpiMasterPorts_6/DataFromMiso_7_16_0_a2:C,6547
SpiMasterPorts_6/DataFromMiso_7_16_0_a2:D,4055
SpiMasterPorts_6/DataFromMiso_7_16_0_a2:Y,4055
OR3_0/U0:A,5504
OR3_0/U0:B,7345
OR3_0/U0:C,7360
OR3_0/U0:Y,5504
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i:A,5572
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i:B,6624
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i:C,3235
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i:D,5238
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i:Y,3235
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0_RNIQBLU1:A,3609
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0_RNIQBLU1:B,3525
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0_RNIQBLU1:C,2190
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0_RNIQBLU1:D,2243
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0_RNIQBLU1:Y,2190
SpiMasterPorts_3/DataFromMiso_7_19_0_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_19_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_19_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_19_0_a2:D,6468
SpiMasterPorts_3/DataFromMiso_7_19_0_a2:Y,4093
SpiMasterPorts_1/un1_rst:A,
SpiMasterPorts_1/un1_rst:B,6112
SpiMasterPorts_1/un1_rst:Y,6112
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[0]:CLK,5631
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[0]:D,8647
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[0]:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[0]:Q,5631
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[7]:A,3316
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[7]:B,3242
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[7]:C,3184
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[7]:D,2190
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[7]:Y,2190
SpiMasterPorts_6/ClkDiv_cry[3]:B,7527
SpiMasterPorts_6/ClkDiv_cry[3]:C,5186
SpiMasterPorts_6/ClkDiv_cry[3]:FCI,5138
SpiMasterPorts_6/ClkDiv_cry[3]:FCO,5138
SpiMasterPorts_6/ClkDiv_cry[3]:S,5201
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[4]:A,7795
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[4]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[4]:C,4334
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[4]:D,6356
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_2[4]:Y,4334
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[12]:A,6675
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[12]:B,6597
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[12]:C,2438
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[12]:D,2335
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[12]:Y,2335
SpiMasterPorts_2/DataToMosi_i[19]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[19]:CLK,3166
SpiMasterPorts_2/DataToMosi_i[19]:D,7336
SpiMasterPorts_2/DataToMosi_i[19]:EN,3349
SpiMasterPorts_2/DataToMosi_i[19]:Q,3166
SpiMasterPorts_3/DataFromMiso_7_18_0_a2_1:A,6493
SpiMasterPorts_3/DataFromMiso_7_18_0_a2_1:B,6443
SpiMasterPorts_3/DataFromMiso_7_18_0_a2_1:C,5340
SpiMasterPorts_3/DataFromMiso_7_18_0_a2_1:D,4014
SpiMasterPorts_3/DataFromMiso_7_18_0_a2_1:Y,4014
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[20]:A,6882
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[20]:B,6833
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[20]:C,3484
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[20]:D,3318
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[20]:Y,3318
SpiMasterPorts_0/ClkDiv_cry[3]:B,7527
SpiMasterPorts_0/ClkDiv_cry[3]:C,5069
SpiMasterPorts_0/ClkDiv_cry[3]:FCI,5021
SpiMasterPorts_0/ClkDiv_cry[3]:FCO,5021
SpiMasterPorts_0/ClkDiv_cry[3]:S,5084
SpiMasterPorts_4/SpiBitPos_RNIF0GR[0]:A,5688
SpiMasterPorts_4/SpiBitPos_RNIF0GR[0]:B,5616
SpiMasterPorts_4/SpiBitPos_RNIF0GR[0]:Y,5616
SpiMasterPorts_3/Mosi_i_8_iv:A,4453
SpiMasterPorts_3/Mosi_i_8_iv:B,5405
SpiMasterPorts_3/Mosi_i_8_iv:C,2388
SpiMasterPorts_3/Mosi_i_8_iv:D,4368
SpiMasterPorts_3/Mosi_i_8_iv:Y,2388
SpiMasterPorts_6/DataFromMiso_1[2]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[2]:CLK,5673
SpiMasterPorts_6/DataFromMiso_1[2]:D,
SpiMasterPorts_6/DataFromMiso_1[2]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[2]:Q,5673
SpiMasterPorts_0/DataFromMiso_1[21]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[21]:CLK,6825
SpiMasterPorts_0/DataFromMiso_1[21]:D,6461
SpiMasterPorts_0/DataFromMiso_1[21]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[21]:Q,6825
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[21]:A,3455
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[21]:B,3365
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[21]:C,6610
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[21]:D,6507
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[21]:Y,3365
SpiMasterPorts_3/DataFromMiso_1[6]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[6]:CLK,6687
SpiMasterPorts_3/DataFromMiso_1[6]:D,
SpiMasterPorts_3/DataFromMiso_1[6]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[6]:Q,6687
SpiMasterPorts_1/ClkDiv_cry[6]:B,7575
SpiMasterPorts_1/ClkDiv_cry[6]:C,5214
SpiMasterPorts_1/ClkDiv_cry[6]:FCI,5151
SpiMasterPorts_1/ClkDiv_cry[6]:FCO,5151
SpiMasterPorts_1/ClkDiv_cry[6]:S,5183
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:A,3489
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:B,2525
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:C,6703
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:Y,2525
SpiMasterPorts_4/DataToMosi_i[15]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[15]:CLK,3875
SpiMasterPorts_4/DataToMosi_i[15]:D,7400
SpiMasterPorts_4/DataToMosi_i[15]:EN,4272
SpiMasterPorts_4/DataToMosi_i[15]:Q,3875
SpiMasterPorts_4/DataFromMiso_1[20]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[20]:CLK,6705
SpiMasterPorts_4/DataFromMiso_1[20]:D,6435
SpiMasterPorts_4/DataFromMiso_1[20]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[20]:Q,6705
SpiMasterPorts_7/SpiBitPos_7_1.N_57_i:A,6643
SpiMasterPorts_7/SpiBitPos_7_1.N_57_i:B,4396
SpiMasterPorts_7/SpiBitPos_7_1.N_57_i:C,7467
SpiMasterPorts_7/SpiBitPos_7_1.N_57_i:D,7360
SpiMasterPorts_7/SpiBitPos_7_1.N_57_i:Y,4396
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[14]:A,6874
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[14]:B,6831
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[14]:C,3476
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[14]:D,3310
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[14]:Y,3310
SpiMasterPorts_3/SpiBitPos[3]:ALn,5390
SpiMasterPorts_3/SpiBitPos[3]:CLK,3711
SpiMasterPorts_3/SpiBitPos[3]:D,3551
SpiMasterPorts_3/SpiBitPos[3]:Q,3711
SpiMasterPorts_1/Mosi_i_4_21_i_m2_1:A,3877
SpiMasterPorts_1/Mosi_i_4_21_i_m2_1:B,3799
SpiMasterPorts_1/Mosi_i_4_21_i_m2_1:C,3492
SpiMasterPorts_1/Mosi_i_4_21_i_m2_1:D,3440
SpiMasterPorts_1/Mosi_i_4_21_i_m2_1:Y,3440
SpiMasterPorts_1/ClkDiv_cry[0]:B,7479
SpiMasterPorts_1/ClkDiv_cry[0]:C,5151
SpiMasterPorts_1/ClkDiv_cry[0]:FCI,5178
SpiMasterPorts_1/ClkDiv_cry[0]:FCO,5151
SpiMasterPorts_1/ClkDiv_cry[0]:S,5230
SpiMasterPorts_0/nCsce[0]:A,7720
SpiMasterPorts_0/nCsce[0]:B,6567
SpiMasterPorts_0/nCsce[0]:C,7593
SpiMasterPorts_0/nCsce[0]:Y,6567
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[23]:A,5633
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[23]:B,5555
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[23]:C,3314
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[23]:D,3122
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[23]:Y,3122
SpiMasterPorts_4/DacNum_i[1]:CLK,7593
SpiMasterPorts_4/DacNum_i[1]:D,7297
SpiMasterPorts_4/DacNum_i[1]:EN,3394
SpiMasterPorts_4/DacNum_i[1]:Q,7593
SpiMasterPorts_3/un6_ncslatchedlto3:A,3769
SpiMasterPorts_3/un6_ncslatchedlto3:B,3720
SpiMasterPorts_3/un6_ncslatchedlto3:C,3645
SpiMasterPorts_3/un6_ncslatchedlto3:D,3551
SpiMasterPorts_3/un6_ncslatchedlto3:Y,3551
SpiMasterPorts_5/un16_ncslatchedlto4_i_o2_0:A,4415
SpiMasterPorts_5/un16_ncslatchedlto4_i_o2_0:B,4376
SpiMasterPorts_5/un16_ncslatchedlto4_i_o2_0:Y,4376
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_0_wmux:A,2691
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_0_wmux:B,2569
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_0_wmux:C,2695
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_0_wmux:D,2432
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_0_wmux:FCO,
SpiMasterPorts_5/Mosi_i_4_5_i_m2_1_0_wmux:Y,2432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[3]:CLK,7625
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[3]:D,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[3]:Q,7625
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
MisoB_ibuf/U0/U_IOPAD:PAD,
MisoB_ibuf/U0/U_IOPAD:Y,
SpiMasterPorts_1/SpiBitPos_7_1.SUM[3]:A,4440
SpiMasterPorts_1/SpiBitPos_7_1.SUM[3]:B,7444
SpiMasterPorts_1/SpiBitPos_7_1.SUM[3]:C,3545
SpiMasterPorts_1/SpiBitPos_7_1.SUM[3]:D,3257
SpiMasterPorts_1/SpiBitPos_7_1.SUM[3]:Y,3257
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
SpiMasterPorts_3/DataToMosi_i[11]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[11]:CLK,4746
SpiMasterPorts_3/DataToMosi_i[11]:D,7399
SpiMasterPorts_3/DataToMosi_i[11]:EN,4183
SpiMasterPorts_3/DataToMosi_i[11]:Q,4746
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:A,3287
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:B,2464
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:C,3409
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:D,3263
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:Y,2464
SpiMasterPorts_3/Mosi_i_4_23_2_0:A,2754
SpiMasterPorts_3/Mosi_i_4_23_2_0:B,5721
SpiMasterPorts_3/Mosi_i_4_23_2_0:C,3433
SpiMasterPorts_3/Mosi_i_4_23_2_0:Y,2754
SpiMasterPorts_3/DataFromMiso_1[4]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[4]:CLK,6690
SpiMasterPorts_3/DataFromMiso_1[4]:D,
SpiMasterPorts_3/DataFromMiso_1[4]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[4]:Q,6690
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2:A,5655
SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2:B,5496
SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2:C,3257
SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2:D,5407
SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2:Y,3257
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIIUB1F[6]:B,7511
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIIUB1F[6]:C,5008
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIIUB1F[6]:D,7203
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIIUB1F[6]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIIUB1F[6]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIIUB1F[6]:S,5008
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[3]:CLK,4407
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[3]:D,7643
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[3]:EN,5598
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[3]:Q,4407
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:A,6893
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:B,6821
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:C,3496
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:D,3482
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:Y,3482
nCsA_obuf/U0/U_IOPAD:D,
nCsA_obuf/U0/U_IOPAD:E,
nCsA_obuf/U0/U_IOPAD:PAD,
MosiE_obuf/U0/U_IOPAD:D,
MosiE_obuf/U0/U_IOPAD:E,
MosiE_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_7/DataFromMiso_1_RNI7N7G[23]:A,5648
SpiMasterPorts_7/DataFromMiso_1_RNI7N7G[23]:B,
SpiMasterPorts_7/DataFromMiso_1_RNI7N7G[23]:C,5525
SpiMasterPorts_7/DataFromMiso_1_RNI7N7G[23]:Y,5525
SpiMasterPorts_6/Sck_i_0_0_a2_1_0:A,4656
SpiMasterPorts_6/Sck_i_0_0_a2_1_0:B,4580
SpiMasterPorts_6/Sck_i_0_0_a2_1_0:Y,4580
SpiMasterPorts_7/ClkDiv_cry[1]:B,7495
SpiMasterPorts_7/ClkDiv_cry[1]:C,5076
SpiMasterPorts_7/ClkDiv_cry[1]:FCI,5060
SpiMasterPorts_7/ClkDiv_cry[1]:FCO,5060
SpiMasterPorts_7/ClkDiv_cry[1]:S,5123
SpiMasterPorts_2/XferComplete_i_4_iv_i:A,7755
SpiMasterPorts_2/XferComplete_i_4_iv_i:B,5421
SpiMasterPorts_2/XferComplete_i_4_iv_i:C,5532
SpiMasterPorts_2/XferComplete_i_4_iv_i:Y,5421
SpiMasterPorts_3/Pready_1_sqmuxa_1_i:A,3311
SpiMasterPorts_3/Pready_1_sqmuxa_1_i:B,4303
SpiMasterPorts_3/Pready_1_sqmuxa_1_i:Y,3311
MosiE_obuf/U0/U_IOOUTFF:A,
MosiE_obuf/U0/U_IOOUTFF:Y,
SpiMasterPorts_5/DataFromMiso_7_11_0_a2:A,6598
SpiMasterPorts_5/DataFromMiso_7_11_0_a2:B,4221
SpiMasterPorts_5/DataFromMiso_7_11_0_a2:C,7490
SpiMasterPorts_5/DataFromMiso_7_11_0_a2:D,6462
SpiMasterPorts_5/DataFromMiso_7_11_0_a2:Y,4221
MosiB_obuf/U0/U_IOOUTFF:A,
MosiB_obuf/U0/U_IOOUTFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
SpiMasterPorts_2/Mosi_i_4_2_i_m2_2_0:A,3166
SpiMasterPorts_2/Mosi_i_4_2_i_m2_2_0:B,3088
SpiMasterPorts_2/Mosi_i_4_2_i_m2_2_0:C,2957
SpiMasterPorts_2/Mosi_i_4_2_i_m2_2_0:D,2750
SpiMasterPorts_2/Mosi_i_4_2_i_m2_2_0:Y,2750
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[0]:CLK,4145
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[0]:D,6318
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[0]:Q,4145
SpiMasterPorts_6/DataFromMiso_7_1:A,5397
SpiMasterPorts_6/DataFromMiso_7_1:B,5568
SpiMasterPorts_6/DataFromMiso_7_1:C,7514
SpiMasterPorts_6/DataFromMiso_7_1:D,6415
SpiMasterPorts_6/DataFromMiso_7_1:Y,5397
MisoMon1_ibuf/U0/U_IOINFF:A,
MisoMon1_ibuf/U0/U_IOINFF:Y,
Ux2FPGA_sb_0/CCC_0/GL0_INST/U0:An,
Ux2FPGA_sb_0/CCC_0/GL0_INST/U0:YWn,
SpiMasterPorts_2/SpiBitPos_7_1.SUM[2]:A,7623
SpiMasterPorts_2/SpiBitPos_7_1.SUM[2]:B,7528
SpiMasterPorts_2/SpiBitPos_7_1.SUM[2]:C,7453
SpiMasterPorts_2/SpiBitPos_7_1.SUM[2]:D,4149
SpiMasterPorts_2/SpiBitPos_7_1.SUM[2]:Y,4149
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[23]:A,3478
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[23]:B,3388
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[23]:C,5634
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[23]:D,5525
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[23]:Y,3388
SpiMasterPorts_1/DataFromMiso_1[10]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[10]:CLK,6726
SpiMasterPorts_1/DataFromMiso_1[10]:D,
SpiMasterPorts_1/DataFromMiso_1[10]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[10]:Q,6726
SpiMasterPorts_1/DataFromMiso_1[22]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[22]:CLK,6689
SpiMasterPorts_1/DataFromMiso_1[22]:D,
SpiMasterPorts_1/DataFromMiso_1[22]:EN,3356
SpiMasterPorts_1/DataFromMiso_1[22]:Q,6689
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
SpiMasterPorts_2/DataFromMiso_7_22_0_a2:A,7594
SpiMasterPorts_2/DataFromMiso_7_22_0_a2:B,7544
SpiMasterPorts_2/DataFromMiso_7_22_0_a2:C,7411
SpiMasterPorts_2/DataFromMiso_7_22_0_a2:D,3275
SpiMasterPorts_2/DataFromMiso_7_22_0_a2:Y,3275
SpiMasterPorts_5/XferComplete_i_4_iv_i:A,7721
SpiMasterPorts_5/XferComplete_i_4_iv_i:B,5343
SpiMasterPorts_5/XferComplete_i_4_iv_i:C,5408
SpiMasterPorts_5/XferComplete_i_4_iv_i:Y,5343
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
SpiMasterPorts_4/DataFromMiso_7_17_0_a2:A,4172
SpiMasterPorts_4/DataFromMiso_7_17_0_a2:B,7550
SpiMasterPorts_4/DataFromMiso_7_17_0_a2:C,6359
SpiMasterPorts_4/DataFromMiso_7_17_0_a2:Y,4172
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
SpiMasterPorts_6/SpiBitPos_7_1.CO1:A,3545
SpiMasterPorts_6/SpiBitPos_7_1.CO1:B,6464
SpiMasterPorts_6/SpiBitPos_7_1.CO1:C,4584
SpiMasterPorts_6/SpiBitPos_7_1.CO1:Y,3545
SpiMasterPorts_6/XferComplete_i:ALn,5390
SpiMasterPorts_6/XferComplete_i:CLK,5662
SpiMasterPorts_6/XferComplete_i:D,5402
SpiMasterPorts_6/XferComplete_i:EN,8485
SpiMasterPorts_6/XferComplete_i:Q,5662
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_0_wmux:A,3118
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_0_wmux:B,2864
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_0_wmux:C,3061
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_0_wmux:D,2798
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_0_wmux:FCO,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_0_wmux:Y,2798
SpiMasterPorts_6/DataToMosi_i[0]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[0]:CLK,3061
SpiMasterPorts_6/DataToMosi_i[0]:D,7528
SpiMasterPorts_6/DataToMosi_i[0]:EN,4108
SpiMasterPorts_6/DataToMosi_i[0]:Q,3061
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0:A,5743
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0:B,3418
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0:C,2651
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0:D,2190
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PREADY_0_iv_1_0:Y,2190
SpiMasterPorts_4/DataToMosi_i[17]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[17]:CLK,2432
SpiMasterPorts_4/DataToMosi_i[17]:D,7392
SpiMasterPorts_4/DataToMosi_i[17]:EN,4272
SpiMasterPorts_4/DataToMosi_i[17]:Q,2432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[3]:CLK,7463
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[3]:D,7576
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[3]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[3]:Q,7463
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:A,3472
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:B,2486
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:C,2519
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:D,2347
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:Y,2347
SpiMasterPorts_2/Sck_i_0_0:A,5661
SpiMasterPorts_2/Sck_i_0_0:B,4335
SpiMasterPorts_2/Sck_i_0_0:C,7632
SpiMasterPorts_2/Sck_i_0_0:D,4447
SpiMasterPorts_2/Sck_i_0_0:Y,4335
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[1]:CLK,4483
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[1]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[1]:EN,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[1]:Q,4483
SpiMasterPorts_6/DataFromMiso_7_0_0_a2:A,7495
SpiMasterPorts_6/DataFromMiso_7_0_0_a2:B,7392
SpiMasterPorts_6/DataFromMiso_7_0_0_a2:C,6547
SpiMasterPorts_6/DataFromMiso_7_0_0_a2:D,4055
SpiMasterPorts_6/DataFromMiso_7_0_0_a2:Y,4055
SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2_0:A,4692
SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2_0:B,4514
SpiMasterPorts_5/DataFromMiso_1_sqmuxa_0_a2_0:Y,4514
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
SpiMasterPorts_5/DataFromMiso_1_ldmx[18]:A,6486
SpiMasterPorts_5/DataFromMiso_1_ldmx[18]:B,5655
SpiMasterPorts_5/DataFromMiso_1_ldmx[18]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[18]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[18]:Y,5655
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
SpiMasterPorts_1/DataToMosi_i[13]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[13]:CLK,4477
SpiMasterPorts_1/DataToMosi_i[13]:D,7311
SpiMasterPorts_1/DataToMosi_i[13]:EN,3349
SpiMasterPorts_1/DataToMosi_i[13]:Q,4477
SpiMasterPorts_0/SpiBitPos_7_1.SUM[3]:A,3213
SpiMasterPorts_0/SpiBitPos_7_1.SUM[3]:B,7567
SpiMasterPorts_0/SpiBitPos_7_1.SUM[3]:C,3064
SpiMasterPorts_0/SpiBitPos_7_1.SUM[3]:Y,3064
SpiMasterPorts_1/un1_rst_3:A,7681
SpiMasterPorts_1/un1_rst_3:B,6135
SpiMasterPorts_1/un1_rst_3:Y,6135
SpiMasterPorts_0/Mosi_i_8_iv_1_0:A,4457
SpiMasterPorts_0/Mosi_i_8_iv_1_0:B,4625
SpiMasterPorts_0/Mosi_i_8_iv_1_0:C,6744
SpiMasterPorts_0/Mosi_i_8_iv_1_0:D,5623
SpiMasterPorts_0/Mosi_i_8_iv_1_0:Y,4457
SpiMasterPorts_0/ClkDiv[2]:ALn,5390
SpiMasterPorts_0/ClkDiv[2]:CLK,3135
SpiMasterPorts_0/ClkDiv[2]:D,5084
SpiMasterPorts_0/ClkDiv[2]:EN,8387
SpiMasterPorts_0/ClkDiv[2]:Q,3135
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_wmux_0:A,2432
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_wmux_0:B,3370
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_wmux_0:C,3567
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_wmux_0:D,3304
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_wmux_0:FCI,
SpiMasterPorts_6/Mosi_i_4_5_i_m2_1_wmux_0:Y,2432
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SpiMasterPorts_4/AmbaDataLatched:ALn,5390
SpiMasterPorts_4/AmbaDataLatched:CLK,6538
SpiMasterPorts_4/AmbaDataLatched:EN,4272
SpiMasterPorts_4/AmbaDataLatched:Q,6538
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[0]:CLK,4341
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[0]:D,7633
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[0]:EN,5598
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[0]:Q,4341
SpiMasterPorts_5/DataFromMiso_7_18_0_a2:A,7580
SpiMasterPorts_5/DataFromMiso_7_18_0_a2:B,7505
SpiMasterPorts_5/DataFromMiso_7_18_0_a2:C,6563
SpiMasterPorts_5/DataFromMiso_7_18_0_a2:D,4083
SpiMasterPorts_5/DataFromMiso_7_18_0_a2:Y,4083
SpiMasterPorts_4/DataFromMiso_7_12_0_a2:A,6482
SpiMasterPorts_4/DataFromMiso_7_12_0_a2:B,4094
SpiMasterPorts_4/DataFromMiso_7_12_0_a2:C,7463
SpiMasterPorts_4/DataFromMiso_7_12_0_a2:Y,4094
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[1]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[1]:D,7523
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[1]:EN,4210
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[1]:Q,8660
SpiMasterPorts_5/DataToMosi_i[19]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[19]:CLK,3081
SpiMasterPorts_5/DataToMosi_i[19]:D,7336
SpiMasterPorts_5/DataToMosi_i[19]:EN,4183
SpiMasterPorts_5/DataToMosi_i[19]:Q,3081
SpiMasterPorts_7/DataFromMiso_1_en_0[19]:A,6757
SpiMasterPorts_7/DataFromMiso_1_en_0[19]:B,6692
SpiMasterPorts_7/DataFromMiso_1_en_0[19]:C,6632
SpiMasterPorts_7/DataFromMiso_1_en_0[19]:D,6537
SpiMasterPorts_7/DataFromMiso_1_en_0[19]:Y,6537
SpiMasterPorts_4/SpiBitPos[0]:ALn,5390
SpiMasterPorts_4/SpiBitPos[0]:CLK,4402
SpiMasterPorts_4/SpiBitPos[0]:D,3239
SpiMasterPorts_4/SpiBitPos[0]:Q,4402
SpiMasterPorts_4/nCsLatched:ALn,5390
SpiMasterPorts_4/nCsLatched:CLK,5320
SpiMasterPorts_4/nCsLatched:EN,7533
SpiMasterPorts_4/nCsLatched:Q,5320
SpiMasterPorts_1/DataFromMiso_7_5_0_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_5_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_5_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_5_0_a2:D,6481
SpiMasterPorts_1/DataFromMiso_7_5_0_a2:Y,4100
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[0]:A,6585
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[0]:B,6507
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[0]:C,4378
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[0]:D,5401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[0]:Y,4378
SpiMasterPorts_4/un1_rst_1:A,7641
SpiMasterPorts_4/un1_rst_1:B,6112
SpiMasterPorts_4/un1_rst_1:Y,6112
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s2_0_a2:A,6592
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s2_0_a2:B,6562
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s2_0_a2:Y,6562
SpiMasterPorts_7/DataFromMiso_7_6_0_a2:A,7586
SpiMasterPorts_7/DataFromMiso_7_6_0_a2:B,7521
SpiMasterPorts_7/DataFromMiso_7_6_0_a2:C,3343
SpiMasterPorts_7/DataFromMiso_7_6_0_a2:D,6496
SpiMasterPorts_7/DataFromMiso_7_6_0_a2:Y,3343
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m12:A,5727
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m12:B,5685
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m12:C,5603
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m12:Y,5603
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
SpiMasterPorts_0/Mosi_i_4_23_2_0:A,2754
SpiMasterPorts_0/Mosi_i_4_23_2_0:B,5635
SpiMasterPorts_0/Mosi_i_4_23_2_0:C,3518
SpiMasterPorts_0/Mosi_i_4_23_2_0:Y,2754
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
SpiMasterPorts_0/nCs[0]:ALn,5390
SpiMasterPorts_0/nCs[0]:CLK,
SpiMasterPorts_0/nCs[0]:EN,6567
SpiMasterPorts_0/nCs[0]:Q,
SpiMasterPorts_0/DataFromMiso_1_ldmx[4]:A,6555
SpiMasterPorts_0/DataFromMiso_1_ldmx[4]:B,6454
SpiMasterPorts_0/DataFromMiso_1_ldmx[4]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[4]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[4]:Y,6454
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
SpiMasterPorts_1/DataFromMiso_7_13_0_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_13_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_13_0_a2:C,3356
SpiMasterPorts_1/DataFromMiso_7_13_0_a2:D,6442
SpiMasterPorts_1/DataFromMiso_7_13_0_a2:Y,3356
SpiMasterPorts_5/DataToMosi_i[8]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[8]:CLK,3921
SpiMasterPorts_5/DataToMosi_i[8]:D,7360
SpiMasterPorts_5/DataToMosi_i[8]:EN,4183
SpiMasterPorts_5/DataToMosi_i[8]:Q,3921
SpiMasterPorts_3/Sck_i_0_0:A,5710
SpiMasterPorts_3/Sck_i_0_0:B,4480
SpiMasterPorts_3/Sck_i_0_0:C,7646
SpiMasterPorts_3/Sck_i_0_0:D,4434
SpiMasterPorts_3/Sck_i_0_0:Y,4434
SpiMasterPorts_1/DataFromMiso_1[11]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[11]:CLK,6710
SpiMasterPorts_1/DataFromMiso_1[11]:D,
SpiMasterPorts_1/DataFromMiso_1[11]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[11]:Q,6710
SpiMasterPorts_5/DataFromMiso_7_9_0_a2:A,7541
SpiMasterPorts_5/DataFromMiso_7_9_0_a2:B,7502
SpiMasterPorts_5/DataFromMiso_7_9_0_a2:C,4162
SpiMasterPorts_5/DataFromMiso_7_9_0_a2:D,6516
SpiMasterPorts_5/DataFromMiso_7_9_0_a2:Y,4162
SpiMasterPorts_1/Mosi_i_4_23_1_wmux_0:A,2388
SpiMasterPorts_1/Mosi_i_4_23_1_wmux_0:B,5673
SpiMasterPorts_1/Mosi_i_4_23_1_wmux_0:C,3540
SpiMasterPorts_1/Mosi_i_4_23_1_wmux_0:D,4255
SpiMasterPorts_1/Mosi_i_4_23_1_wmux_0:FCI,
SpiMasterPorts_1/Mosi_i_4_23_1_wmux_0:Y,2388
SpiMasterPorts_5/DataFromMiso_7_12_0_a2:A,6598
SpiMasterPorts_5/DataFromMiso_7_12_0_a2:B,4221
SpiMasterPorts_5/DataFromMiso_7_12_0_a2:C,7490
SpiMasterPorts_5/DataFromMiso_7_12_0_a2:D,6467
SpiMasterPorts_5/DataFromMiso_7_12_0_a2:Y,4221
SpiMasterPorts_4/un6_ncslatchedlto3:A,3230
SpiMasterPorts_4/un6_ncslatchedlto3:B,3181
SpiMasterPorts_4/un6_ncslatchedlto3:C,3106
SpiMasterPorts_4/un6_ncslatchedlto3:D,3012
SpiMasterPorts_4/un6_ncslatchedlto3:Y,3012
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[11]:CLK,5344
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[11]:D,4933
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[11]:Q,5344
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_2:A,5686
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_2:B,6669
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_2:Y,5686
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
SpiMasterPorts_4/ClkDiv_cry[7]:B,7576
SpiMasterPorts_4/ClkDiv_cry[7]:C,5110
SpiMasterPorts_4/ClkDiv_cry[7]:FCI,5047
SpiMasterPorts_4/ClkDiv_cry[7]:FCO,5047
SpiMasterPorts_4/ClkDiv_cry[7]:S,5063
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SpiMasterPorts_1/DataFromMiso_7_18_0_a2_1:A,6493
SpiMasterPorts_1/DataFromMiso_7_18_0_a2_1:B,6456
SpiMasterPorts_1/DataFromMiso_7_18_0_a2_1:C,5353
SpiMasterPorts_1/DataFromMiso_7_18_0_a2_1:D,4021
SpiMasterPorts_1/DataFromMiso_7_18_0_a2_1:Y,4021
SpiMasterPorts_0/DataFromMiso_1[7]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[7]:CLK,6701
SpiMasterPorts_0/DataFromMiso_1[7]:D,6427
SpiMasterPorts_0/DataFromMiso_1[7]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[7]:Q,6701
SpiMasterPorts_6/un7_ambadatalatched:A,6665
SpiMasterPorts_6/un7_ambadatalatched:B,6672
SpiMasterPorts_6/un7_ambadatalatched:Y,6665
SpiMasterPorts_3/DataToMosi_i[14]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[14]:CLK,4708
SpiMasterPorts_3/DataToMosi_i[14]:D,7497
SpiMasterPorts_3/DataToMosi_i[14]:EN,4183
SpiMasterPorts_3/DataToMosi_i[14]:Q,4708
SpiMasterPorts_0/DataToMosi_i[8]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[8]:CLK,3877
SpiMasterPorts_0/DataToMosi_i[8]:D,7360
SpiMasterPorts_0/DataToMosi_i[8]:EN,4120
SpiMasterPorts_0/DataToMosi_i[8]:Q,3877
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
SpiMasterPorts_1/DataFromMiso_7_6_0_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_6_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_6_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_6_0_a2:D,6487
SpiMasterPorts_1/DataFromMiso_7_6_0_a2:Y,4100
SpiMasterPorts_2/un6_ncslatchedlto8_2:A,3561
SpiMasterPorts_2/un6_ncslatchedlto8_2:B,3512
SpiMasterPorts_2/un6_ncslatchedlto8_2:C,3437
SpiMasterPorts_2/un6_ncslatchedlto8_2:Y,3437
SpiMasterPorts_1/DataFromMiso_7_18_0_a2:A,7502
SpiMasterPorts_1/DataFromMiso_7_18_0_a2:B,7414
SpiMasterPorts_1/DataFromMiso_7_18_0_a2:C,6543
SpiMasterPorts_1/DataFromMiso_7_18_0_a2:D,4021
SpiMasterPorts_1/DataFromMiso_7_18_0_a2:Y,4021
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11:CLK,5503
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11:D,3395
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11:EN,3358
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11:Q,5503
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
SpiMasterPorts_0/Mosi_i_8_iv_RNO_0:A,6580
SpiMasterPorts_0/Mosi_i_8_iv_RNO_0:B,6507
SpiMasterPorts_0/Mosi_i_8_iv_RNO_0:C,4445
SpiMasterPorts_0/Mosi_i_8_iv_RNO_0:D,6337
SpiMasterPorts_0/Mosi_i_8_iv_RNO_0:Y,4445
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,2495
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,2495
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
SpiMasterPorts_3/Mosi_i_8_iv_RNO_0:A,6607
SpiMasterPorts_3/Mosi_i_8_iv_RNO_0:B,6561
SpiMasterPorts_3/Mosi_i_8_iv_RNO_0:C,4368
SpiMasterPorts_3/Mosi_i_8_iv_RNO_0:Y,4368
SpiMasterPorts_0/Sck_i_RNI0ILC1:A,6725
SpiMasterPorts_0/Sck_i_RNI0ILC1:B,6663
SpiMasterPorts_0/Sck_i_RNI0ILC1:C,6549
SpiMasterPorts_0/Sck_i_RNI0ILC1:D,6461
SpiMasterPorts_0/Sck_i_RNI0ILC1:Y,6461
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTl08:A,7788
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTl08:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTl08:C,7652
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTl08:D,7591
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTl08:Y,7591
SpiMasterPorts_6/Mosi_i_4_21_i_m2_1:A,3921
SpiMasterPorts_6/Mosi_i_4_21_i_m2_1:B,3843
SpiMasterPorts_6/Mosi_i_4_21_i_m2_1:C,3556
SpiMasterPorts_6/Mosi_i_4_21_i_m2_1:D,3477
SpiMasterPorts_6/Mosi_i_4_21_i_m2_1:Y,3477
SpiMasterPorts_6/ClkDiv[2]:ALn,5390
SpiMasterPorts_6/ClkDiv[2]:CLK,3714
SpiMasterPorts_6/ClkDiv[2]:D,5201
SpiMasterPorts_6/ClkDiv[2]:EN,8485
SpiMasterPorts_6/ClkDiv[2]:Q,3714
SpiMasterPorts_7/DataFromMiso_7_17_0_a2:A,7626
SpiMasterPorts_7/DataFromMiso_7_17_0_a2:B,7563
SpiMasterPorts_7/DataFromMiso_7_17_0_a2:C,6516
SpiMasterPorts_7/DataFromMiso_7_17_0_a2:D,3302
SpiMasterPorts_7/DataFromMiso_7_17_0_a2:Y,3302
nCsB_obuf/U0/U_IOOUTFF:A,
nCsB_obuf/U0/U_IOOUTFF:Y,
SpiMasterPorts_7/Pready_1_sqmuxa_1_i:A,4734
SpiMasterPorts_7/Pready_1_sqmuxa_1_i:B,3441
SpiMasterPorts_7/Pready_1_sqmuxa_1_i:C,6479
SpiMasterPorts_7/Pready_1_sqmuxa_1_i:D,5097
SpiMasterPorts_7/Pready_1_sqmuxa_1_i:Y,3441
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SpiMasterPorts_2/SpiBitPos[0]:ALn,5390
SpiMasterPorts_2/SpiBitPos[0]:CLK,3248
SpiMasterPorts_2/SpiBitPos[0]:D,4383
SpiMasterPorts_2/SpiBitPos[0]:Q,3248
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_s3_i_o3:A,6675
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_s3_i_o3:B,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_s3_i_o3:Y,6637
SpiMasterPorts_3/DataFromMiso_7_21_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_21_0_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_21_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_21_0_a2:D,6468
SpiMasterPorts_3/DataFromMiso_7_21_0_a2:Y,4093
SpiMasterPorts_0/SpiBitPos_RNIGIPF1[0]:A,6696
SpiMasterPorts_0/SpiBitPos_RNIGIPF1[0]:B,6617
SpiMasterPorts_0/SpiBitPos_RNIGIPF1[0]:C,6579
SpiMasterPorts_0/SpiBitPos_RNIGIPF1[0]:D,6500
SpiMasterPorts_0/SpiBitPos_RNIGIPF1[0]:Y,6500
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[4]:CLK,4834
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[4]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[4]:EN,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[4]:Q,4834
SpiMasterPorts_3/un1_rst_2:A,
SpiMasterPorts_3/un1_rst_2:B,6135
SpiMasterPorts_3/un1_rst_2:Y,6135
SpiMasterPorts_6/DataFromMiso_7_10_0_a2:A,7495
SpiMasterPorts_6/DataFromMiso_7_10_0_a2:B,6618
SpiMasterPorts_6/DataFromMiso_7_10_0_a2:C,4261
SpiMasterPorts_6/DataFromMiso_7_10_0_a2:Y,4261
SpiMasterPorts_2/DataToMosi_i[0]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[0]:CLK,3146
SpiMasterPorts_2/DataToMosi_i[0]:D,7528
SpiMasterPorts_2/DataToMosi_i[0]:EN,3349
SpiMasterPorts_2/DataToMosi_i[0]:Q,3146
MisoA_ibuf/U0/U_IOPAD:PAD,
MisoA_ibuf/U0/U_IOPAD:Y,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:A,3482
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:B,2513
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:C,2539
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:D,2357
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:Y,2357
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0_1[4]:A,6631
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0_1[4]:B,6562
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0_1[4]:C,6675
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0_1[4]:D,6567
SpiMasterPorts_6/SpiBitPos_7_1.SUM_a0_1[4]:Y,6562
SpiMasterPorts_4/_decfrac23_0_a2_0:A,4591
SpiMasterPorts_4/_decfrac23_0_a2_0:B,4515
SpiMasterPorts_4/_decfrac23_0_a2_0:Y,4515
nCsB_obuf/U0/U_IOPAD:D,
nCsB_obuf/U0/U_IOPAD:E,
nCsB_obuf/U0/U_IOPAD:PAD,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[16]:A,6818
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[16]:B,6775
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[16]:C,3420
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[16]:D,3253
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[16]:Y,3253
SpiMasterPorts_6/Pready:ALn,5390
SpiMasterPorts_6/Pready:CLK,5743
SpiMasterPorts_6/Pready:D,5281
SpiMasterPorts_6/Pready:EN,3236
SpiMasterPorts_6/Pready:Q,5743
SpiMasterPorts_5/DataFromMiso_7_20_0_a2:A,7588
SpiMasterPorts_5/DataFromMiso_7_20_0_a2:B,7463
SpiMasterPorts_5/DataFromMiso_7_20_0_a2:C,6563
SpiMasterPorts_5/DataFromMiso_7_20_0_a2:D,4083
SpiMasterPorts_5/DataFromMiso_7_20_0_a2:Y,4083
SpiMasterPorts_0/DataFromMiso_1[20]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[20]:CLK,6882
SpiMasterPorts_0/DataFromMiso_1[20]:D,6461
SpiMasterPorts_0/DataFromMiso_1[20]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[20]:Q,6882
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SpiMasterPorts_4/un7_ambadatalatched:A,6567
SpiMasterPorts_4/un7_ambadatalatched:B,6672
SpiMasterPorts_4/un7_ambadatalatched:Y,6567
SpiMasterPorts_2/DataToMosi_i[11]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[11]:CLK,4875
SpiMasterPorts_2/DataToMosi_i[11]:D,7399
SpiMasterPorts_2/DataToMosi_i[11]:EN,3349
SpiMasterPorts_2/DataToMosi_i[11]:Q,4875
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
SpiMasterPorts_7/DataFromMiso_7_2_1_a2_0:A,6505
SpiMasterPorts_7/DataFromMiso_7_2_1_a2_0:B,6496
SpiMasterPorts_7/DataFromMiso_7_2_1_a2_0:Y,6496
SpiMasterPorts_0/DataToMosi_i[11]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[11]:CLK,4746
SpiMasterPorts_0/DataToMosi_i[11]:D,7399
SpiMasterPorts_0/DataToMosi_i[11]:EN,4120
SpiMasterPorts_0/DataToMosi_i[11]:Q,4746
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[5]:CLK,7575
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[5]:D,7417
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[5]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[5]:Q,7575
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
SpiMasterPorts_5/DataFromMiso_1[18]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[18]:CLK,6721
SpiMasterPorts_5/DataFromMiso_1[18]:D,5655
SpiMasterPorts_5/DataFromMiso_1[18]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[18]:Q,6721
SpiMasterPorts_0/DataFromMiso_1_ldmx[14]:A,6549
SpiMasterPorts_0/DataFromMiso_1_ldmx[14]:B,6447
SpiMasterPorts_0/DataFromMiso_1_ldmx[14]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[14]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[14]:Y,6447
SpiMasterPorts_6/un1_rst_1:A,7641
SpiMasterPorts_6/un1_rst_1:B,6112
SpiMasterPorts_6/un1_rst_1:Y,6112
SpiMasterPorts_4/DataFromMiso_1_ldmx[22]:A,6531
SpiMasterPorts_4/DataFromMiso_1_ldmx[22]:B,6500
SpiMasterPorts_4/DataFromMiso_1_ldmx[22]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[22]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[22]:Y,6500
SpiMasterPorts_2/ClkDiv_cry[2]:B,7511
SpiMasterPorts_2/ClkDiv_cry[2]:C,5189
SpiMasterPorts_2/ClkDiv_cry[2]:FCI,5157
SpiMasterPorts_2/ClkDiv_cry[2]:FCO,5157
SpiMasterPorts_2/ClkDiv_cry[2]:S,5220
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,2438
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,2438
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
SpiMasterPorts_6/ClkDiv_s[8]:B,7576
SpiMasterPorts_6/ClkDiv_s[8]:C,5201
SpiMasterPorts_6/ClkDiv_s[8]:FCI,5138
SpiMasterPorts_6/ClkDiv_s[8]:S,5138
SpiMasterPorts_7/DataFromMiso_1[14]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[14]:CLK,6550
SpiMasterPorts_7/DataFromMiso_1[14]:D,5646
SpiMasterPorts_7/DataFromMiso_1[14]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[14]:Q,6550
SpiMasterPorts_3/SpiBitPos[1]:ALn,5390
SpiMasterPorts_3/SpiBitPos[1]:CLK,3433
SpiMasterPorts_3/SpiBitPos[1]:D,4547
SpiMasterPorts_3/SpiBitPos[1]:Q,3433
SpiMasterPorts_0/DacNum_i[0]:CLK,7720
SpiMasterPorts_0/DacNum_i[0]:D,7355
SpiMasterPorts_0/DacNum_i[0]:EN,3242
SpiMasterPorts_0/DacNum_i[0]:Q,7720
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_7/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_7/U0/U_IOINFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,2382
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,2382
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
SpiMasterPorts_6/un6_ncslatchedlto8:A,4819
SpiMasterPorts_6/un6_ncslatchedlto8:B,4770
SpiMasterPorts_6/un6_ncslatchedlto8:C,3707
SpiMasterPorts_6/un6_ncslatchedlto8:D,3545
SpiMasterPorts_6/un6_ncslatchedlto8:Y,3545
SpiMasterPorts_5/un7_ambadatalatched:A,6612
SpiMasterPorts_5/un7_ambadatalatched:B,6672
SpiMasterPorts_5/un7_ambadatalatched:Y,6612
SpiMasterPorts_4/SpiBitPos_RNIHREJ1[0]:A,6702
SpiMasterPorts_4/SpiBitPos_RNIHREJ1[0]:B,6553
SpiMasterPorts_4/SpiBitPos_RNIHREJ1[0]:C,6566
SpiMasterPorts_4/SpiBitPos_RNIHREJ1[0]:D,6500
SpiMasterPorts_4/SpiBitPos_RNIHREJ1[0]:Y,6500
SpiMasterPorts_4/nCsce[0]:A,7720
SpiMasterPorts_4/nCsce[0]:B,6567
SpiMasterPorts_4/nCsce[0]:C,7593
SpiMasterPorts_4/nCsce[0]:Y,6567
SpiMasterPorts_3/DacNum_i_0_sqmuxa:A,3305
SpiMasterPorts_3/DacNum_i_0_sqmuxa:B,6148
SpiMasterPorts_3/DacNum_i_0_sqmuxa:Y,3305
SpiMasterPorts_4/DataFromMiso_1[14]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[14]:CLK,6697
SpiMasterPorts_4/DataFromMiso_1[14]:D,5616
SpiMasterPorts_4/DataFromMiso_1[14]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[14]:Q,6697
SpiMasterPorts_3/ClkDiv[1]:ALn,5390
SpiMasterPorts_3/ClkDiv[1]:CLK,3645
SpiMasterPorts_3/ClkDiv[1]:D,5207
SpiMasterPorts_3/ClkDiv[1]:EN,8485
SpiMasterPorts_3/ClkDiv[1]:Q,3645
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[2]:CLK,6384
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[2]:D,5063
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[2]:Q,6384
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
test_obuf[7]/U0/U_IOPAD:D,
test_obuf[7]/U0/U_IOPAD:E,
test_obuf[7]/U0/U_IOPAD:PAD,
SpiMasterPorts_0/DataFromMiso_1_ldmx[19]:A,6537
SpiMasterPorts_0/DataFromMiso_1_ldmx[19]:B,6461
SpiMasterPorts_0/DataFromMiso_1_ldmx[19]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[19]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[19]:Y,6461
SpiMasterPorts_0/ClkDiv[3]:ALn,5390
SpiMasterPorts_0/ClkDiv[3]:CLK,3184
SpiMasterPorts_0/ClkDiv[3]:D,5084
SpiMasterPorts_0/ClkDiv[3]:EN,8387
SpiMasterPorts_0/ClkDiv[3]:Q,3184
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[2]:A,7709
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[2]:B,7653
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[2]:C,7578
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[2]:D,4378
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[2]:Y,4378
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
ip_interface_inst:B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,2366
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,2487
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,2366
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,2487
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[3]:CLK,5627
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[3]:D,8654
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[3]:EN,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[3]:Q,5627
SpiMasterPorts_1/DataFromMiso_1[7]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[7]:CLK,6785
SpiMasterPorts_1/DataFromMiso_1[7]:D,
SpiMasterPorts_1/DataFromMiso_1[7]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[7]:Q,6785
SpiMasterPorts_5/Pready_1_sqmuxa:A,6731
SpiMasterPorts_5/Pready_1_sqmuxa:B,6564
SpiMasterPorts_5/Pready_1_sqmuxa:C,4414
SpiMasterPorts_5/Pready_1_sqmuxa:D,4238
SpiMasterPorts_5/Pready_1_sqmuxa:Y,4238
SpiMasterPorts_2/DataFromMiso_1[9]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[9]:CLK,6832
SpiMasterPorts_2/DataFromMiso_1[9]:D,
SpiMasterPorts_2/DataFromMiso_1[9]:EN,3503
SpiMasterPorts_2/DataFromMiso_1[9]:Q,6832
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_0:A,2754
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_0:B,3700
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_0:C,3926
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_0:D,3695
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_0:FCI,
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_0:FCO,
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_0:Y,2754
SpiMasterPorts_0/DataFromMiso_1_en_0_0[3]:A,6752
SpiMasterPorts_0/DataFromMiso_1_en_0_0[3]:B,6640
SpiMasterPorts_0/DataFromMiso_1_en_0_0[3]:C,6563
SpiMasterPorts_0/DataFromMiso_1_en_0_0[3]:D,6537
SpiMasterPorts_0/DataFromMiso_1_en_0_0[3]:Y,6537
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,2351
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,2351
SpiMasterPorts_7/SpiBitPos[4]:ALn,5390
SpiMasterPorts_7/SpiBitPos[4]:CLK,4714
SpiMasterPorts_7/SpiBitPos[4]:D,3422
SpiMasterPorts_7/SpiBitPos[4]:Q,4714
SpiMasterPorts_6/un1_rst:A,
SpiMasterPorts_6/un1_rst:B,6112
SpiMasterPorts_6/un1_rst:Y,6112
SpiMasterPorts_5/DataFromMiso_1[16]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[16]:CLK,6775
SpiMasterPorts_5/DataFromMiso_1[16]:D,
SpiMasterPorts_5/DataFromMiso_1[16]:EN,4221
SpiMasterPorts_5/DataFromMiso_1[16]:Q,6775
SpiMasterPorts_3/DataFromMiso_1[19]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[19]:CLK,6653
SpiMasterPorts_3/DataFromMiso_1[19]:D,
SpiMasterPorts_3/DataFromMiso_1[19]:EN,4140
SpiMasterPorts_3/DataFromMiso_1[19]:Q,6653
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[1]:CLK,5512
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[1]:D,7523
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[1]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[1]:Q,5512
SpiMasterPorts_3/ClkDiv_cry[7]:B,7576
SpiMasterPorts_3/ClkDiv_cry[7]:C,5207
SpiMasterPorts_3/ClkDiv_cry[7]:FCI,5144
SpiMasterPorts_3/ClkDiv_cry[7]:FCO,5144
SpiMasterPorts_3/ClkDiv_cry[7]:S,5160
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[8]:A,6671
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[8]:B,6599
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[8]:C,3274
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[8]:D,3260
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[8]:Y,3260
SpiMasterPorts_7/SpiBitPos_RNIDIQJ1[1]:A,6764
SpiMasterPorts_7/SpiBitPos_RNIDIQJ1[1]:B,6686
SpiMasterPorts_7/SpiBitPos_RNIDIQJ1[1]:C,6622
SpiMasterPorts_7/SpiBitPos_RNIDIQJ1[1]:D,6531
SpiMasterPorts_7/SpiBitPos_RNIDIQJ1[1]:Y,6531
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI3CEMI[8]:B,7543
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI3CEMI[8]:C,5038
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI3CEMI[8]:D,7235
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI3CEMI[8]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI3CEMI[8]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI3CEMI[8]:S,4978
SpiMasterPorts_5/SpiBitPos[0]:ALn,5390
SpiMasterPorts_5/SpiBitPos[0]:CLK,4530
SpiMasterPorts_5/SpiBitPos[0]:D,4342
SpiMasterPorts_5/SpiBitPos[0]:Q,4530
SpiMasterPorts_2/SpiBitPos[1]:ALn,5390
SpiMasterPorts_2/SpiBitPos[1]:CLK,3371
SpiMasterPorts_2/SpiBitPos[1]:D,4243
SpiMasterPorts_2/SpiBitPos[1]:Q,3371
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[2]:CLK,5887
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[2]:D,5474
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[2]:EN,6583
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[2]:Q,5887
IO_TXBuf_0/IO_TXBuf_0/U0_0/U0/U_IOPAD:D,
IO_TXBuf_0/IO_TXBuf_0/U0_0/U0/U_IOPAD:E,
IO_TXBuf_0/IO_TXBuf_0/U0_0/U0/U_IOPAD:PAD,
SpiMasterPorts_5/Mosi_i_4_9:A,4645
SpiMasterPorts_5/Mosi_i_4_9:B,4390
SpiMasterPorts_5/Mosi_i_4_9:C,4522
SpiMasterPorts_5/Mosi_i_4_9:Y,4390
SpiMasterPorts_5/DataFromMiso_1[8]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[8]:CLK,6805
SpiMasterPorts_5/DataFromMiso_1[8]:D,
SpiMasterPorts_5/DataFromMiso_1[8]:EN,4285
SpiMasterPorts_5/DataFromMiso_1[8]:Q,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_0[0]:A,6590
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_0[0]:B,5449
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_0[0]:C,6497
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_0[0]:D,6365
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3_0[0]:Y,5449
SpiMasterPorts_7/DataFromMiso_1_en_0_0[10]:A,6685
SpiMasterPorts_7/DataFromMiso_1_en_0_0[10]:B,5646
SpiMasterPorts_7/DataFromMiso_1_en_0_0[10]:C,6598
SpiMasterPorts_7/DataFromMiso_1_en_0_0[10]:Y,5646
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:A,6624
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:B,6552
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:C,2393
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:D,3124
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:Y,2393
SpiMasterPorts_4/DataFromMiso_1[9]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[9]:CLK,6702
SpiMasterPorts_4/DataFromMiso_1[9]:D,6434
SpiMasterPorts_4/DataFromMiso_1[9]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[9]:Q,6702
SpiMasterPorts_3/DataFromMiso_1[1]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[1]:CLK,6741
SpiMasterPorts_3/DataFromMiso_1[1]:D,
SpiMasterPorts_3/DataFromMiso_1[1]:EN,4014
SpiMasterPorts_3/DataFromMiso_1[1]:Q,6741
SpiMasterPorts_7/DataFromMiso_1_ldmx[9]:A,6562
SpiMasterPorts_7/DataFromMiso_1_ldmx[9]:B,5601
SpiMasterPorts_7/DataFromMiso_1_ldmx[9]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[9]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[9]:Y,5601
SpiMasterPorts_0/ClkDiv[8]:ALn,5390
SpiMasterPorts_0/ClkDiv[8]:CLK,3252
SpiMasterPorts_0/ClkDiv[8]:D,5021
SpiMasterPorts_0/ClkDiv[8]:EN,8387
SpiMasterPorts_0/ClkDiv[8]:Q,3252
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[4]:A,6886
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[4]:B,6808
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[4]:C,3489
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[4]:D,3475
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[4]:Y,3475
SpiMasterPorts_1/un1_rst_set_RNILETI:A,5757
SpiMasterPorts_1/un1_rst_set_RNILETI:B,
SpiMasterPorts_1/un1_rst_set_RNILETI:C,5634
SpiMasterPorts_1/un1_rst_set_RNILETI:Y,5634
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:A,6769
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:B,6691
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:C,2522
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:D,3296
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:Y,2522
SpiMasterPorts_5/DataFromMiso_1_ldmx[12]:A,6484
SpiMasterPorts_5/DataFromMiso_1_ldmx[12]:B,5681
SpiMasterPorts_5/DataFromMiso_1_ldmx[12]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[12]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[12]:Y,5681
SpiMasterPorts_5/Pready_1_sqmuxa_1_i:A,3311
SpiMasterPorts_5/Pready_1_sqmuxa_1_i:B,4238
SpiMasterPorts_5/Pready_1_sqmuxa_1_i:Y,3311
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[18]:A,3206
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[18]:B,2383
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[18]:C,3321
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[18]:D,3182
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[18]:Y,2383
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1_0[0]:A,6753
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1_0[0]:B,6660
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1_0[0]:C,6557
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1_0[0]:D,6531
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1_0[0]:Y,6531
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_5/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_5/U0/U_IOINFF:Y,
SpiMasterPorts_0/un1_rst_3_rs:ALn,
SpiMasterPorts_0/un1_rst_3_rs:CLK,
SpiMasterPorts_0/un1_rst_3_rs:Q,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
SpiMasterPorts_5/DataFromMiso_1_ldmx[6]:A,6484
SpiMasterPorts_5/DataFromMiso_1_ldmx[6]:B,5655
SpiMasterPorts_5/DataFromMiso_1_ldmx[6]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[6]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[6]:Y,5655
SpiMasterPorts_6/_decfrac23_0_a2_0:A,4650
SpiMasterPorts_6/_decfrac23_0_a2_0:B,4575
SpiMasterPorts_6/_decfrac23_0_a2_0:Y,4575
SpiMasterPorts_5/DataFromMiso_1_ldmx[22]:A,6504
SpiMasterPorts_5/DataFromMiso_1_ldmx[22]:B,5655
SpiMasterPorts_5/DataFromMiso_1_ldmx[22]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[22]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[22]:Y,5655
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SpiMasterPorts_6/ClkDiv[3]:ALn,5390
SpiMasterPorts_6/ClkDiv[3]:CLK,3763
SpiMasterPorts_6/ClkDiv[3]:D,5201
SpiMasterPorts_6/ClkDiv[3]:EN,8485
SpiMasterPorts_6/ClkDiv[3]:Q,3763
SpiMasterPorts_5/DataFromMiso_1_en_0_0[4]:A,6682
SpiMasterPorts_5/DataFromMiso_1_en_0_0[4]:B,6630
SpiMasterPorts_5/DataFromMiso_1_en_0_0[4]:C,5668
SpiMasterPorts_5/DataFromMiso_1_en_0_0[4]:Y,5668
SpiMasterPorts_2/Mosi_i_4_23_1_0_wmux:A,4855
SpiMasterPorts_2/Mosi_i_4_23_1_0_wmux:B,4829
SpiMasterPorts_2/Mosi_i_4_23_1_0_wmux:C,2750
SpiMasterPorts_2/Mosi_i_4_23_1_0_wmux:D,2517
SpiMasterPorts_2/Mosi_i_4_23_1_0_wmux:FCO,
SpiMasterPorts_2/Mosi_i_4_23_1_0_wmux:Y,2517
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIOF7IO[11]:B,7576
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIOF7IO[11]:C,5063
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIOF7IO[11]:D,7274
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIOF7IO[11]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIOF7IO[11]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIOF7IO[11]:S,4933
SpiMasterPorts_6/ClkDiv_s_741:B,5165
SpiMasterPorts_6/ClkDiv_s_741:FCO,5165
SpiMasterPorts_3/DataToMosi_i[0]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[0]:CLK,3017
SpiMasterPorts_3/DataToMosi_i[0]:D,7528
SpiMasterPorts_3/DataToMosi_i[0]:EN,4183
SpiMasterPorts_3/DataToMosi_i[0]:Q,3017
SckMonAdc_obuf/U0/U_IOENFF:A,
SckMonAdc_obuf/U0/U_IOENFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
SpiMasterPorts_6/Sck_i:ALn,5390
SpiMasterPorts_6/Sck_i:CLK,4656
SpiMasterPorts_6/Sck_i:D,4430
SpiMasterPorts_6/Sck_i:Q,4656
SpiMasterPorts_2/ClkDiv_cry[5]:B,7559
SpiMasterPorts_2/ClkDiv_cry[5]:C,5220
SpiMasterPorts_2/ClkDiv_cry[5]:FCI,5157
SpiMasterPorts_2/ClkDiv_cry[5]:FCO,5157
SpiMasterPorts_2/ClkDiv_cry[5]:S,5205
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
SpiMasterPorts_4/DataFromMiso_1_en_0_0[11]:A,6751
SpiMasterPorts_4/DataFromMiso_1_en_0_0[11]:B,6614
SpiMasterPorts_4/DataFromMiso_1_en_0_0[11]:C,6563
SpiMasterPorts_4/DataFromMiso_1_en_0_0[11]:D,6537
SpiMasterPorts_4/DataFromMiso_1_en_0_0[11]:Y,6537
SpiMasterPorts_4/DataFromMiso_1_en_0[20]:A,6757
SpiMasterPorts_4/DataFromMiso_1_en_0[20]:B,6608
SpiMasterPorts_4/DataFromMiso_1_en_0[20]:C,6632
SpiMasterPorts_4/DataFromMiso_1_en_0[20]:D,6555
SpiMasterPorts_4/DataFromMiso_1_en_0[20]:Y,6555
SpiMasterPorts_1/Sck_i_0_0_a2_1:A,5502
SpiMasterPorts_1/Sck_i_0_0_a2_1:B,5510
SpiMasterPorts_1/Sck_i_0_0_a2_1:C,4587
SpiMasterPorts_1/Sck_i_0_0_a2_1:D,4586
SpiMasterPorts_1/Sck_i_0_0_a2_1:Y,4586
SckADCs_obuf/U0/U_IOOUTFF:A,
SckADCs_obuf/U0/U_IOOUTFF:Y,
SpiMasterPorts_6/DataFromMiso_1[12]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[12]:CLK,6507
SpiMasterPorts_6/DataFromMiso_1[12]:D,
SpiMasterPorts_6/DataFromMiso_1[12]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[12]:Q,6507
SpiMasterPorts_5/SpiBitPos[1]:ALn,5390
SpiMasterPorts_5/SpiBitPos[1]:CLK,3562
SpiMasterPorts_5/SpiBitPos[1]:D,4120
SpiMasterPorts_5/SpiBitPos[1]:Q,3562
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[22]:A,6637
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[22]:B,6565
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[22]:C,3240
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[22]:D,3226
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[22]:Y,3226
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[21]:A,3257
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[21]:B,2438
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[21]:C,3365
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[21]:D,3237
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[21]:Y,2438
SpiMasterPorts_7/XferComplete_i:ALn,5390
SpiMasterPorts_7/XferComplete_i:CLK,5555
SpiMasterPorts_7/XferComplete_i:EN,4656
SpiMasterPorts_7/XferComplete_i:Q,5555
SpiMasterPorts_1/Mosi_i_4_9:A,4600
SpiMasterPorts_1/Mosi_i_4_9:B,4255
SpiMasterPorts_1/Mosi_i_4_9:C,4477
SpiMasterPorts_1/Mosi_i_4_9:Y,4255
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[0]:CLK,4836
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[0]:D,6761
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[0]:EN,7455
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[0]:Q,4836
SpiMasterPorts_5/DataFromMiso_1[13]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[13]:CLK,6864
SpiMasterPorts_5/DataFromMiso_1[13]:D,
SpiMasterPorts_5/DataFromMiso_1[13]:EN,4162
SpiMasterPorts_5/DataFromMiso_1[13]:Q,6864
SpiMasterPorts_2/XferComplete_i:ALn,5390
SpiMasterPorts_2/XferComplete_i:CLK,5343
SpiMasterPorts_2/XferComplete_i:D,5421
SpiMasterPorts_2/XferComplete_i:EN,8471
SpiMasterPorts_2/XferComplete_i:Q,5343
SpiMasterPorts_1/DataToMosi_i[21]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[21]:CLK,3260
SpiMasterPorts_1/DataToMosi_i[21]:D,7332
SpiMasterPorts_1/DataToMosi_i[21]:EN,3349
SpiMasterPorts_1/DataToMosi_i[21]:Q,3260
SpiMasterPorts_0/SpiBitPos[1]:ALn,5390
SpiMasterPorts_0/SpiBitPos[1]:CLK,3518
SpiMasterPorts_0/SpiBitPos[1]:D,3213
SpiMasterPorts_0/SpiBitPos[1]:Q,3518
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
MosiC_obuf/U0/U_IOPAD:D,
MosiC_obuf/U0/U_IOPAD:E,
MosiC_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_7/DataFromMiso_1_en_0[4]:A,6757
SpiMasterPorts_7/DataFromMiso_1_en_0[4]:B,6734
SpiMasterPorts_7/DataFromMiso_1_en_0[4]:C,6628
SpiMasterPorts_7/DataFromMiso_1_en_0[4]:D,6537
SpiMasterPorts_7/DataFromMiso_1_en_0[4]:Y,6537
SpiMasterPorts_6/DataFromMiso_1_RNI4BBJ[23]:A,5757
SpiMasterPorts_6/DataFromMiso_1_RNI4BBJ[23]:B,
SpiMasterPorts_6/DataFromMiso_1_RNI4BBJ[23]:C,5634
SpiMasterPorts_6/DataFromMiso_1_RNI4BBJ[23]:Y,5634
SpiMasterPorts_2/DataFromMiso_7_10_0_a2:A,7586
SpiMasterPorts_2/DataFromMiso_7_10_0_a2:B,7502
SpiMasterPorts_2/DataFromMiso_7_10_0_a2:C,7411
SpiMasterPorts_2/DataFromMiso_7_10_0_a2:D,3275
SpiMasterPorts_2/DataFromMiso_7_10_0_a2:Y,3275
SpiMasterPorts_1/ClkDiv_s_736:B,5178
SpiMasterPorts_1/ClkDiv_s_736:FCO,5178
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_0[0]:A,5887
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_0[0]:B,5731
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_0[0]:C,6747
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_0[0]:D,6590
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_0[0]:Y,5731
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
SpiMasterPorts_0/un1_rst_2_rs:ALn,
SpiMasterPorts_0/un1_rst_2_rs:CLK,
SpiMasterPorts_0/un1_rst_2_rs:Q,
Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
SpiMasterPorts_5/SpiBitPos_7_1.CO1:A,3340
SpiMasterPorts_5/SpiBitPos_7_1.CO1:B,6543
SpiMasterPorts_5/SpiBitPos_7_1.CO1:C,3156
SpiMasterPorts_5/SpiBitPos_7_1.CO1:Y,3156
SpiMasterPorts_5/ClkDiv_cry[7]:B,7576
SpiMasterPorts_5/ClkDiv_cry[7]:C,5142
SpiMasterPorts_5/ClkDiv_cry[7]:FCI,5079
SpiMasterPorts_5/ClkDiv_cry[7]:FCO,5079
SpiMasterPorts_5/ClkDiv_cry[7]:S,5095
SpiMasterPorts_7/DataFromMiso_1_en_2[11]:A,6778
SpiMasterPorts_7/DataFromMiso_1_en_2[11]:B,6734
SpiMasterPorts_7/DataFromMiso_1_en_2[11]:C,6634
SpiMasterPorts_7/DataFromMiso_1_en_2[11]:D,6531
SpiMasterPorts_7/DataFromMiso_1_en_2[11]:Y,6531
SpiMasterPorts_4/DataToMosi_i[11]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[11]:CLK,4790
SpiMasterPorts_4/DataToMosi_i[11]:D,7399
SpiMasterPorts_4/DataToMosi_i[11]:EN,4272
SpiMasterPorts_4/DataToMosi_i[11]:Q,4790
SpiMasterPorts_6/ClkDiv[8]:ALn,5390
SpiMasterPorts_6/ClkDiv[8]:CLK,3831
SpiMasterPorts_6/ClkDiv[8]:D,5138
SpiMasterPorts_6/ClkDiv[8]:EN,8485
SpiMasterPorts_6/ClkDiv[8]:Q,3831
test_obuf[7]/U0/U_IOENFF:A,
test_obuf[7]/U0/U_IOENFF:Y,
SpiMasterPorts_6/Mosi_i_RNI2L5F:A,5982
SpiMasterPorts_6/Mosi_i_RNI2L5F:B,5897
SpiMasterPorts_6/Mosi_i_RNI2L5F:C,
SpiMasterPorts_6/Mosi_i_RNI2L5F:Y,5897
SpiMasterPorts_5/DataFromMiso_1[0]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[0]:CLK,6691
SpiMasterPorts_5/DataFromMiso_1[0]:D,
SpiMasterPorts_5/DataFromMiso_1[0]:EN,4285
SpiMasterPorts_5/DataFromMiso_1[0]:Q,6691
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_2[4]:A,6643
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_2[4]:B,6711
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_2[4]:C,6589
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_2[4]:D,6494
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_2[4]:Y,6494
SpiMasterPorts_3/_decfrac23_0_a2_0:A,4650
SpiMasterPorts_3/_decfrac23_0_a2_0:B,4575
SpiMasterPorts_3/_decfrac23_0_a2_0:Y,4575
SpiMasterPorts_2/DataFromMiso_7_18_0_a2_0:A,6519
SpiMasterPorts_2/DataFromMiso_7_18_0_a2_0:B,3380
SpiMasterPorts_2/DataFromMiso_7_18_0_a2_0:C,6492
SpiMasterPorts_2/DataFromMiso_7_18_0_a2_0:D,6299
SpiMasterPorts_2/DataFromMiso_7_18_0_a2_0:Y,3380
SpiMasterPorts_2/DataFromMiso_1[15]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[15]:CLK,6781
SpiMasterPorts_2/DataFromMiso_1[15]:D,
SpiMasterPorts_2/DataFromMiso_1[15]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[15]:Q,6781
SpiMasterPorts_0/DataFromMiso_1_ldmx[21]:A,6478
SpiMasterPorts_0/DataFromMiso_1_ldmx[21]:B,6461
SpiMasterPorts_0/DataFromMiso_1_ldmx[21]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[21]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[21]:Y,6461
SpiMasterPorts_2/DataFromMiso_1[10]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[10]:CLK,6804
SpiMasterPorts_2/DataFromMiso_1[10]:D,
SpiMasterPorts_2/DataFromMiso_1[10]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[10]:Q,6804
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
SpiMasterPorts_5/ClkDiv[7]:ALn,5390
SpiMasterPorts_5/ClkDiv[7]:CLK,3393
SpiMasterPorts_5/ClkDiv[7]:D,5095
SpiMasterPorts_5/ClkDiv[7]:EN,8432
SpiMasterPorts_5/ClkDiv[7]:Q,3393
MosiA_obuf/U0/U_IOPAD:D,
MosiA_obuf/U0/U_IOPAD:E,
MosiA_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_5/Mosi_i_4_8_1_0:A,3996
SpiMasterPorts_5/Mosi_i_4_8_1_0:B,3931
SpiMasterPorts_5/Mosi_i_4_8_1_0:C,3675
SpiMasterPorts_5/Mosi_i_4_8_1_0:D,3653
SpiMasterPorts_5/Mosi_i_4_8_1_0:Y,3653
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[23]:A,3235
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[23]:B,3388
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[23]:C,2367
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[23]:D,3122
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[23]:Y,2367
SpiMasterPorts_4/DataFromMiso_1_en_1[19]:A,6757
SpiMasterPorts_4/DataFromMiso_1_en_1[19]:B,6608
SpiMasterPorts_4/DataFromMiso_1_en_1[19]:C,6632
SpiMasterPorts_4/DataFromMiso_1_en_1[19]:D,6537
SpiMasterPorts_4/DataFromMiso_1_en_1[19]:Y,6537
SpiMasterPorts_1/Pready_1_sqmuxa:A,6758
SpiMasterPorts_1/Pready_1_sqmuxa:B,6610
SpiMasterPorts_1/Pready_1_sqmuxa:C,4586
SpiMasterPorts_1/Pready_1_sqmuxa:D,4310
SpiMasterPorts_1/Pready_1_sqmuxa:Y,4310
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
SpiMasterPorts_0/DataToMosi_i[14]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[14]:CLK,4708
SpiMasterPorts_0/DataToMosi_i[14]:D,7497
SpiMasterPorts_0/DataToMosi_i[14]:EN,4120
SpiMasterPorts_0/DataToMosi_i[14]:Q,4708
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[2]:A,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[2]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[2]:Y,6734
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2[0]:A,4253
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2[0]:B,4139
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2[0]:C,4117
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2[0]:D,3103
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2[0]:Y,3103
SpiMasterPorts_4/DataToMosi_i[16]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[16]:CLK,2798
SpiMasterPorts_4/DataToMosi_i[16]:D,7411
SpiMasterPorts_4/DataToMosi_i[16]:EN,4272
SpiMasterPorts_4/DataToMosi_i[16]:Q,2798
SpiMasterPorts_3/Mosi_i_4_8:A,3540
SpiMasterPorts_3/Mosi_i_4_8:B,4746
SpiMasterPorts_3/Mosi_i_4_8:C,4440
SpiMasterPorts_3/Mosi_i_4_8:Y,3540
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[1]:CLK,5513
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[1]:D,7627
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[1]:EN,5598
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll[1]:Q,5513
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[22]:A,3439
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[22]:B,3349
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[22]:C,6599
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[22]:D,6490
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[22]:Y,3349
SpiMasterPorts_6/DataFromMiso_1[18]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[18]:CLK,6555
SpiMasterPorts_6/DataFromMiso_1[18]:D,
SpiMasterPorts_6/DataFromMiso_1[18]:EN,4055
SpiMasterPorts_6/DataFromMiso_1[18]:Q,6555
SpiMasterPorts_5/un1_rst:A,
SpiMasterPorts_5/un1_rst:B,6112
SpiMasterPorts_5/un1_rst:Y,6112
SpiMasterPorts_0/DataFromMiso_1[12]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[12]:CLK,6728
SpiMasterPorts_0/DataFromMiso_1[12]:D,
SpiMasterPorts_0/DataFromMiso_1[12]:EN,4068
SpiMasterPorts_0/DataFromMiso_1[12]:Q,6728
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
SpiMasterPorts_5/DataToMosi_i[9]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[9]:CLK,4645
SpiMasterPorts_5/DataToMosi_i[9]:D,7379
SpiMasterPorts_5/DataToMosi_i[9]:EN,4183
SpiMasterPorts_5/DataToMosi_i[9]:Q,4645
SpiMasterPorts_0/DataToMosi_i[23]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[23]:CLK,3952
SpiMasterPorts_0/DataToMosi_i[23]:D,7609
SpiMasterPorts_0/DataToMosi_i[23]:EN,4120
SpiMasterPorts_0/DataToMosi_i[23]:Q,3952
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
SpiMasterPorts_1/DataFromMiso_7_4_1_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_4_1_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_4_1_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_4_1_a2:D,6487
SpiMasterPorts_1/DataFromMiso_7_4_1_a2:Y,4100
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[9]:A,6702
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[9]:B,6630
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[9]:C,3305
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[9]:D,3291
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[9]:Y,3291
SpiMasterPorts_3/Mosi_i_4_8_1_0:A,3952
SpiMasterPorts_3/Mosi_i_4_8_1_0:B,3887
SpiMasterPorts_3/Mosi_i_4_8_1_0:C,3540
SpiMasterPorts_3/Mosi_i_4_8_1_0:D,3648
SpiMasterPorts_3/Mosi_i_4_8_1_0:Y,3540
SpiMasterPorts_7/DataFromMiso_1[11]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[11]:CLK,6511
SpiMasterPorts_7/DataFromMiso_1[11]:D,5601
SpiMasterPorts_7/DataFromMiso_1[11]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[11]:Q,6511
SpiMasterPorts_5/_decfrac23_0_a2:A,5575
SpiMasterPorts_5/_decfrac23_0_a2:B,4549
SpiMasterPorts_5/_decfrac23_0_a2:C,4376
SpiMasterPorts_5/_decfrac23_0_a2:Y,4376
SpiMasterPorts_2/DataFromMiso_1[2]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[2]:CLK,6647
SpiMasterPorts_2/DataFromMiso_1[2]:D,
SpiMasterPorts_2/DataFromMiso_1[2]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[2]:Q,6647
SpiMasterPorts_1/Mosi_i_4_2_i_m2_2_0:A,3037
SpiMasterPorts_1/Mosi_i_4_2_i_m2_2_0:B,2959
SpiMasterPorts_1/Mosi_i_4_2_i_m2_2_0:C,2854
SpiMasterPorts_1/Mosi_i_4_2_i_m2_2_0:D,2537
SpiMasterPorts_1/Mosi_i_4_2_i_m2_2_0:Y,2537
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[8]:A,3358
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[8]:B,3244
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[8]:C,3222
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[8]:D,2243
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i[8]:Y,2243
SpiMasterPorts_4/Mosi_i:ALn,6135
SpiMasterPorts_4/Mosi_i:CLK,5897
SpiMasterPorts_4/Mosi_i:D,2432
SpiMasterPorts_4/Mosi_i:EN,8387
SpiMasterPorts_4/Mosi_i:Q,5897
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
SpiMasterPorts_0/DataToMosi_i[9]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[9]:CLK,4600
SpiMasterPorts_0/DataToMosi_i[9]:D,7379
SpiMasterPorts_0/DataToMosi_i[9]:EN,4120
SpiMasterPorts_0/DataToMosi_i[9]:Q,4600
MisoD_ibuf/U0/U_IOPAD:PAD,
MisoD_ibuf/U0/U_IOPAD:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[7]:CLK,5510
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[7]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[7]:EN,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[7]:Q,5510
SpiMasterPorts_4/DataFromMiso_1_en_0[21]:A,6798
SpiMasterPorts_4/DataFromMiso_1_en_0[21]:B,6748
SpiMasterPorts_4/DataFromMiso_1_en_0[21]:C,6638
SpiMasterPorts_4/DataFromMiso_1_en_0[21]:D,6490
SpiMasterPorts_4/DataFromMiso_1_en_0[21]:Y,6490
SpiMasterPorts_2/ClkDiv_cry[4]:B,7543
SpiMasterPorts_2/ClkDiv_cry[4]:C,5220
SpiMasterPorts_2/ClkDiv_cry[4]:FCI,5157
SpiMasterPorts_2/ClkDiv_cry[4]:FCO,5157
SpiMasterPorts_2/ClkDiv_cry[4]:S,5220
SpiMasterPorts_5/DataFromMiso_1_ldmx[19]:A,6529
SpiMasterPorts_5/DataFromMiso_1_ldmx[19]:B,6455
SpiMasterPorts_5/DataFromMiso_1_ldmx[19]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[19]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[19]:Y,6455
SpiMasterPorts_6/DataFromMiso_7_12_0_a2:A,7503
SpiMasterPorts_6/DataFromMiso_7_12_0_a2:B,7434
SpiMasterPorts_6/DataFromMiso_7_12_0_a2:C,6547
SpiMasterPorts_6/DataFromMiso_7_12_0_a2:D,4055
SpiMasterPorts_6/DataFromMiso_7_12_0_a2:Y,4055
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
SpiMasterPorts_4/ClkDiv[6]:ALn,5390
SpiMasterPorts_4/ClkDiv[6]:CLK,4286
SpiMasterPorts_4/ClkDiv[6]:D,5079
SpiMasterPorts_4/ClkDiv[6]:EN,8387
SpiMasterPorts_4/ClkDiv[6]:Q,4286
SpiMasterPorts_1/ClkDiv[6]:ALn,5390
SpiMasterPorts_1/ClkDiv[6]:CLK,4531
SpiMasterPorts_1/ClkDiv[6]:D,5183
SpiMasterPorts_1/ClkDiv[6]:EN,8478
SpiMasterPorts_1/ClkDiv[6]:Q,4531
SpiMasterPorts_7/DataFromMiso_1[12]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[12]:CLK,6398
SpiMasterPorts_7/DataFromMiso_1[12]:D,5646
SpiMasterPorts_7/DataFromMiso_1[12]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[12]:Q,6398
SpiMasterPorts_4/un1_rst_3:A,7681
SpiMasterPorts_4/un1_rst_3:B,6135
SpiMasterPorts_4/un1_rst_3:Y,6135
SpiMasterPorts_4/DataFromMiso_1[2]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[2]:CLK,6921
SpiMasterPorts_4/DataFromMiso_1[2]:D,6434
SpiMasterPorts_4/DataFromMiso_1[2]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[2]:Q,6921
SpiMasterPorts_2/un1_rst_2_rs:ALn,
SpiMasterPorts_2/un1_rst_2_rs:CLK,
SpiMasterPorts_2/un1_rst_2_rs:Q,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[4]:CLK,5627
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[4]:D,8654
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[4]:EN,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[4]:Q,5627
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
SpiMasterPorts_7/XferComplete_ice:A,5325
SpiMasterPorts_7/XferComplete_ice:B,4656
SpiMasterPorts_7/XferComplete_ice:C,7509
SpiMasterPorts_7/XferComplete_ice:Y,4656
SpiMasterPorts_3/DataFromMiso_7_14_0_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_14_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_14_0_a2:C,4140
SpiMasterPorts_3/DataFromMiso_7_14_0_a2:D,6468
SpiMasterPorts_3/DataFromMiso_7_14_0_a2:Y,4140
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SpiMasterPorts_4/un1_rst_1_set_RNISG7P:A,5982
SpiMasterPorts_4/un1_rst_1_set_RNISG7P:B,5897
SpiMasterPorts_4/un1_rst_1_set_RNISG7P:C,
SpiMasterPorts_4/un1_rst_1_set_RNISG7P:Y,5897
SpiMasterPorts_2/un7_ambadatalatched:A,6651
SpiMasterPorts_2/un7_ambadatalatched:B,6672
SpiMasterPorts_2/un7_ambadatalatched:Y,6651
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[2]:A,7735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[2]:B,6723
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[2]:C,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[2]:Y,6637
SpiMasterPorts_4/Pready_1_sqmuxa_1_i:A,3400
SpiMasterPorts_4/Pready_1_sqmuxa_1_i:B,4274
SpiMasterPorts_4/Pready_1_sqmuxa_1_i:Y,3400
SpiMasterPorts_4/ClkDiv_cry[2]:B,7511
SpiMasterPorts_4/ClkDiv_cry[2]:C,5079
SpiMasterPorts_4/ClkDiv_cry[2]:FCI,5047
SpiMasterPorts_4/ClkDiv_cry[2]:FCO,5047
SpiMasterPorts_4/ClkDiv_cry[2]:S,5110
SpiMasterPorts_3/un1_rst_3_rs:ALn,
SpiMasterPorts_3/un1_rst_3_rs:CLK,
SpiMasterPorts_3/un1_rst_3_rs:Q,
SpiMasterPorts_0/Pready_1_sqmuxa_1_i:A,3248
SpiMasterPorts_0/Pready_1_sqmuxa_1_i:B,3459
SpiMasterPorts_0/Pready_1_sqmuxa_1_i:Y,3248
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[6]:CLK,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[6]:D,6496
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[6]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[6]:Q,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[1]:CLK,5324
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[1]:D,5681
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[1]:Q,5324
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SpiMasterPorts_5/ClkDiv[4]:ALn,5390
SpiMasterPorts_5/ClkDiv[4]:CLK,3318
SpiMasterPorts_5/ClkDiv[4]:D,5142
SpiMasterPorts_5/ClkDiv[4]:EN,8432
SpiMasterPorts_5/ClkDiv[4]:Q,3318
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[7]:A,5735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[7]:B,6516
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[7]:C,6610
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[7]:Y,5735
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[3]:A,4229
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[3]:B,4157
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[3]:C,2277
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[3]:Y,2277
SpiMasterPorts_0/DataFromMiso_1_ldmx[20]:A,6549
SpiMasterPorts_0/DataFromMiso_1_ldmx[20]:B,6461
SpiMasterPorts_0/DataFromMiso_1_ldmx[20]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[20]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[20]:Y,6461
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_0_wmux:A,3014
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_0_wmux:B,2897
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_0_wmux:C,3017
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_0_wmux:D,2754
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_0_wmux:FCO,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_0_wmux:Y,2754
SpiMasterPorts_0/DataFromMiso_1_ldmx[8]:A,6555
SpiMasterPorts_0/DataFromMiso_1_ldmx[8]:B,6427
SpiMasterPorts_0/DataFromMiso_1_ldmx[8]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[8]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[8]:Y,6427
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[1]:A,5681
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[1]:B,6501
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[1]:Y,5681
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1:An,5390
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_RGB1:YL,5390
SpiMasterPorts_5/DataToMosi_i[3]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[3]:CLK,3003
SpiMasterPorts_5/DataToMosi_i[3]:D,7576
SpiMasterPorts_5/DataToMosi_i[3]:EN,4183
SpiMasterPorts_5/DataToMosi_i[3]:Q,3003
SpiMasterPorts_7/un6_ncslatchedlto8_2:A,3588
SpiMasterPorts_7/un6_ncslatchedlto8_2:B,3539
SpiMasterPorts_7/un6_ncslatchedlto8_2:C,3464
SpiMasterPorts_7/un6_ncslatchedlto8_2:Y,3464
MisoC_ibuf/U0/U_IOINFF:A,
MisoC_ibuf/U0/U_IOINFF:Y,
SpiMasterPorts_1/Mosi_i_8_iv_RNO_0:A,6620
SpiMasterPorts_1/Mosi_i_8_iv_RNO_0:B,6554
SpiMasterPorts_1/Mosi_i_8_iv_RNO_0:C,4406
SpiMasterPorts_1/Mosi_i_8_iv_RNO_0:Y,4406
SpiMasterPorts_1/ClkDiv_cry[3]:B,7527
SpiMasterPorts_1/ClkDiv_cry[3]:C,5199
SpiMasterPorts_1/ClkDiv_cry[3]:FCI,5151
SpiMasterPorts_1/ClkDiv_cry[3]:FCO,5151
SpiMasterPorts_1/ClkDiv_cry[3]:S,5214
SpiMasterPorts_2/DacNum_i_0_sqmuxa:A,2471
SpiMasterPorts_2/DacNum_i_0_sqmuxa:B,6148
SpiMasterPorts_2/DacNum_i_0_sqmuxa:Y,2471
SpiMasterPorts_1/DataFromMiso_7_1:A,4391
SpiMasterPorts_1/DataFromMiso_7_1:B,5519
SpiMasterPorts_1/DataFromMiso_7_1:Y,4391
SpiMasterPorts_7/DataFromMiso_1_ldmx[22]:A,6531
SpiMasterPorts_7/DataFromMiso_1_ldmx[22]:B,5595
SpiMasterPorts_7/DataFromMiso_1_ldmx[22]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[22]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[22]:Y,5595
SpiMasterPorts_6/un1_rst_3_rs:ALn,
SpiMasterPorts_6/un1_rst_3_rs:CLK,
SpiMasterPorts_6/un1_rst_3_rs:Q,
SpiMasterPorts_0/SpiBitPos_RNI0I4J1[0]:A,6745
SpiMasterPorts_0/SpiBitPos_RNI0I4J1[0]:B,6660
SpiMasterPorts_0/SpiBitPos_RNI0I4J1[0]:C,6557
SpiMasterPorts_0/SpiBitPos_RNI0I4J1[0]:D,6549
SpiMasterPorts_0/SpiBitPos_RNI0I4J1[0]:Y,6549
SpiMasterPorts_0/DataToMosi_i[3]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[3]:CLK,2959
SpiMasterPorts_0/DataToMosi_i[3]:D,7576
SpiMasterPorts_0/DataToMosi_i[3]:EN,4120
SpiMasterPorts_0/DataToMosi_i[3]:Q,2959
SpiMasterPorts_4/DataFromMiso_1_ldmx[1]:A,6531
SpiMasterPorts_4/DataFromMiso_1_ldmx[1]:B,6434
SpiMasterPorts_4/DataFromMiso_1_ldmx[1]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[1]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[1]:Y,6434
SpiMasterPorts_1/DataFromMiso_7_17_0_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_17_0_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_17_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_17_0_a2:D,6503
SpiMasterPorts_1/DataFromMiso_7_17_0_a2:Y,4100
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
SpiMasterPorts_5/DataToMosi_i[5]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[5]:CLK,3567
SpiMasterPorts_5/DataToMosi_i[5]:D,7417
SpiMasterPorts_5/DataToMosi_i[5]:EN,4183
SpiMasterPorts_5/DataToMosi_i[5]:Q,3567
MosiD_obuf/U0/U_IOOUTFF:A,
MosiD_obuf/U0/U_IOOUTFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
SpiMasterPorts_2/Pready_1_sqmuxa:A,6765
SpiMasterPorts_2/Pready_1_sqmuxa:B,6603
SpiMasterPorts_2/Pready_1_sqmuxa:C,4519
SpiMasterPorts_2/Pready_1_sqmuxa:D,4316
SpiMasterPorts_2/Pready_1_sqmuxa:Y,4316
SpiMasterPorts_2/ClkDiv_s[8]:B,7576
SpiMasterPorts_2/ClkDiv_s[8]:C,5220
SpiMasterPorts_2/ClkDiv_s[8]:FCI,5157
SpiMasterPorts_2/ClkDiv_s[8]:S,5157
SpiMasterPorts_0/DataToMosi_i[5]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[5]:CLK,3523
SpiMasterPorts_0/DataToMosi_i[5]:D,7417
SpiMasterPorts_0/DataToMosi_i[5]:EN,4120
SpiMasterPorts_0/DataToMosi_i[5]:Q,3523
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,2347
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,2475
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,2347
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,2475
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[13]:A,6907
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[13]:B,6864
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[13]:C,3503
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[13]:D,3336
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[13]:Y,3336
SpiMasterPorts_7/AmbaDataLatched:ALn,5390
SpiMasterPorts_7/AmbaDataLatched:CLK,6631
SpiMasterPorts_7/AmbaDataLatched:EN,4391
SpiMasterPorts_7/AmbaDataLatched:Q,6631
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[2]:CLK,5578
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[2]:D,8654
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[2]:EN,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[2]:Q,5578
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SpiMasterPorts_4/Mosi_i_8_iv_RNO_0:A,6574
SpiMasterPorts_4/Mosi_i_8_iv_RNO_0:B,6494
SpiMasterPorts_4/Mosi_i_8_iv_RNO_0:C,5271
SpiMasterPorts_4/Mosi_i_8_iv_RNO_0:D,6337
SpiMasterPorts_4/Mosi_i_8_iv_RNO_0:Y,5271
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_1/U0/U_IOENFF:A,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_1/U0/U_IOENFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,2385
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,2492
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,2385
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,2492
SpiMasterPorts_7/DataFromMiso_1_ldmx[4]:A,6537
SpiMasterPorts_7/DataFromMiso_1_ldmx[4]:B,5581
SpiMasterPorts_7/DataFromMiso_1_ldmx[4]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[4]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[4]:Y,5581
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:A,3485
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:B,3401
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:C,6633
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:D,6530
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:Y,3401
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,2393
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,2335
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,2393
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,2335
SpiMasterPorts_5/DataFromMiso_1[10]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[10]:CLK,6808
SpiMasterPorts_5/DataFromMiso_1[10]:D,
SpiMasterPorts_5/DataFromMiso_1[10]:EN,4162
SpiMasterPorts_5/DataFromMiso_1[10]:Q,6808
SpiMasterPorts_2/un1_rst_1:A,7641
SpiMasterPorts_2/un1_rst_1:B,6112
SpiMasterPorts_2/un1_rst_1:Y,6112
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2:A,5372
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2:B,5220
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2:C,4089
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2:D,3103
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/un1_CUARTOOl_0_a2:Y,3103
SpiMasterPorts_6/Sck_i_0_0:A,4625
SpiMasterPorts_6/Sck_i_0_0:B,7690
SpiMasterPorts_6/Sck_i_0_0:C,4430
SpiMasterPorts_6/Sck_i_0_0:D,5490
SpiMasterPorts_6/Sck_i_0_0:Y,4430
SpiMasterPorts_2/un1_rst_3:A,7681
SpiMasterPorts_2/un1_rst_3:B,6135
SpiMasterPorts_2/un1_rst_3:Y,6135
SpiMasterPorts_4/un6_ncslatchedlto8_2:A,3298
SpiMasterPorts_4/un6_ncslatchedlto8_2:B,3249
SpiMasterPorts_4/un6_ncslatchedlto8_2:C,3174
SpiMasterPorts_4/un6_ncslatchedlto8_2:Y,3174
SpiMasterPorts_1/DataToMosi_i[14]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[14]:CLK,4708
SpiMasterPorts_1/DataToMosi_i[14]:D,7497
SpiMasterPorts_1/DataToMosi_i[14]:EN,3349
SpiMasterPorts_1/DataToMosi_i[14]:Q,4708
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTlOl_2[7]:A,7721
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTlOl_2[7]:B,7703
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTlOl_2[7]:Y,7703
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0Il:CLK,6669
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0Il:D,5668
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0Il:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0Il:Q,6669
SpiMasterPorts_5/DataToMosi_i[1]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[1]:CLK,2695
SpiMasterPorts_5/DataToMosi_i[1]:D,7523
SpiMasterPorts_5/DataToMosi_i[1]:EN,4183
SpiMasterPorts_5/DataToMosi_i[1]:Q,2695
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_2:A,2842
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_2:B,3788
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_2:C,4014
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_2:D,3773
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_2:FCI,
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_2:FCO,
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_2:Y,2842
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_wmux_0:A,2432
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_wmux_0:B,3421
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_wmux_0:C,3567
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_wmux_0:D,3304
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_wmux_0:FCI,
SpiMasterPorts_4/Mosi_i_4_5_i_m2_1_wmux_0:Y,2432
SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2_0:A,4734
SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2_0:B,4590
SpiMasterPorts_1/DataFromMiso_1_sqmuxa_0_a2_0:Y,4590
SpiMasterPorts_5/DataFromMiso_1_en_1[20]:A,6682
SpiMasterPorts_5/DataFromMiso_1_en_1[20]:B,6657
SpiMasterPorts_5/DataFromMiso_1_en_1[20]:C,5668
SpiMasterPorts_5/DataFromMiso_1_en_1[20]:Y,5668
SpiMasterPorts_4/ClkDiv_cry[5]:B,7559
SpiMasterPorts_4/ClkDiv_cry[5]:C,5110
SpiMasterPorts_4/ClkDiv_cry[5]:FCI,5047
SpiMasterPorts_4/ClkDiv_cry[5]:FCO,5047
SpiMasterPorts_4/ClkDiv_cry[5]:S,5095
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:A,2525
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:B,3337
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:C,2472
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:D,2393
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:Y,2393
SpiMasterPorts_3/ClkDiv_cry[2]:B,7511
SpiMasterPorts_3/ClkDiv_cry[2]:C,5176
SpiMasterPorts_3/ClkDiv_cry[2]:FCI,5144
SpiMasterPorts_3/ClkDiv_cry[2]:FCO,5144
SpiMasterPorts_3/ClkDiv_cry[2]:S,5207
SpiMasterPorts_1/un1_rst_1_set:ALn,6112
SpiMasterPorts_1/un1_rst_1_set:CLK,5982
SpiMasterPorts_1/un1_rst_1_set:EN,8478
SpiMasterPorts_1/un1_rst_1_set:Q,5982
SpiMasterPorts_0/DataToMosi_i[1]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[1]:CLK,2651
SpiMasterPorts_0/DataToMosi_i[1]:D,7523
SpiMasterPorts_0/DataToMosi_i[1]:EN,4120
SpiMasterPorts_0/DataToMosi_i[1]:Q,2651
SpiMasterPorts_1/DataFromMiso_7_2_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_2_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_2_0_a2:C,4100
SpiMasterPorts_1/DataFromMiso_7_2_0_a2:D,6503
SpiMasterPorts_1/DataFromMiso_7_2_0_a2:Y,4100
SpiMasterPorts_2/ClkDiv_cry[1]:B,7495
SpiMasterPorts_2/ClkDiv_cry[1]:C,5173
SpiMasterPorts_2/ClkDiv_cry[1]:FCI,5157
SpiMasterPorts_2/ClkDiv_cry[1]:FCO,5157
SpiMasterPorts_2/ClkDiv_cry[1]:S,5220
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.SUM[1]:A,6712
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.SUM[1]:B,5681
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.SUM[1]:C,6739
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.SUM[1]:D,6638
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.SUM[1]:Y,5681
SpiMasterPorts_4/DataToMosi_i[6]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[6]:CLK,4058
SpiMasterPorts_4/DataToMosi_i[6]:D,7350
SpiMasterPorts_4/DataToMosi_i[6]:EN,4272
SpiMasterPorts_4/DataToMosi_i[6]:Q,4058
SpiMasterPorts_4/DataToMosi_i[14]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[14]:CLK,4752
SpiMasterPorts_4/DataToMosi_i[14]:D,7497
SpiMasterPorts_4/DataToMosi_i[14]:EN,4272
SpiMasterPorts_4/DataToMosi_i[14]:Q,4752
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[0]:CLK,5220
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[0]:D,5063
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[0]:Q,5220
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY5:A,7700
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY5:B,7634
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/genblk1.RXRDY5:Y,7634
SpiMasterPorts_6/DataFromMiso_7_5_0_a2:A,7478
SpiMasterPorts_6/DataFromMiso_7_5_0_a2:B,7417
SpiMasterPorts_6/DataFromMiso_7_5_0_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_5_0_a2:D,6530
SpiMasterPorts_6/DataFromMiso_7_5_0_a2:Y,4114
SpiMasterPorts_5/DataToMosi_i[16]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[16]:CLK,2798
SpiMasterPorts_5/DataToMosi_i[16]:D,7411
SpiMasterPorts_5/DataToMosi_i[16]:EN,4183
SpiMasterPorts_5/DataToMosi_i[16]:Q,2798
SpiMasterPorts_1/DataToMosi_i[6]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[6]:CLK,4014
SpiMasterPorts_1/DataToMosi_i[6]:D,7350
SpiMasterPorts_1/DataToMosi_i[6]:EN,3349
SpiMasterPorts_1/DataToMosi_i[6]:Q,4014
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1_1:A,5612
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1_1:B,5563
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1_1:C,5501
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1_1:D,5401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1_1:Y,5401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[0]:CLK,4746
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[0]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[0]:EN,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[0]:Q,4746
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[3]:CLK,5482
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[3]:D,5432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[3]:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[3]:Q,5482
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
SpiMasterPorts_6/SpiBitPos[1]:ALn,5390
SpiMasterPorts_6/SpiBitPos[1]:CLK,3477
SpiMasterPorts_6/SpiBitPos[1]:D,4541
SpiMasterPorts_6/SpiBitPos[1]:Q,3477
SpiMasterPorts_2/DataFromMiso_7_11_0_a2_0:A,6573
SpiMasterPorts_2/DataFromMiso_7_11_0_a2_0:B,3380
SpiMasterPorts_2/DataFromMiso_7_11_0_a2_0:C,6488
SpiMasterPorts_2/DataFromMiso_7_11_0_a2_0:D,6351
SpiMasterPorts_2/DataFromMiso_7_11_0_a2_0:Y,3380
SpiMasterPorts_7/DataFromMiso_1_en_1[9]:A,6685
SpiMasterPorts_7/DataFromMiso_1_en_1[9]:B,6630
SpiMasterPorts_7/DataFromMiso_1_en_1[9]:C,5601
SpiMasterPorts_7/DataFromMiso_1_en_1[9]:Y,5601
SpiMasterPorts_4/DataFromMiso_1[12]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[12]:CLK,6551
SpiMasterPorts_4/DataFromMiso_1[12]:D,
SpiMasterPorts_4/DataFromMiso_1[12]:EN,3171
SpiMasterPorts_4/DataFromMiso_1[12]:Q,6551
SpiMasterPorts_6/Mosi_i_4_23_1_wmux_0:A,2432
SpiMasterPorts_6/Mosi_i_4_23_1_wmux_0:B,5717
SpiMasterPorts_6/Mosi_i_4_23_1_wmux_0:C,3604
SpiMasterPorts_6/Mosi_i_4_23_1_wmux_0:D,4319
SpiMasterPorts_6/Mosi_i_4_23_1_wmux_0:FCI,
SpiMasterPorts_6/Mosi_i_4_23_1_wmux_0:Y,2432
SpiMasterPorts_3/un1_rst_set:ALn,6112
SpiMasterPorts_3/un1_rst_set:CLK,5678
SpiMasterPorts_3/un1_rst_set:EN,5403
SpiMasterPorts_3/un1_rst_set:Q,5678
SpiMasterPorts_0/Sck_i_0_0_o2_0:A,4311
SpiMasterPorts_0/Sck_i_0_0_o2_0:B,6567
SpiMasterPorts_0/Sck_i_0_0_o2_0:C,6378
SpiMasterPorts_0/Sck_i_0_0_o2_0:Y,4311
SpiMasterPorts_6/DataToMosi_i[21]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[21]:CLK,3304
SpiMasterPorts_6/DataToMosi_i[21]:D,7332
SpiMasterPorts_6/DataToMosi_i[21]:EN,4108
SpiMasterPorts_6/DataToMosi_i[21]:Q,3304
SpiMasterPorts_1/DacNum_i[1]:CLK,7593
SpiMasterPorts_1/DacNum_i[1]:D,7297
SpiMasterPorts_1/DacNum_i[1]:EN,2471
SpiMasterPorts_1/DacNum_i[1]:Q,7593
SpiMasterPorts_7/DataFromMiso_1[5]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[5]:CLK,5650
SpiMasterPorts_7/DataFromMiso_1[5]:D,5601
SpiMasterPorts_7/DataFromMiso_1[5]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[5]:Q,5650
SpiMasterPorts_4/Sck_i_RNIGEBB1:A,6712
SpiMasterPorts_4/Sck_i_RNIGEBB1:B,6657
SpiMasterPorts_4/Sck_i_RNIGEBB1:C,6542
SpiMasterPorts_4/Sck_i_RNIGEBB1:D,6435
SpiMasterPorts_4/Sck_i_RNIGEBB1:Y,6435
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
SpiMasterPorts_6/un6_ncslatchedlto3:A,3763
SpiMasterPorts_6/un6_ncslatchedlto3:B,3714
SpiMasterPorts_6/un6_ncslatchedlto3:C,3639
SpiMasterPorts_6/un6_ncslatchedlto3:D,3545
SpiMasterPorts_6/un6_ncslatchedlto3:Y,3545
SpiMasterPorts_5/DataFromMiso_7_3_2_a2:A,4285
SpiMasterPorts_5/DataFromMiso_7_3_2_a2:B,6640
SpiMasterPorts_5/DataFromMiso_7_3_2_a2:C,6471
SpiMasterPorts_5/DataFromMiso_7_3_2_a2:Y,4285
SpiMasterPorts_1/Sck_i_0_0:A,5703
SpiMasterPorts_1/Sck_i_0_0:B,4494
SpiMasterPorts_1/Sck_i_0_0:C,7639
SpiMasterPorts_1/Sck_i_0_0:D,4441
SpiMasterPorts_1/Sck_i_0_0:Y,4441
nCsF_obuf/U0/U_IOOUTFF:A,
nCsF_obuf/U0/U_IOOUTFF:Y,
SpiMasterPorts_6/DataFromMiso_1_sqmuxa_0_a2_0:A,4722
SpiMasterPorts_6/DataFromMiso_1_sqmuxa_0_a2_0:B,4563
SpiMasterPorts_6/DataFromMiso_1_sqmuxa_0_a2_0:Y,4563
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
SpiMasterPorts_0/ClkDiv[1]:ALn,5390
SpiMasterPorts_0/ClkDiv[1]:CLK,3060
SpiMasterPorts_0/ClkDiv[1]:D,5084
SpiMasterPorts_0/ClkDiv[1]:EN,8387
SpiMasterPorts_0/ClkDiv[1]:Q,3060
SpiMasterPorts_5/Sck_i_0_0_o2:A,5545
SpiMasterPorts_5/Sck_i_0_0_o2:B,4530
SpiMasterPorts_5/Sck_i_0_0_o2:C,4393
SpiMasterPorts_5/Sck_i_0_0_o2:Y,4393
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
SpiMasterPorts_2/Mosi_i_4_23_2_0_1:A,4778
SpiMasterPorts_2/Mosi_i_4_23_2_0_1:B,3601
SpiMasterPorts_2/Mosi_i_4_23_2_0_1:C,4837
SpiMasterPorts_2/Mosi_i_4_23_2_0_1:D,4729
SpiMasterPorts_2/Mosi_i_4_23_2_0_1:Y,3601
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[2]:CLK,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[2]:D,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[2]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[2]:Q,7710
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[2]:A,4287
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[2]:B,4236
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[2]:C,2335
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[2]:Y,2335
SpiMasterPorts_6/DataFromMiso_7_6_0_a2:A,7478
SpiMasterPorts_6/DataFromMiso_7_6_0_a2:B,7417
SpiMasterPorts_6/DataFromMiso_7_6_0_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_6_0_a2:D,6494
SpiMasterPorts_6/DataFromMiso_7_6_0_a2:Y,4114
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,2357
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,2464
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,2357
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,2464
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[5]:CLK,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[5]:D,5039
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[5]:Q,4918
SpiMasterPorts_7/DataFromMiso_1_en_0[13]:A,6708
SpiMasterPorts_7/DataFromMiso_1_en_0[13]:B,6630
SpiMasterPorts_7/DataFromMiso_1_en_0[13]:C,5601
SpiMasterPorts_7/DataFromMiso_1_en_0[13]:Y,5601
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
SpiMasterPorts_0/DataFromMiso_1_en_1[19]:A,6757
SpiMasterPorts_0/DataFromMiso_1_en_1[19]:B,6608
SpiMasterPorts_0/DataFromMiso_1_en_1[19]:C,6625
SpiMasterPorts_0/DataFromMiso_1_en_1[19]:D,6537
SpiMasterPorts_0/DataFromMiso_1_en_1[19]:Y,6537
SpiMasterPorts_7/DataFromMiso_7_1_0_a2:A,3504
SpiMasterPorts_7/DataFromMiso_7_1_0_a2:B,6620
SpiMasterPorts_7/DataFromMiso_7_1_0_a2:C,6516
SpiMasterPorts_7/DataFromMiso_7_1_0_a2:Y,3504
SpiMasterPorts_2/SpiBitPos_7_1.CO1:A,6627
SpiMasterPorts_2/SpiBitPos_7_1.CO1:B,6503
SpiMasterPorts_2/SpiBitPos_7_1.CO1:C,3248
SpiMasterPorts_2/SpiBitPos_7_1.CO1:Y,3248
SpiMasterPorts_2/Mosi_i_4_21_i_m2_1:A,4006
SpiMasterPorts_2/Mosi_i_4_21_i_m2_1:B,3928
SpiMasterPorts_2/Mosi_i_4_21_i_m2_1:C,3705
SpiMasterPorts_2/Mosi_i_4_21_i_m2_1:D,3601
SpiMasterPorts_2/Mosi_i_4_21_i_m2_1:Y,3601
SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2_0:A,4267
SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2_0:B,4348
SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2_0:Y,4267
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
SpiMasterPorts_6/DataFromMiso_7_13_0_a2:A,7495
SpiMasterPorts_6/DataFromMiso_7_13_0_a2:B,7434
SpiMasterPorts_6/DataFromMiso_7_13_0_a2:C,6550
SpiMasterPorts_6/DataFromMiso_7_13_0_a2:D,4055
SpiMasterPorts_6/DataFromMiso_7_13_0_a2:Y,4055
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
SpiMasterPorts_6/SpiBitPos_7_1.SUM[3]:A,7513
SpiMasterPorts_6/SpiBitPos_7_1.SUM[3]:B,7653
SpiMasterPorts_6/SpiBitPos_7_1.SUM[3]:C,3545
SpiMasterPorts_6/SpiBitPos_7_1.SUM[3]:D,4314
SpiMasterPorts_6/SpiBitPos_7_1.SUM[3]:Y,3545
SpiMasterPorts_0/DataFromMiso_1_ldmx[5]:A,6531
SpiMasterPorts_0/DataFromMiso_1_ldmx[5]:B,6447
SpiMasterPorts_0/DataFromMiso_1_ldmx[5]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[5]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[5]:Y,6447
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_1[0]:A,6745
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_1[0]:B,6660
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_1[0]:C,6557
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_1[0]:D,6531
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_1[0]:Y,6531
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[4]:A,5627
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[4]:B,4334
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[4]:C,5503
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[4]:Y,4334
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
SpiMasterPorts_5/nCsLatched:ALn,5390
SpiMasterPorts_5/nCsLatched:CLK,4514
SpiMasterPorts_5/nCsLatched:EN,7578
SpiMasterPorts_5/nCsLatched:Q,4514
SpiMasterPorts_3/ClkDiv[5]:ALn,5390
SpiMasterPorts_3/ClkDiv[5]:CLK,4776
SpiMasterPorts_3/ClkDiv[5]:D,5192
SpiMasterPorts_3/ClkDiv[5]:EN,8485
SpiMasterPorts_3/ClkDiv[5]:Q,4776
SpiMasterPorts_1/DataFromMiso_7_4_1_a2_0:A,6565
SpiMasterPorts_1/DataFromMiso_7_4_1_a2_0:B,6487
SpiMasterPorts_1/DataFromMiso_7_4_1_a2_0:Y,6487
SpiMasterPorts_7/DataFromMiso_1_ldmx[7]:A,6531
SpiMasterPorts_7/DataFromMiso_1_ldmx[7]:B,5633
SpiMasterPorts_7/DataFromMiso_1_ldmx[7]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[7]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[7]:Y,5633
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
SpiMasterPorts_0/Sck_i_RNI3LLC1:A,6698
SpiMasterPorts_0/Sck_i_RNI3LLC1:B,6662
SpiMasterPorts_0/Sck_i_RNI3LLC1:C,6526
SpiMasterPorts_0/Sck_i_RNI3LLC1:D,6447
SpiMasterPorts_0/Sck_i_RNI3LLC1:Y,6447
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_1:A,3168
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_1:B,2888
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_1:C,3105
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_1:D,2842
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_1:FCI,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_1:FCO,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_1:Y,2842
SpiMasterPorts_5/Mosi_i_4_23_2_0:A,2798
SpiMasterPorts_5/Mosi_i_4_23_2_0:B,5752
SpiMasterPorts_5/Mosi_i_4_23_2_0:C,3562
SpiMasterPorts_5/Mosi_i_4_23_2_0:Y,2798
SpiMasterPorts_5/ClkDiv_cry[2]:B,7511
SpiMasterPorts_5/ClkDiv_cry[2]:C,5111
SpiMasterPorts_5/ClkDiv_cry[2]:FCI,5079
SpiMasterPorts_5/ClkDiv_cry[2]:FCO,5079
SpiMasterPorts_5/ClkDiv_cry[2]:S,5142
MisoE_ibuf/U0/U_IOINFF:A,
MisoE_ibuf/U0/U_IOINFF:Y,
SpiMasterPorts_5/DataFromMiso_1[12]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[12]:CLK,6673
SpiMasterPorts_5/DataFromMiso_1[12]:D,5681
SpiMasterPorts_5/DataFromMiso_1[12]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[12]:Q,6673
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l:CLK,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l:D,4669
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l:EN,5559
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l:Q,6805
SpiMasterPorts_4/Mosi_i_4_23_2_0_1:A,4732
SpiMasterPorts_4/Mosi_i_4_23_2_0_1:B,3555
SpiMasterPorts_4/Mosi_i_4_23_2_0_1:C,4752
SpiMasterPorts_4/Mosi_i_4_23_2_0_1:D,4644
SpiMasterPorts_4/Mosi_i_4_23_2_0_1:Y,3555
SpiMasterPorts_7/DataFromMiso_1_en_0_0[15]:A,6805
SpiMasterPorts_7/DataFromMiso_1_en_0_0[15]:B,6692
SpiMasterPorts_7/DataFromMiso_1_en_0_0[15]:C,6638
SpiMasterPorts_7/DataFromMiso_1_en_0_0[15]:D,6531
SpiMasterPorts_7/DataFromMiso_1_en_0_0[15]:Y,6531
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_a3:A,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_a3:B,7528
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_a3:C,7481
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l_0_sqmuxa_0_a3:Y,6537
SpiMasterPorts_5/DataFromMiso_7_19_0_a2:A,7549
SpiMasterPorts_5/DataFromMiso_7_19_0_a2:B,7502
SpiMasterPorts_5/DataFromMiso_7_19_0_a2:C,4162
SpiMasterPorts_5/DataFromMiso_7_19_0_a2:D,6467
SpiMasterPorts_5/DataFromMiso_7_19_0_a2:Y,4162
SpiMasterPorts_0/DataFromMiso_1[3]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[3]:CLK,6692
SpiMasterPorts_0/DataFromMiso_1[3]:D,6454
SpiMasterPorts_0/DataFromMiso_1[3]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[3]:Q,6692
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4[2]:A,6576
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4[2]:B,3343
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4[2]:C,6453
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4[2]:Y,3343
SpiMasterPorts_4/ClkDiv_cry[4]:B,7543
SpiMasterPorts_4/ClkDiv_cry[4]:C,5110
SpiMasterPorts_4/ClkDiv_cry[4]:FCI,5047
SpiMasterPorts_4/ClkDiv_cry[4]:FCO,5047
SpiMasterPorts_4/ClkDiv_cry[4]:S,5110
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_0_wmux:A,3080
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_0_wmux:B,2800
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_0_wmux:C,3017
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_0_wmux:D,2754
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_0_wmux:FCO,
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_0_wmux:Y,2754
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[9]:A,6879
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[9]:B,6836
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[9]:C,3468
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[9]:D,3301
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[9]:Y,3301
SpiMasterPorts_3/DataFromMiso_1[8]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[8]:CLK,6599
SpiMasterPorts_3/DataFromMiso_1[8]:D,
SpiMasterPorts_3/DataFromMiso_1[8]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[8]:Q,6599
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[1]:A,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[1]:B,5484
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[1]:C,5403
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[1]:Y,4311
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0[4]:A,6542
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0[4]:B,7623
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0[4]:C,5289
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0[4]:D,6441
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0[4]:Y,5289
SpiMasterPorts_3/ClkDiv_cry[5]:B,7559
SpiMasterPorts_3/ClkDiv_cry[5]:C,5207
SpiMasterPorts_3/ClkDiv_cry[5]:FCI,5144
SpiMasterPorts_3/ClkDiv_cry[5]:FCO,5144
SpiMasterPorts_3/ClkDiv_cry[5]:S,5192
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_3:A,2842
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_3:B,2754
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_3:C,4617
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_3:FCI,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_3:Y,2754
SpiMasterPorts_5/Mosi_i_4_21_i_m2_1:A,3921
SpiMasterPorts_5/Mosi_i_4_21_i_m2_1:B,3843
SpiMasterPorts_5/Mosi_i_4_21_i_m2_1:C,3627
SpiMasterPorts_5/Mosi_i_4_21_i_m2_1:D,3562
SpiMasterPorts_5/Mosi_i_4_21_i_m2_1:Y,3562
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,2383
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,2383
SpiMasterPorts_3/ClkDiv[0]:ALn,5390
SpiMasterPorts_3/ClkDiv[0]:CLK,3551
SpiMasterPorts_3/ClkDiv[0]:D,5223
SpiMasterPorts_3/ClkDiv[0]:EN,8485
SpiMasterPorts_3/ClkDiv[0]:Q,3551
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_1:A,4417
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_1:B,4092
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_1:C,4340
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_1:Y,4092
test_obuf[1]/U0/U_IOENFF:A,
test_obuf[1]/U0/U_IOENFF:Y,
SpiMasterPorts_6/ClkDiv[1]:ALn,5390
SpiMasterPorts_6/ClkDiv[1]:CLK,3639
SpiMasterPorts_6/ClkDiv[1]:D,5201
SpiMasterPorts_6/ClkDiv[1]:EN,8485
SpiMasterPorts_6/ClkDiv[1]:Q,3639
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
nCsC_obuf/U0/U_IOOUTFF:A,
nCsC_obuf/U0/U_IOOUTFF:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
SpiMasterPorts_6/DataFromMiso_1[23]:ALn,6135
SpiMasterPorts_6/DataFromMiso_1[23]:CLK,5634
SpiMasterPorts_6/DataFromMiso_1[23]:D,
SpiMasterPorts_6/DataFromMiso_1[23]:EN,5397
SpiMasterPorts_6/DataFromMiso_1[23]:Q,5634
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
SpiMasterPorts_7/DataFromMiso_1[6]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[6]:CLK,5629
SpiMasterPorts_7/DataFromMiso_1[6]:D,5595
SpiMasterPorts_7/DataFromMiso_1[6]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[6]:Q,5629
SpiMasterPorts_7/ClkDiv[6]:ALn,5390
SpiMasterPorts_7/ClkDiv[6]:CLK,4576
SpiMasterPorts_7/ClkDiv[6]:D,5092
SpiMasterPorts_7/ClkDiv[6]:EN,8504
SpiMasterPorts_7/ClkDiv[6]:Q,4576
SpiMasterPorts_5/DataFromMiso_1[7]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[7]:CLK,6706
SpiMasterPorts_5/DataFromMiso_1[7]:D,
SpiMasterPorts_5/DataFromMiso_1[7]:EN,4285
SpiMasterPorts_5/DataFromMiso_1[7]:Q,6706
SpiMasterPorts_0/DataFromMiso_1_en_1[16]:A,6811
SpiMasterPorts_0/DataFromMiso_1_en_1[16]:B,6754
SpiMasterPorts_0/DataFromMiso_1_en_1[16]:C,6632
SpiMasterPorts_0/DataFromMiso_1_en_1[16]:D,6498
SpiMasterPorts_0/DataFromMiso_1_en_1[16]:Y,6498
SpiMasterPorts_6/Mosi_i:ALn,6135
SpiMasterPorts_6/Mosi_i:CLK,5897
SpiMasterPorts_6/Mosi_i:D,2432
SpiMasterPorts_6/Mosi_i:EN,8485
SpiMasterPorts_6/Mosi_i:Q,5897
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
test_obuf[6]/U0/U_IOPAD:D,
test_obuf[6]/U0/U_IOPAD:E,
test_obuf[6]/U0/U_IOPAD:PAD,
test_obuf[4]/U0/U_IOOUTFF:A,
test_obuf[4]/U0/U_IOOUTFF:Y,
SpiMasterPorts_5/SpiBitPos[4]:ALn,5390
SpiMasterPorts_5/SpiBitPos[4]:CLK,2691
SpiMasterPorts_5/SpiBitPos[4]:EN,5300
SpiMasterPorts_5/SpiBitPos[4]:Q,2691
SpiMasterPorts_3/_decfrac23_0_a2:A,5738
SpiMasterPorts_3/_decfrac23_0_a2:B,5486
SpiMasterPorts_3/_decfrac23_0_a2:C,5366
SpiMasterPorts_3/_decfrac23_0_a2:D,4575
SpiMasterPorts_3/_decfrac23_0_a2:Y,4575
SpiMasterPorts_1/Pready:ALn,5390
SpiMasterPorts_1/Pready:CLK,4749
SpiMasterPorts_1/Pready:D,5294
SpiMasterPorts_1/Pready:EN,2477
SpiMasterPorts_1/Pready:Q,4749
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5_2:A,5332
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5_2:B,5331
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5_2:Y,5331
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_i:A,6613
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_i:B,6452
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_i:C,5182
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_i:D,4375
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTl10.CUARTO1I4_0_a2_i:Y,4375
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
SpiMasterPorts_6/ClkDiv_cry[7]:B,7576
SpiMasterPorts_6/ClkDiv_cry[7]:C,5201
SpiMasterPorts_6/ClkDiv_cry[7]:FCI,5138
SpiMasterPorts_6/ClkDiv_cry[7]:FCO,5138
SpiMasterPorts_6/ClkDiv_cry[7]:S,5154
SpiMasterPorts_4/DataToMosi_i[7]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[7]:CLK,3931
SpiMasterPorts_4/DataToMosi_i[7]:D,7346
SpiMasterPorts_4/DataToMosi_i[7]:EN,4272
SpiMasterPorts_4/DataToMosi_i[7]:Q,3931
SpiMasterPorts_1/AmbaDataLatched:ALn,5390
SpiMasterPorts_1/AmbaDataLatched:CLK,6538
SpiMasterPorts_1/AmbaDataLatched:EN,3349
SpiMasterPorts_1/AmbaDataLatched:Q,6538
SpiMasterPorts_4/Sck_i_0_0_a2_1:A,5569
SpiMasterPorts_4/Sck_i_0_0_a2_1:B,5500
SpiMasterPorts_4/Sck_i_0_0_a2_1:C,4295
SpiMasterPorts_4/Sck_i_0_0_a2_1:Y,4295
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOl_i_0:A,3395
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOl_i_0:Y,3395
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
SpiMasterPorts_4/DataFromMiso_1[21]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[21]:CLK,6648
SpiMasterPorts_4/DataFromMiso_1[21]:D,6487
SpiMasterPorts_4/DataFromMiso_1[21]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[21]:Q,6648
SpiMasterPorts_0/ClkDiv_cry[7]:B,7576
SpiMasterPorts_0/ClkDiv_cry[7]:C,5084
SpiMasterPorts_0/ClkDiv_cry[7]:FCI,5021
SpiMasterPorts_0/ClkDiv_cry[7]:FCO,5021
SpiMasterPorts_0/ClkDiv_cry[7]:S,5037
SpiMasterPorts_1/DataToMosi_i[7]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[7]:CLK,3887
SpiMasterPorts_1/DataToMosi_i[7]:D,7346
SpiMasterPorts_1/DataToMosi_i[7]:EN,3349
SpiMasterPorts_1/DataToMosi_i[7]:Q,3887
SpiMasterPorts_2/DataFromMiso_7_1_a2:A,7534
SpiMasterPorts_2/DataFromMiso_7_1_a2:B,7456
SpiMasterPorts_2/DataFromMiso_7_1_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_1_a2:Y,3380
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
SpiMasterPorts_6/DataFromMiso_7_11_0_a2:A,7503
SpiMasterPorts_6/DataFromMiso_7_11_0_a2:B,7434
SpiMasterPorts_6/DataFromMiso_7_11_0_a2:C,6550
SpiMasterPorts_6/DataFromMiso_7_11_0_a2:D,4055
SpiMasterPorts_6/DataFromMiso_7_11_0_a2:Y,4055
SpiMasterPorts_3/un1_rst_2_rs:ALn,
SpiMasterPorts_3/un1_rst_2_rs:CLK,
SpiMasterPorts_3/un1_rst_2_rs:Q,
SpiMasterPorts_5/DataToMosi_i[20]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[20]:CLK,3740
SpiMasterPorts_5/DataToMosi_i[20]:D,7433
SpiMasterPorts_5/DataToMosi_i[20]:EN,4183
SpiMasterPorts_5/DataToMosi_i[20]:Q,3740
SpiMasterPorts_7/DataFromMiso_1[4]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[4]:CLK,5632
SpiMasterPorts_7/DataFromMiso_1[4]:D,5581
SpiMasterPorts_7/DataFromMiso_1[4]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[4]:Q,5632
SpiMasterPorts_5/un6_ncslatchedlto8:A,4430
SpiMasterPorts_5/un6_ncslatchedlto8:B,4381
SpiMasterPorts_5/un6_ncslatchedlto8:C,3318
SpiMasterPorts_5/un6_ncslatchedlto8:D,3156
SpiMasterPorts_5/un6_ncslatchedlto8:Y,3156
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO[0]:A,7675
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO[0]:B,7633
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO[0]:Y,7633
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[8]:A,6801
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[8]:B,6723
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[8]:C,2564
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[8]:D,2461
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[8]:Y,2461
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[0]:CLK,6730
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[0]:D,7571
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[0]:Q,6730
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[3]:A,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[3]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[3]:Y,6734
SpiMasterPorts_2/Mosi_i_4_23_2_0:A,2883
SpiMasterPorts_2/Mosi_i_4_23_2_0:B,5777
SpiMasterPorts_2/Mosi_i_4_23_2_0:C,3601
SpiMasterPorts_2/Mosi_i_4_23_2_0:Y,2883
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[7]:CLK,6844
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[7]:D,5735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[7]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[7]:Q,6844
SpiMasterPorts_4/SpiBitPos_1_sqmuxa:A,5363
SpiMasterPorts_4/SpiBitPos_1_sqmuxa:B,3012
SpiMasterPorts_4/SpiBitPos_1_sqmuxa:C,6381
SpiMasterPorts_4/SpiBitPos_1_sqmuxa:Y,3012
SpiMasterPorts_1/DataFromMiso_7_20_0_a2:A,7510
SpiMasterPorts_1/DataFromMiso_7_20_0_a2:B,7372
SpiMasterPorts_1/DataFromMiso_7_20_0_a2:C,6543
SpiMasterPorts_1/DataFromMiso_7_20_0_a2:D,4021
SpiMasterPorts_1/DataFromMiso_7_20_0_a2:Y,4021
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[1]:A,7722
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[1]:B,7653
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[1]:C,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[1]:Y,6637
test_obuf[2]/U0/U_IOPAD:D,
test_obuf[2]/U0/U_IOPAD:E,
test_obuf[2]/U0/U_IOPAD:PAD,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[3]:A,6697
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[3]:B,6619
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[3]:C,3294
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[3]:D,2357
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[3]:Y,2357
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_1/U0/U_IOPAD:D,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_1/U0/U_IOPAD:E,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_1/U0/U_IOPAD:PAD,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[4]:CLK,5438
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[4]:D,5038
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[4]:Q,5438
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[17]:A,6769
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[17]:B,6720
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[17]:C,3371
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[17]:D,3205
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[17]:Y,3205
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_0:A,2798
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_0:B,3815
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_0:C,3970
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_0:D,3740
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_0:FCI,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_0:FCO,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_0:Y,2798
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[3]:A,5631
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[3]:B,5546
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[3]:C,5501
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[3]:D,4378
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[3]:Y,4378
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[0]:A,6691
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[0]:B,6613
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[0]:C,3288
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[0]:D,2351
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[0]:Y,2351
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[2]:A,6804
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[2]:B,6726
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[2]:C,2552
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[2]:D,3326
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[2]:Y,2552
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[20]:A,3318
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[20]:B,2495
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[20]:C,3438
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[20]:D,3294
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[20]:Y,2495
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[10]:CLK,5269
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[10]:D,4948
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[10]:Q,5269
SpiMasterPorts_6/DataFromMiso_1[5]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[5]:CLK,5759
SpiMasterPorts_6/DataFromMiso_1[5]:D,
SpiMasterPorts_6/DataFromMiso_1[5]:EN,4384
SpiMasterPorts_6/DataFromMiso_1[5]:Q,5759
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[5]:A,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[5]:B,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11[5]:Y,6734
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:A,6776
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:B,6698
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:C,2539
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:D,3316
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[3]:Y,2539
SpiMasterPorts_3/Mosi_i:ALn,6135
SpiMasterPorts_3/Mosi_i:CLK,5897
SpiMasterPorts_3/Mosi_i:D,2388
SpiMasterPorts_3/Mosi_i:EN,8485
SpiMasterPorts_3/Mosi_i:Q,5897
SpiMasterPorts_3/DataFromMiso_1[0]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[0]:CLK,6815
SpiMasterPorts_3/DataFromMiso_1[0]:D,
SpiMasterPorts_3/DataFromMiso_1[0]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[0]:Q,6815
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0[4]:A,5602
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0[4]:B,5300
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0[4]:C,7513
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0[4]:D,7321
SpiMasterPorts_5/SpiBitPos_7_1.SUM_a0[4]:Y,5300
SpiMasterPorts_4/un1_rst:A,
SpiMasterPorts_4/un1_rst:B,6112
SpiMasterPorts_4/un1_rst:Y,6112
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[18]:A,6593
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[18]:B,6521
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[18]:C,3196
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[18]:D,3182
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[18]:Y,3182
SpiMasterPorts_6/DataFromMiso_7_14_0_a2:A,7495
SpiMasterPorts_6/DataFromMiso_7_14_0_a2:B,7434
SpiMasterPorts_6/DataFromMiso_7_14_0_a2:C,6547
SpiMasterPorts_6/DataFromMiso_7_14_0_a2:D,4055
SpiMasterPorts_6/DataFromMiso_7_14_0_a2:Y,4055
SpiMasterPorts_2/Mosi_i_RNIMC9J:A,5933
SpiMasterPorts_2/Mosi_i_RNIMC9J:B,5848
SpiMasterPorts_2/Mosi_i_RNIMC9J:C,
SpiMasterPorts_2/Mosi_i_RNIMC9J:Y,5848
CLK0_ibuf/U0/U_IOINFF:A,
CLK0_ibuf/U0/U_IOINFF:Y,
SpiMasterPorts_5/ClkDiv_cry[5]:B,7559
SpiMasterPorts_5/ClkDiv_cry[5]:C,5142
SpiMasterPorts_5/ClkDiv_cry[5]:FCI,5079
SpiMasterPorts_5/ClkDiv_cry[5]:FCO,5079
SpiMasterPorts_5/ClkDiv_cry[5]:S,5127
SpiMasterPorts_2/DataFromMiso_7_11_0_a2:A,7542
SpiMasterPorts_2/DataFromMiso_7_11_0_a2:B,7498
SpiMasterPorts_2/DataFromMiso_7_11_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_11_0_a2:Y,3380
SpiMasterPorts_1/DataFromMiso_1[3]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[3]:CLK,6776
SpiMasterPorts_1/DataFromMiso_1[3]:D,
SpiMasterPorts_1/DataFromMiso_1[3]:EN,4021
SpiMasterPorts_1/DataFromMiso_1[3]:Q,6776
SpiMasterPorts_1/DataFromMiso_7_12_0_a2_1:A,3356
SpiMasterPorts_1/DataFromMiso_7_12_0_a2_1:B,6533
SpiMasterPorts_1/DataFromMiso_7_12_0_a2_1:Y,3356
SpiMasterPorts_2/DataFromMiso_7_9_0_a2:A,7534
SpiMasterPorts_2/DataFromMiso_7_9_0_a2:B,6532
SpiMasterPorts_2/DataFromMiso_7_9_0_a2:C,3354
SpiMasterPorts_2/DataFromMiso_7_9_0_a2:Y,3354
SpiMasterPorts_1/DataToMosi_i[11]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[11]:CLK,4746
SpiMasterPorts_1/DataToMosi_i[11]:D,7399
SpiMasterPorts_1/DataToMosi_i[11]:EN,3349
SpiMasterPorts_1/DataToMosi_i[11]:Q,4746
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
SpiMasterPorts_5/DataToMosi_i[22]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[22]:CLK,3818
SpiMasterPorts_5/DataToMosi_i[22]:D,7374
SpiMasterPorts_5/DataToMosi_i[22]:EN,4183
SpiMasterPorts_5/DataToMosi_i[22]:Q,3818
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8AR4B[4]:B,7479
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8AR4B[4]:C,4978
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8AR4B[4]:D,7171
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8AR4B[4]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8AR4B[4]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI8AR4B[4]:S,5038
SpiMasterPorts_4/Mosi_i_4_2_i_m2:A,2652
SpiMasterPorts_4/Mosi_i_4_2_i_m2:B,3875
SpiMasterPorts_4/Mosi_i_4_2_i_m2:C,3643
SpiMasterPorts_4/Mosi_i_4_2_i_m2:Y,2652
SpiMasterPorts_3/ClkDiv_cry[4]:B,7543
SpiMasterPorts_3/ClkDiv_cry[4]:C,5207
SpiMasterPorts_3/ClkDiv_cry[4]:FCI,5144
SpiMasterPorts_3/ClkDiv_cry[4]:FCO,5144
SpiMasterPorts_3/ClkDiv_cry[4]:S,5207
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1II.CUARTl0OI5:A,6420
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1II.CUARTl0OI5:B,6442
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1II.CUARTl0OI5:C,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1II.CUARTl0OI5:D,5331
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1II.CUARTl0OI5:Y,3444
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
SpiMasterPorts_4/DataFromMiso_1[17]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[17]:CLK,6592
SpiMasterPorts_4/DataFromMiso_1[17]:D,6472
SpiMasterPorts_4/DataFromMiso_1[17]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[17]:Q,6592
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_0_wmux:A,3058
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_0_wmux:B,2915
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_0_wmux:C,3061
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_0_wmux:D,2798
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_0_wmux:FCO,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_0_wmux:Y,2798
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,2277
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,2461
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,2277
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,2461
SpiMasterPorts_5/Sck_i_RNIN01B1_0:A,6705
SpiMasterPorts_5/Sck_i_RNIN01B1_0:B,6676
SpiMasterPorts_5/Sck_i_RNIN01B1_0:C,6562
SpiMasterPorts_5/Sck_i_RNIN01B1_0:D,6435
SpiMasterPorts_5/Sck_i_RNIN01B1_0:Y,6435
SpiMasterPorts_0/DataToMosi_i[16]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[16]:CLK,2754
SpiMasterPorts_0/DataToMosi_i[16]:D,7411
SpiMasterPorts_0/DataToMosi_i[16]:EN,4120
SpiMasterPorts_0/DataToMosi_i[16]:Q,2754
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTl0:CLK,4591
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTl0:D,7591
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTl0:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTl0:Q,4591
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_0_sqmuxa_0_a2:A,5598
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_0_sqmuxa_0_a2:B,7575
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_0_sqmuxa_0_a2:Y,5598
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
SpiMasterPorts_4/ClkDiv[2]:ALn,5390
SpiMasterPorts_4/ClkDiv[2]:CLK,3181
SpiMasterPorts_4/ClkDiv[2]:D,5110
SpiMasterPorts_4/ClkDiv[2]:EN,8387
SpiMasterPorts_4/ClkDiv[2]:Q,3181
SpiMasterPorts_3/DataFromMiso_1_sqmuxa_0_a2_0:A,4729
SpiMasterPorts_3/DataFromMiso_1_sqmuxa_0_a2_0:B,4570
SpiMasterPorts_3/DataFromMiso_1_sqmuxa_0_a2_0:Y,4570
SpiMasterPorts_1/ClkDiv[2]:ALn,5390
SpiMasterPorts_1/ClkDiv[2]:CLK,3426
SpiMasterPorts_1/ClkDiv[2]:D,5214
SpiMasterPorts_1/ClkDiv[2]:EN,8478
SpiMasterPorts_1/ClkDiv[2]:Q,3426
SpiMasterPorts_4/DataFromMiso_1_en_2[9]:A,6751
SpiMasterPorts_4/DataFromMiso_1_en_2[9]:B,6666
SpiMasterPorts_4/DataFromMiso_1_en_2[9]:C,6563
SpiMasterPorts_4/DataFromMiso_1_en_2[9]:D,6537
SpiMasterPorts_4/DataFromMiso_1_en_2[9]:Y,6537
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[18]:A,3407
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[18]:B,3321
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[18]:C,6555
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[18]:D,6446
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[18]:Y,3321
SpiMasterPorts_4/ClkDiv_cry[1]:B,7495
SpiMasterPorts_4/ClkDiv_cry[1]:C,5063
SpiMasterPorts_4/ClkDiv_cry[1]:FCI,5047
SpiMasterPorts_4/ClkDiv_cry[1]:FCO,5047
SpiMasterPorts_4/ClkDiv_cry[1]:S,5110
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[1]:CLK,5945
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[1]:D,4485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[1]:Q,5945
SpiMasterPorts_6/DataFromMiso_1[21]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[21]:CLK,6507
SpiMasterPorts_6/DataFromMiso_1[21]:D,
SpiMasterPorts_6/DataFromMiso_1[21]:EN,4055
SpiMasterPorts_6/DataFromMiso_1[21]:Q,6507
SpiMasterPorts_5/Sck_i_RNIKT0B1:A,6745
SpiMasterPorts_5/Sck_i_RNIKT0B1:B,6676
SpiMasterPorts_5/Sck_i_RNIKT0B1:C,6534
SpiMasterPorts_5/Sck_i_RNIKT0B1:D,6455
SpiMasterPorts_5/Sck_i_RNIKT0B1:Y,6455
SpiMasterPorts_4/Sck_i_RNIIGBB1:A,6699
SpiMasterPorts_4/Sck_i_RNIIGBB1:B,6656
SpiMasterPorts_4/Sck_i_RNIIGBB1:C,6535
SpiMasterPorts_4/Sck_i_RNIIGBB1:D,6454
SpiMasterPorts_4/Sck_i_RNIIGBB1:Y,6454
SpiMasterPorts_2/ClkDiv_s_737:B,5184
SpiMasterPorts_2/ClkDiv_s_737:FCO,5184
SpiMasterPorts_5/DataFromMiso_1[17]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[17]:CLK,6720
SpiMasterPorts_5/DataFromMiso_1[17]:D,6467
SpiMasterPorts_5/DataFromMiso_1[17]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[17]:Q,6720
SpiMasterPorts_2/SpiBitPos_7_1.SUM[3]:A,7577
SpiMasterPorts_2/SpiBitPos_7_1.SUM[3]:B,7580
SpiMasterPorts_2/SpiBitPos_7_1.SUM[3]:C,3248
SpiMasterPorts_2/SpiBitPos_7_1.SUM[3]:D,4140
SpiMasterPorts_2/SpiBitPos_7_1.SUM[3]:Y,3248
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5_3:A,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5_3:B,5094
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5_3:Y,3444
SpiMasterPorts_3/DataFromMiso_1[12]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[12]:CLK,6473
SpiMasterPorts_3/DataFromMiso_1[12]:D,
SpiMasterPorts_3/DataFromMiso_1[12]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[12]:Q,6473
SpiMasterPorts_0/Pready:ALn,5390
SpiMasterPorts_0/Pready:CLK,5774
SpiMasterPorts_0/Pready:D,4443
SpiMasterPorts_0/Pready:EN,3248
SpiMasterPorts_0/Pready:Q,5774
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_4/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_4/U0/U_IOPAD:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl1Il:CLK,7634
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl1Il:D,5515
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl1Il:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl1Il:Q,7634
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
SpiMasterPorts_7/nCsLatched:ALn,5390
SpiMasterPorts_7/nCsLatched:CLK,5522
SpiMasterPorts_7/nCsLatched:EN,7628
SpiMasterPorts_7/nCsLatched:Q,5522
SpiMasterPorts_2/DataFromMiso_7_14_0_a2:A,7542
SpiMasterPorts_2/DataFromMiso_7_14_0_a2:B,7456
SpiMasterPorts_2/DataFromMiso_7_14_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_14_0_a2:Y,3380
SpiMasterPorts_7/DataFromMiso_1[10]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[10]:CLK,6527
SpiMasterPorts_7/DataFromMiso_1[10]:D,5646
SpiMasterPorts_7/DataFromMiso_1[10]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[10]:Q,6527
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_0_wmux:A,2686
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_0_wmux:B,2434
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_0_wmux:C,2651
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_0_wmux:D,2388
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_0_wmux:FCO,
SpiMasterPorts_3/Mosi_i_4_5_i_m2_1_0_wmux:Y,2388
SpiMasterPorts_5/un1_rst_3:A,7681
SpiMasterPorts_5/un1_rst_3:B,6135
SpiMasterPorts_5/un1_rst_3:Y,6135
SpiMasterPorts_7/SpiBitPos_RNIFKQJ1[3]:A,6784
SpiMasterPorts_7/SpiBitPos_RNIFKQJ1[3]:B,6721
SpiMasterPorts_7/SpiBitPos_RNIFKQJ1[3]:C,6625
SpiMasterPorts_7/SpiBitPos_RNIFKQJ1[3]:D,6536
SpiMasterPorts_7/SpiBitPos_RNIFKQJ1[3]:Y,6536
SpiMasterPorts_7/Sck_i:ALn,5390
SpiMasterPorts_7/Sck_i:CLK,6373
SpiMasterPorts_7/Sck_i:D,4351
SpiMasterPorts_7/Sck_i:Q,6373
MosiA_obuf/U0/U_IOENFF:A,
MosiA_obuf/U0/U_IOENFF:Y,
SpiMasterPorts_6/un1_rst_2:A,
SpiMasterPorts_6/un1_rst_2:B,6135
SpiMasterPorts_6/un1_rst_2:Y,6135
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
SpiMasterPorts_7/DataFromMiso_1_ldmx[11]:A,6531
SpiMasterPorts_7/DataFromMiso_1_ldmx[11]:B,5601
SpiMasterPorts_7/DataFromMiso_1_ldmx[11]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[11]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[11]:Y,5601
SpiMasterPorts_4/SpiBitPos_7_1.SUM[3]:A,7623
SpiMasterPorts_4/SpiBitPos_7_1.SUM[3]:B,7515
SpiMasterPorts_4/SpiBitPos_7_1.SUM[3]:C,3213
SpiMasterPorts_4/SpiBitPos_7_1.SUM[3]:D,3012
SpiMasterPorts_4/SpiBitPos_7_1.SUM[3]:Y,3012
MosiF_obuf/U0/U_IOENFF:A,
MosiF_obuf/U0/U_IOENFF:Y,
SpiMasterPorts_6/DataFromMiso_1[6]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[6]:CLK,5738
SpiMasterPorts_6/DataFromMiso_1[6]:D,
SpiMasterPorts_6/DataFromMiso_1[6]:EN,4384
SpiMasterPorts_6/DataFromMiso_1[6]:Q,5738
SpiMasterPorts_2/DataFromMiso_1[23]:ALn,6135
SpiMasterPorts_2/DataFromMiso_1[23]:CLK,5712
SpiMasterPorts_2/DataFromMiso_1[23]:D,
SpiMasterPorts_2/DataFromMiso_1[23]:EN,4467
SpiMasterPorts_2/DataFromMiso_1[23]:Q,5712
SpiMasterPorts_0/DataToMosi_i[13]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[13]:CLK,4477
SpiMasterPorts_0/DataToMosi_i[13]:D,7311
SpiMasterPorts_0/DataToMosi_i[13]:EN,4120
SpiMasterPorts_0/DataToMosi_i[13]:Q,4477
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTll:A,4485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTll:B,4591
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTll:Y,4485
SpiMasterPorts_7/DataFromMiso_7_2_1_a2:A,7594
SpiMasterPorts_7/DataFromMiso_7_2_1_a2:B,7521
SpiMasterPorts_7/DataFromMiso_7_2_1_a2:C,3343
SpiMasterPorts_7/DataFromMiso_7_2_1_a2:D,6496
SpiMasterPorts_7/DataFromMiso_7_2_1_a2:Y,3343
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_RNO:A,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_RNO:B,6742
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_RNO:C,6688
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_RNO:D,6523
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_RNO:Y,6523
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_1:A,3173
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_1:B,3023
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_1:C,3149
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_1:D,2886
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_1:FCI,
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_1:FCO,
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_1:Y,2886
SpiMasterPorts_3/XferComplete_i_4_iv_i:A,7735
SpiMasterPorts_3/XferComplete_i_4_iv_i:B,5408
SpiMasterPorts_3/XferComplete_i_4_iv_i:C,5581
SpiMasterPorts_3/XferComplete_i_4_iv_i:Y,5408
SpiMasterPorts_6/AmbaDataLatched:ALn,5390
SpiMasterPorts_6/AmbaDataLatched:CLK,6621
SpiMasterPorts_6/AmbaDataLatched:EN,4108
SpiMasterPorts_6/AmbaDataLatched:Q,6621
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_3/U0/U_IOOUTFF:A,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_3/U0/U_IOOUTFF:Y,
SpiMasterPorts_2/ClkDiv[6]:ALn,5390
SpiMasterPorts_2/ClkDiv[6]:CLK,4549
SpiMasterPorts_2/ClkDiv[6]:D,5189
SpiMasterPorts_2/ClkDiv[6]:EN,8471
SpiMasterPorts_2/ClkDiv[6]:Q,4549
SpiMasterPorts_2/DataFromMiso_1[22]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[22]:CLK,6767
SpiMasterPorts_2/DataFromMiso_1[22]:D,
SpiMasterPorts_2/DataFromMiso_1[22]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[22]:Q,6767
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0:CLK,4485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0:D,6232
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0:Q,4485
SpiMasterPorts_4/DataFromMiso_1[13]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[13]:CLK,6736
SpiMasterPorts_4/DataFromMiso_1[13]:D,
SpiMasterPorts_4/DataFromMiso_1[13]:EN,3171
SpiMasterPorts_4/DataFromMiso_1[13]:Q,6736
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[2]:CLK,7524
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[2]:D,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTO1[2]:Q,7524
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[4]:CLK,7479
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[4]:D,7408
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[4]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[4]:Q,7479
SpiMasterPorts_6/DataToMosi_i[14]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[14]:CLK,4752
SpiMasterPorts_6/DataToMosi_i[14]:D,7497
SpiMasterPorts_6/DataToMosi_i[14]:EN,4108
SpiMasterPorts_6/DataToMosi_i[14]:Q,4752
SpiMasterPorts_5/ClkDiv_cry[4]:B,7543
SpiMasterPorts_5/ClkDiv_cry[4]:C,5142
SpiMasterPorts_5/ClkDiv_cry[4]:FCI,5079
SpiMasterPorts_5/ClkDiv_cry[4]:FCO,5079
SpiMasterPorts_5/ClkDiv_cry[4]:S,5142
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_2:A,2842
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_2:B,3885
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_2:C,4014
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_2:D,3773
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_2:FCI,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_2:FCO,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_2:Y,2842
SpiMasterPorts_6/DataFromMiso_7_4_1_a2:A,7478
SpiMasterPorts_6/DataFromMiso_7_4_1_a2:B,7459
SpiMasterPorts_6/DataFromMiso_7_4_1_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_4_1_a2:D,6494
SpiMasterPorts_6/DataFromMiso_7_4_1_a2:Y,4114
SpiMasterPorts_2/Mosi_i:ALn,6135
SpiMasterPorts_2/Mosi_i:CLK,5848
SpiMasterPorts_2/Mosi_i:D,2517
SpiMasterPorts_2/Mosi_i:EN,8471
SpiMasterPorts_2/Mosi_i:Q,5848
SpiMasterPorts_3/DacNum_i[0]:CLK,7720
SpiMasterPorts_3/DacNum_i[0]:D,7355
SpiMasterPorts_3/DacNum_i[0]:EN,3305
SpiMasterPorts_3/DacNum_i[0]:Q,7720
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_1:A,3168
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_1:B,2888
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_1:C,3105
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_1:D,2842
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_1:FCI,
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_1:FCO,
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_1:Y,2842
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI1115:A,5588
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI1115:B,5516
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI1115:C,5441
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI1115:D,5340
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI1115:Y,5340
SpiMasterPorts_6/DataFromMiso_1[4]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[4]:CLK,5741
SpiMasterPorts_6/DataFromMiso_1[4]:D,
SpiMasterPorts_6/DataFromMiso_1[4]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[4]:Q,5741
SpiMasterPorts_1/DataToMosi_i[22]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[22]:CLK,3773
SpiMasterPorts_1/DataToMosi_i[22]:D,7374
SpiMasterPorts_1/DataToMosi_i[22]:EN,3349
SpiMasterPorts_1/DataToMosi_i[22]:Q,3773
SpiMasterPorts_5/Sck_i:ALn,5390
SpiMasterPorts_5/Sck_i:CLK,4692
SpiMasterPorts_5/Sck_i:D,3413
SpiMasterPorts_5/Sck_i:Q,4692
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEE8DK[9]:B,7559
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEE8DK[9]:C,5053
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEE8DK[9]:D,7251
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEE8DK[9]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEE8DK[9]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIEE8DK[9]:S,4963
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1:A,6384
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1:B,5220
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1:C,5175
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1:D,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1:FCO,5999
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNIIRID1:Y,4918
SpiMasterPorts_3/DataToMosi_i[19]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[19]:CLK,3037
SpiMasterPorts_3/DataToMosi_i[19]:D,7336
SpiMasterPorts_3/DataToMosi_i[19]:EN,4183
SpiMasterPorts_3/DataToMosi_i[19]:Q,3037
SpiMasterPorts_1/un1_rst_3_rs:ALn,
SpiMasterPorts_1/un1_rst_3_rs:CLK,
SpiMasterPorts_1/un1_rst_3_rs:Q,
SpiMasterPorts_4/SpiBitPos[3]:ALn,5390
SpiMasterPorts_4/SpiBitPos[3]:CLK,4295
SpiMasterPorts_4/SpiBitPos[3]:D,3012
SpiMasterPorts_4/SpiBitPos[3]:Q,4295
SpiMasterPorts_5/Pready:ALn,5390
SpiMasterPorts_5/Pready:CLK,5823
SpiMasterPorts_5/Pready:D,5222
SpiMasterPorts_5/Pready:EN,3311
SpiMasterPorts_5/Pready:Q,5823
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[3]:CLK,4257
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[3]:D,5509
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0Il[3]:Q,4257
SpiMasterPorts_7/SpiBitPos_RNIET7I1_0[3]:A,6719
SpiMasterPorts_7/SpiBitPos_RNIET7I1_0[3]:B,6630
SpiMasterPorts_7/SpiBitPos_RNIET7I1_0[3]:C,5595
SpiMasterPorts_7/SpiBitPos_RNIET7I1_0[3]:Y,5595
SpiMasterPorts_2/DataFromMiso_7_17_0_a2:A,7594
SpiMasterPorts_2/DataFromMiso_7_17_0_a2:B,7502
SpiMasterPorts_2/DataFromMiso_7_17_0_a2:C,3387
SpiMasterPorts_2/DataFromMiso_7_17_0_a2:Y,3387
SpiMasterPorts_3/DataFromMiso_1[20]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[20]:CLK,6633
SpiMasterPorts_3/DataFromMiso_1[20]:D,
SpiMasterPorts_3/DataFromMiso_1[20]:EN,4140
SpiMasterPorts_3/DataFromMiso_1[20]:Q,6633
SpiMasterPorts_2/DataFromMiso_7_7_0_a2:A,7542
SpiMasterPorts_2/DataFromMiso_7_7_0_a2:B,6532
SpiMasterPorts_2/DataFromMiso_7_7_0_a2:C,3354
SpiMasterPorts_2/DataFromMiso_7_7_0_a2:Y,3354
SpiMasterPorts_7/un6_ncslatchedlto8:A,4576
SpiMasterPorts_7/un6_ncslatchedlto8:B,4527
SpiMasterPorts_7/un6_ncslatchedlto8:C,3464
SpiMasterPorts_7/un6_ncslatchedlto8:D,3302
SpiMasterPorts_7/un6_ncslatchedlto8:Y,3302
SpiMasterPorts_2/DataToMosi_i[23]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[23]:CLK,4081
SpiMasterPorts_2/DataToMosi_i[23]:D,7609
SpiMasterPorts_2/DataToMosi_i[23]:EN,3349
SpiMasterPorts_2/DataToMosi_i[23]:Q,4081
SpiMasterPorts_1/ClkDiv_s[8]:B,7576
SpiMasterPorts_1/ClkDiv_s[8]:C,5214
SpiMasterPorts_1/ClkDiv_s[8]:FCI,5151
SpiMasterPorts_1/ClkDiv_s[8]:S,5151
SpiMasterPorts_2/Mosi_i_8_iv:A,2517
SpiMasterPorts_2/Mosi_i_8_iv:B,4417
SpiMasterPorts_2/Mosi_i_8_iv:C,5346
SpiMasterPorts_2/Mosi_i_8_iv:D,5278
SpiMasterPorts_2/Mosi_i_8_iv:Y,2517
SpiMasterPorts_2/Mosi_i_4_9:A,4723
SpiMasterPorts_2/Mosi_i_4_9:B,4467
SpiMasterPorts_2/Mosi_i_4_9:C,4600
SpiMasterPorts_2/Mosi_i_4_9:Y,4467
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[0]:A,3472
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[0]:B,2506
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[0]:C,6686
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[0]:Y,2506
SpiMasterPorts_5/DataToMosi_i[4]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[4]:CLK,3970
SpiMasterPorts_5/DataToMosi_i[4]:D,7408
SpiMasterPorts_5/DataToMosi_i[4]:EN,4183
SpiMasterPorts_5/DataToMosi_i[4]:Q,3970
SpiMasterPorts_2/un1_ambadatalatched:A,5170
SpiMasterPorts_2/un1_ambadatalatched:B,2471
SpiMasterPorts_2/un1_ambadatalatched:C,6538
SpiMasterPorts_2/un1_ambadatalatched:D,5207
SpiMasterPorts_2/un1_ambadatalatched:Y,2471
SpiMasterPorts_6/DataToMosi_i[6]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[6]:CLK,4058
SpiMasterPorts_6/DataToMosi_i[6]:D,7350
SpiMasterPorts_6/DataToMosi_i[6]:EN,4108
SpiMasterPorts_6/DataToMosi_i[6]:Q,4058
SpiMasterPorts_6/DataFromMiso_1[14]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[14]:CLK,6659
SpiMasterPorts_6/DataFromMiso_1[14]:D,
SpiMasterPorts_6/DataFromMiso_1[14]:EN,4261
SpiMasterPorts_6/DataFromMiso_1[14]:Q,6659
SpiMasterPorts_4/XferComplete_i:ALn,5390
SpiMasterPorts_4/XferComplete_i:CLK,5505
SpiMasterPorts_4/XferComplete_i:D,5311
SpiMasterPorts_4/XferComplete_i:EN,8387
SpiMasterPorts_4/XferComplete_i:Q,5505
MosiF_obuf/U0/U_IOOUTFF:A,
MosiF_obuf/U0/U_IOOUTFF:Y,
SpiMasterPorts_0/SpiBitPos_RNI3L4J1[0]:A,6702
SpiMasterPorts_0/SpiBitPos_RNI3L4J1[0]:B,6553
SpiMasterPorts_0/SpiBitPos_RNI3L4J1[0]:C,6542
SpiMasterPorts_0/SpiBitPos_RNI3L4J1[0]:D,6500
SpiMasterPorts_0/SpiBitPos_RNI3L4J1[0]:Y,6500
SpiMasterPorts_3/ClkDiv_cry[1]:B,7495
SpiMasterPorts_3/ClkDiv_cry[1]:C,5160
SpiMasterPorts_3/ClkDiv_cry[1]:FCI,5144
SpiMasterPorts_3/ClkDiv_cry[1]:FCO,5144
SpiMasterPorts_3/ClkDiv_cry[1]:S,5207
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_0:A,2754
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_0:B,3797
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_0:C,3926
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_0:D,3695
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_0:FCI,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_0:FCO,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_0:Y,2754
SpiMasterPorts_0/DataFromMiso_1_en_0[4]:A,6752
SpiMasterPorts_0/DataFromMiso_1_en_0[4]:B,6640
SpiMasterPorts_0/DataFromMiso_1_en_0[4]:C,6563
SpiMasterPorts_0/DataFromMiso_1_en_0[4]:D,6555
SpiMasterPorts_0/DataFromMiso_1_en_0[4]:Y,6555
MosiE_obuf/U0/U_IOENFF:A,
MosiE_obuf/U0/U_IOENFF:Y,
SpiMasterPorts_5/Mosi_i_8_iv_1_0:A,6747
SpiMasterPorts_5/Mosi_i_8_iv_1_0:B,5773
SpiMasterPorts_5/Mosi_i_8_iv_1_0:C,4264
SpiMasterPorts_5/Mosi_i_8_iv_1_0:D,4376
SpiMasterPorts_5/Mosi_i_8_iv_1_0:Y,4264
SpiMasterPorts_5/DataFromMiso_1_en_0[11]:A,4637
SpiMasterPorts_5/DataFromMiso_1_en_0[11]:B,4549
SpiMasterPorts_5/DataFromMiso_1_en_0[11]:Y,4549
SpiMasterPorts_4/DataFromMiso_1_ldmx[11]:A,6537
SpiMasterPorts_4/DataFromMiso_1_ldmx[11]:B,6454
SpiMasterPorts_4/DataFromMiso_1_ldmx[11]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[11]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[11]:Y,6454
SpiMasterPorts_0/DataToMosi_i[4]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[4]:CLK,3926
SpiMasterPorts_0/DataToMosi_i[4]:D,7408
SpiMasterPorts_0/DataToMosi_i[4]:EN,4120
SpiMasterPorts_0/DataToMosi_i[4]:Q,3926
OR4_0/U0:A,5659
OR4_0/U0:B,5621
OR4_0/U0:D,5504
OR4_0/U0:Y,5504
SpiMasterPorts_3/DataFromMiso_1[17]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[17]:CLK,6520
SpiMasterPorts_3/DataFromMiso_1[17]:D,
SpiMasterPorts_3/DataFromMiso_1[17]:EN,4140
SpiMasterPorts_3/DataFromMiso_1[17]:Q,6520
SpiMasterPorts_7/DataFromMiso_1_ldmx[10]:A,6536
SpiMasterPorts_7/DataFromMiso_1_ldmx[10]:B,5646
SpiMasterPorts_7/DataFromMiso_1_ldmx[10]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[10]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[10]:Y,5646
SpiMasterPorts_2/DataFromMiso_1[17]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[17]:CLK,6722
SpiMasterPorts_2/DataFromMiso_1[17]:D,
SpiMasterPorts_2/DataFromMiso_1[17]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[17]:Q,6722
SpiMasterPorts_1/Mosi_i_4_23_2_0_1:A,4617
SpiMasterPorts_1/Mosi_i_4_23_2_0_1:B,3440
SpiMasterPorts_1/Mosi_i_4_23_2_0_1:C,4708
SpiMasterPorts_1/Mosi_i_4_23_2_0_1:D,4600
SpiMasterPorts_1/Mosi_i_4_23_2_0_1:Y,3440
SpiMasterPorts_4/ClkDiv[3]:ALn,5390
SpiMasterPorts_4/ClkDiv[3]:CLK,3230
SpiMasterPorts_4/ClkDiv[3]:D,5110
SpiMasterPorts_4/ClkDiv[3]:EN,8387
SpiMasterPorts_4/ClkDiv[3]:Q,3230
SpiMasterPorts_1/ClkDiv[3]:ALn,5390
SpiMasterPorts_1/ClkDiv[3]:CLK,3475
SpiMasterPorts_1/ClkDiv[3]:D,5214
SpiMasterPorts_1/ClkDiv[3]:EN,8478
SpiMasterPorts_1/ClkDiv[3]:Q,3475
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[7]:CLK,6707
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[7]:D,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[7]:EN,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[7]:Q,6707
SpiMasterPorts_1/DataFromMiso_7_14_0_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_14_0_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_14_0_a2:C,3356
SpiMasterPorts_1/DataFromMiso_7_14_0_a2:D,6503
SpiMasterPorts_1/DataFromMiso_7_14_0_a2:Y,3356
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l:CLK,5396
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l:D,4375
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l:EN,3215
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTOl0l:Q,5396
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[19]:A,6902
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[19]:B,6853
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[19]:C,3504
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[19]:D,3338
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[19]:Y,3338
SpiMasterPorts_4/un1_rst_set:ALn,6112
SpiMasterPorts_4/un1_rst_set:CLK,5756
SpiMasterPorts_4/un1_rst_set:EN,4166
SpiMasterPorts_4/un1_rst_set:Q,5756
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[2]:A,7722
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[2]:B,6501
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[2]:C,5509
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[2]:Y,5509
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_4_u:A,5853
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_4_u:B,5668
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_4_u:C,7666
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_4_u:D,6562
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_4_u:Y,5668
SpiMasterPorts_7/DataFromMiso_1[17]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[17]:CLK,6554
SpiMasterPorts_7/DataFromMiso_1[17]:D,
SpiMasterPorts_7/DataFromMiso_1[17]:EN,3343
SpiMasterPorts_7/DataFromMiso_1[17]:Q,6554
SpiMasterPorts_6/un1_rst_set:ALn,6112
SpiMasterPorts_6/un1_rst_set:CLK,5757
SpiMasterPorts_6/un1_rst_set:EN,5397
SpiMasterPorts_6/un1_rst_set:Q,5757
SpiMasterPorts_1/Mosi_i_8_iv:A,4460
SpiMasterPorts_1/Mosi_i_8_iv:B,5412
SpiMasterPorts_1/Mosi_i_8_iv:C,2388
SpiMasterPorts_1/Mosi_i_8_iv:D,4406
SpiMasterPorts_1/Mosi_i_8_iv:Y,2388
nCsMonAdc_obuf/U0/U_IOENFF:A,
nCsMonAdc_obuf/U0/U_IOENFF:Y,
MosiD_obuf/U0/U_IOENFF:A,
MosiD_obuf/U0/U_IOENFF:Y,
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_0[8]:A,2243
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_0[8]:B,2251
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_0[8]:Y,2243
SpiMasterPorts_5/DataToMosi_i[2]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[2]:CLK,3149
SpiMasterPorts_5/DataToMosi_i[2]:D,7454
SpiMasterPorts_5/DataToMosi_i[2]:EN,4183
SpiMasterPorts_5/DataToMosi_i[2]:Q,3149
SpiMasterPorts_3/DataToMosi_i[15]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[15]:CLK,3831
SpiMasterPorts_3/DataToMosi_i[15]:D,7400
SpiMasterPorts_3/DataToMosi_i[15]:EN,4183
SpiMasterPorts_3/DataToMosi_i[15]:Q,3831
SpiMasterPorts_2/DataFromMiso_1[14]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[14]:CLK,6827
SpiMasterPorts_2/DataFromMiso_1[14]:D,
SpiMasterPorts_2/DataFromMiso_1[14]:EN,3275
SpiMasterPorts_2/DataFromMiso_1[14]:Q,6827
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[15]:A,6879
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[15]:B,6830
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[15]:C,3466
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[15]:D,3299
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[15]:Y,3299
SpiMasterPorts_0/Sck_i_RNIJK0G1:A,6792
SpiMasterPorts_0/Sck_i_RNIJK0G1:B,6761
SpiMasterPorts_0/Sck_i_RNIJK0G1:C,6589
SpiMasterPorts_0/Sck_i_RNIJK0G1:D,6478
SpiMasterPorts_0/Sck_i_RNIJK0G1:Y,6478
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_4[6]:A,3468
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_4[6]:B,2486
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_4[6]:C,6682
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_4[6]:Y,2486
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:A,6748
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:B,6676
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:C,3351
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:D,3337
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:Y,3337
SpiMasterPorts_0/DataToMosi_i[2]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[2]:CLK,3105
SpiMasterPorts_0/DataToMosi_i[2]:D,7454
SpiMasterPorts_0/DataToMosi_i[2]:EN,4120
SpiMasterPorts_0/DataToMosi_i[2]:Q,3105
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4[1]:A,5715
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4[1]:B,5617
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4[1]:C,4656
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o4[1]:Y,4656
SpiMasterPorts_4/ClkDiv_s_739:B,5074
SpiMasterPorts_4/ClkDiv_s_739:FCO,5074
SpiMasterPorts_4/ClkDiv[8]:ALn,5390
SpiMasterPorts_4/ClkDiv[8]:CLK,3298
SpiMasterPorts_4/ClkDiv[8]:D,5047
SpiMasterPorts_4/ClkDiv[8]:EN,8387
SpiMasterPorts_4/ClkDiv[8]:Q,3298
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_2:A,2971
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_2:B,4001
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_2:C,4143
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_2:D,3896
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_2:FCI,
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_2:FCO,
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_2:Y,2971
SpiMasterPorts_1/ClkDiv[8]:ALn,5390
SpiMasterPorts_1/ClkDiv[8]:CLK,3543
SpiMasterPorts_1/ClkDiv[8]:D,5151
SpiMasterPorts_1/ClkDiv[8]:EN,8478
SpiMasterPorts_1/ClkDiv[8]:Q,3543
SpiMasterPorts_4/SpiBitPos_RNIKUEJ1[3]:A,6631
SpiMasterPorts_4/SpiBitPos_RNIKUEJ1[3]:B,6624
SpiMasterPorts_4/SpiBitPos_RNIKUEJ1[3]:C,6549
SpiMasterPorts_4/SpiBitPos_RNIKUEJ1[3]:D,6487
SpiMasterPorts_4/SpiBitPos_RNIKUEJ1[3]:Y,6487
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SpiMasterPorts_2/DataFromMiso_1[19]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[19]:CLK,6855
SpiMasterPorts_2/DataFromMiso_1[19]:D,
SpiMasterPorts_2/DataFromMiso_1[19]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[19]:Q,6855
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[7]:CLK,5102
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[7]:D,4993
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[7]:Q,5102
SpiMasterPorts_4/DataFromMiso_7_12_0_a2_0:A,6580
SpiMasterPorts_4/DataFromMiso_7_12_0_a2_0:B,6484
SpiMasterPorts_4/DataFromMiso_7_12_0_a2_0:C,6462
SpiMasterPorts_4/DataFromMiso_7_12_0_a2_0:D,6359
SpiMasterPorts_4/DataFromMiso_7_12_0_a2_0:Y,6359
SpiMasterPorts_0/ClkDiv_s[8]:B,7576
SpiMasterPorts_0/ClkDiv_s[8]:C,5084
SpiMasterPorts_0/ClkDiv_s[8]:FCI,5021
SpiMasterPorts_0/ClkDiv_s[8]:S,5021
SpiMasterPorts_3/SpiBitPos_7_1.ANB0_m2_e_2:A,5693
SpiMasterPorts_3/SpiBitPos_7_1.ANB0_m2_e_2:B,4591
SpiMasterPorts_3/SpiBitPos_7_1.ANB0_m2_e_2:C,5582
SpiMasterPorts_3/SpiBitPos_7_1.ANB0_m2_e_2:Y,4591
SpiMasterPorts_3/Mosi_i_8_iv_1_0:A,6871
SpiMasterPorts_3/Mosi_i_8_iv_1_0:B,5897
SpiMasterPorts_3/Mosi_i_8_iv_1_0:C,4453
SpiMasterPorts_3/Mosi_i_8_iv_1_0:D,4575
SpiMasterPorts_3/Mosi_i_8_iv_1_0:Y,4453
SpiMasterPorts_1/DataFromMiso_1[23]:ALn,6135
SpiMasterPorts_1/DataFromMiso_1[23]:CLK,5634
SpiMasterPorts_1/DataFromMiso_1[23]:D,
SpiMasterPorts_1/DataFromMiso_1[23]:EN,4391
SpiMasterPorts_1/DataFromMiso_1[23]:Q,5634
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[18]:A,6723
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[18]:B,6645
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[18]:C,2486
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[18]:D,2383
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[18]:Y,2383
SpiMasterPorts_6/DataToMosi_i[18]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[18]:CLK,2886
SpiMasterPorts_6/DataToMosi_i[18]:D,7435
SpiMasterPorts_6/DataToMosi_i[18]:EN,4108
SpiMasterPorts_6/DataToMosi_i[18]:Q,2886
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[5]:CLK,6756
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[5]:D,8654
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[5]:EN,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[5]:Q,6756
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:A,2579
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:B,2489
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:C,5741
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:D,5632
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:Y,2489
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[2]:A,6838
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[2]:B,6801
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[2]:C,6711
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[2]:Y,6711
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_3/U0/U_IOPAD:D,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_3/U0/U_IOPAD:E,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_3/U0/U_IOPAD:PAD,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[12]:CLK,5393
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[12]:D,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[12]:Q,5393
SpiMasterPorts_6/ClkDiv_cry[2]:B,7511
SpiMasterPorts_6/ClkDiv_cry[2]:C,5170
SpiMasterPorts_6/ClkDiv_cry[2]:FCI,5138
SpiMasterPorts_6/ClkDiv_cry[2]:FCO,5138
SpiMasterPorts_6/ClkDiv_cry[2]:S,5201
SpiMasterPorts_5/ClkDiv_cry[1]:B,7495
SpiMasterPorts_5/ClkDiv_cry[1]:C,5095
SpiMasterPorts_5/ClkDiv_cry[1]:FCI,5079
SpiMasterPorts_5/ClkDiv_cry[1]:FCO,5079
SpiMasterPorts_5/ClkDiv_cry[1]:S,5142
SpiMasterPorts_2/DataFromMiso_7_12_0_a2_0:A,6565
SpiMasterPorts_2/DataFromMiso_7_12_0_a2_0:B,3380
SpiMasterPorts_2/DataFromMiso_7_12_0_a2_0:C,6488
SpiMasterPorts_2/DataFromMiso_7_12_0_a2_0:D,6351
SpiMasterPorts_2/DataFromMiso_7_12_0_a2_0:Y,3380
SpiMasterPorts_4/Mosi_i_4_9:A,4645
SpiMasterPorts_4/Mosi_i_4_9:B,4370
SpiMasterPorts_4/Mosi_i_4_9:C,4522
SpiMasterPorts_4/Mosi_i_4_9:Y,4370
SpiMasterPorts_0/ClkDiv_cry[2]:B,7511
SpiMasterPorts_0/ClkDiv_cry[2]:C,5053
SpiMasterPorts_0/ClkDiv_cry[2]:FCI,5021
SpiMasterPorts_0/ClkDiv_cry[2]:FCO,5021
SpiMasterPorts_0/ClkDiv_cry[2]:S,5084
SpiMasterPorts_6/un6_ncslatchedlto8_2:A,3831
SpiMasterPorts_6/un6_ncslatchedlto8_2:B,3782
SpiMasterPorts_6/un6_ncslatchedlto8_2:C,3707
SpiMasterPorts_6/un6_ncslatchedlto8_2:Y,3707
SpiMasterPorts_0/un16_ncslatchedlto4_i_o2_0:A,4675
SpiMasterPorts_0/un16_ncslatchedlto4_i_o2_0:B,4625
SpiMasterPorts_0/un16_ncslatchedlto4_i_o2_0:Y,4625
SpiMasterPorts_4/DataFromMiso_1_ldmx[10]:A,6504
SpiMasterPorts_4/DataFromMiso_1_ldmx[10]:B,5616
SpiMasterPorts_4/DataFromMiso_1_ldmx[10]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[10]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[10]:Y,5616
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
SpiMasterPorts_7/DataFromMiso_1[1]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[1]:CLK,5559
SpiMasterPorts_7/DataFromMiso_1[1]:D,5595
SpiMasterPorts_7/DataFromMiso_1[1]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[1]:Q,5559
SpiMasterPorts_0/ClkDiv[5]:ALn,5390
SpiMasterPorts_0/ClkDiv[5]:CLK,4191
SpiMasterPorts_0/ClkDiv[5]:D,5069
SpiMasterPorts_0/ClkDiv[5]:EN,8387
SpiMasterPorts_0/ClkDiv[5]:Q,4191
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[1]:CLK,6618
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[1]:D,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[1]:EN,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[1]:Q,6618
SpiMasterPorts_6/DataFromMiso_7_2_0_a2:A,4384
SpiMasterPorts_6/DataFromMiso_7_2_0_a2:B,7417
SpiMasterPorts_6/DataFromMiso_7_2_0_a2:C,6547
SpiMasterPorts_6/DataFromMiso_7_2_0_a2:Y,4384
SpiMasterPorts_5/DataFromMiso_1[15]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[15]:CLK,6830
SpiMasterPorts_5/DataFromMiso_1[15]:D,
SpiMasterPorts_5/DataFromMiso_1[15]:EN,4221
SpiMasterPorts_5/DataFromMiso_1[15]:Q,6830
SpiMasterPorts_1/DataFromMiso_7_15_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_15_0_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_15_0_a2:C,3356
SpiMasterPorts_1/DataFromMiso_7_15_0_a2:D,6442
SpiMasterPorts_1/DataFromMiso_7_15_0_a2:Y,3356
MisoF_ibuf/U0/U_IOINFF:A,
MisoF_ibuf/U0/U_IOINFF:Y,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SpiMasterPorts_6/Sck_i_0_0_a2_1:A,5522
SpiMasterPorts_6/Sck_i_0_0_a2_1:B,5503
SpiMasterPorts_6/Sck_i_0_0_a2_1:C,4594
SpiMasterPorts_6/Sck_i_0_0_a2_1:D,4580
SpiMasterPorts_6/Sck_i_0_0_a2_1:Y,4580
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00:CLK,7634
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00:D,6653
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI00:Q,7634
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,2515
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,2515
SpiMasterPorts_6/DataToMosi_i[11]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[11]:CLK,4790
SpiMasterPorts_6/DataToMosi_i[11]:D,7399
SpiMasterPorts_6/DataToMosi_i[11]:EN,4108
SpiMasterPorts_6/DataToMosi_i[11]:Q,4790
SpiMasterPorts_6/DacNum_i[0]:CLK,7720
SpiMasterPorts_6/DacNum_i[0]:D,7355
SpiMasterPorts_6/DacNum_i[0]:EN,3230
SpiMasterPorts_6/DacNum_i[0]:Q,7720
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_0_wmux:A,2620
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_0_wmux:B,2531
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_0_wmux:C,2651
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_0_wmux:D,2388
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_0_wmux:FCO,
SpiMasterPorts_0/Mosi_i_4_5_i_m2_1_0_wmux:Y,2388
SpiMasterPorts_2/DataToMosi_i[6]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[6]:CLK,4143
SpiMasterPorts_2/DataToMosi_i[6]:D,7350
SpiMasterPorts_2/DataToMosi_i[6]:EN,3349
SpiMasterPorts_2/DataToMosi_i[6]:Q,4143
SpiMasterPorts_3/un7_ambadatalatched:A,6665
SpiMasterPorts_3/un7_ambadatalatched:B,6672
SpiMasterPorts_3/un7_ambadatalatched:Y,6665
SpiMasterPorts_6/DataToMosi_i[7]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[7]:CLK,3931
SpiMasterPorts_6/DataToMosi_i[7]:D,7346
SpiMasterPorts_6/DataToMosi_i[7]:EN,4108
SpiMasterPorts_6/DataToMosi_i[7]:Q,3931
SpiMasterPorts_1/Pready_1_sqmuxa_1_i:A,2477
SpiMasterPorts_1/Pready_1_sqmuxa_1_i:B,4310
SpiMasterPorts_1/Pready_1_sqmuxa_1_i:Y,2477
SpiMasterPorts_1/DataFromMiso_7_11_0_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_11_0_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_11_0_a2:C,3356
SpiMasterPorts_1/DataFromMiso_7_11_0_a2:D,6442
SpiMasterPorts_1/DataFromMiso_7_11_0_a2:Y,3356
SpiMasterPorts_0/DataFromMiso_1[9]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[9]:CLK,6879
SpiMasterPorts_0/DataFromMiso_1[9]:D,6427
SpiMasterPorts_0/DataFromMiso_1[9]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[9]:Q,6879
SpiMasterPorts_7/ClkDiv[2]:ALn,5390
SpiMasterPorts_7/ClkDiv[2]:CLK,3471
SpiMasterPorts_7/ClkDiv[2]:D,5123
SpiMasterPorts_7/ClkDiv[2]:EN,8504
SpiMasterPorts_7/ClkDiv[2]:Q,3471
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SpiMasterPorts_1/Sck_i_0_0_o2_0:A,4441
SpiMasterPorts_1/Sck_i_0_0_o2_0:B,6544
SpiMasterPorts_1/Sck_i_0_0_o2_0:C,6563
SpiMasterPorts_1/Sck_i_0_0_o2_0:Y,4441
SpiMasterPorts_0/DataFromMiso_1_ldmx[17]:A,6478
SpiMasterPorts_0/DataFromMiso_1_ldmx[17]:B,6461
SpiMasterPorts_0/DataFromMiso_1_ldmx[17]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[17]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[17]:Y,6461
SpiMasterPorts_3/SpiBitPos[0]:ALn,5390
SpiMasterPorts_3/SpiBitPos[0]:CLK,3640
SpiMasterPorts_3/SpiBitPos[0]:D,4547
SpiMasterPorts_3/SpiBitPos[0]:Q,3640
SpiMasterPorts_0/ClkDiv[0]:ALn,5390
SpiMasterPorts_0/ClkDiv[0]:CLK,2966
SpiMasterPorts_0/ClkDiv[0]:D,5100
SpiMasterPorts_0/ClkDiv[0]:EN,8387
SpiMasterPorts_0/ClkDiv[0]:Q,2966
SpiMasterPorts_1/DataToMosi_i[20]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[20]:CLK,3695
SpiMasterPorts_1/DataToMosi_i[20]:D,7433
SpiMasterPorts_1/DataToMosi_i[20]:EN,3349
SpiMasterPorts_1/DataToMosi_i[20]:Q,3695
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_1/U0/U_IOOUTFF:A,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_1/U0/U_IOOUTFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[6]:CLK,6688
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[6]:D,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[6]:EN,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[6]:Q,6688
SpiMasterPorts_4/Pready_1_sqmuxa:A,6712
SpiMasterPorts_4/Pready_1_sqmuxa:B,6519
SpiMasterPorts_4/Pready_1_sqmuxa:C,4274
SpiMasterPorts_4/Pready_1_sqmuxa:D,4295
SpiMasterPorts_4/Pready_1_sqmuxa:Y,4274
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv:A,6747
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv:B,6523
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv:C,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv:D,4483
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv:Y,4483
SpiMasterPorts_2/Sck_i_0_0_a2_1:A,4519
SpiMasterPorts_2/Sck_i_0_0_a2_1:B,5638
SpiMasterPorts_2/Sck_i_0_0_a2_1:C,5551
SpiMasterPorts_2/Sck_i_0_0_a2_1:Y,4519
SpiMasterPorts_6/DataFromMiso_7_18_0_a2:A,7495
SpiMasterPorts_6/DataFromMiso_7_18_0_a2:B,7434
SpiMasterPorts_6/DataFromMiso_7_18_0_a2:C,6550
SpiMasterPorts_6/DataFromMiso_7_18_0_a2:D,4035
SpiMasterPorts_6/DataFromMiso_7_18_0_a2:Y,4035
SpiMasterPorts_4/DataFromMiso_7_1:A,4166
SpiMasterPorts_4/DataFromMiso_7_1:B,5508
SpiMasterPorts_4/DataFromMiso_7_1:Y,4166
SpiMasterPorts_3/DataFromMiso_1[7]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[7]:CLK,6830
SpiMasterPorts_3/DataFromMiso_1[7]:D,
SpiMasterPorts_3/DataFromMiso_1[7]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[7]:Q,6830
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
SpiMasterPorts_4/DataFromMiso_1_en_1[7]:A,6751
SpiMasterPorts_4/DataFromMiso_1_en_1[7]:B,6708
SpiMasterPorts_4/DataFromMiso_1_en_1[7]:C,6563
SpiMasterPorts_4/DataFromMiso_1_en_1[7]:D,6537
SpiMasterPorts_4/DataFromMiso_1_en_1[7]:Y,6537
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[10]:A,6851
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[10]:B,6808
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[10]:C,3453
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[10]:D,3287
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[10]:Y,3287
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SpiMasterPorts_6/ClkDiv[5]:ALn,5390
SpiMasterPorts_6/ClkDiv[5]:CLK,4770
SpiMasterPorts_6/ClkDiv[5]:D,5186
SpiMasterPorts_6/ClkDiv[5]:EN,8485
SpiMasterPorts_6/ClkDiv[5]:Q,4770
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_0:A,2798
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_0:B,3835
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_0:C,3970
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_0:D,3740
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_0:FCI,
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_0:FCO,
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_0:Y,2798
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_2:A,2886
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_2:B,3903
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_2:C,4058
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_2:D,3818
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_2:FCI,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_2:FCO,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_2:Y,2886
SpiMasterPorts_3/DataFromMiso_1[14]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[14]:CLK,6625
SpiMasterPorts_3/DataFromMiso_1[14]:D,
SpiMasterPorts_3/DataFromMiso_1[14]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[14]:Q,6625
SpiMasterPorts_5/un6_ncslatchedlto3:A,3374
SpiMasterPorts_5/un6_ncslatchedlto3:B,3325
SpiMasterPorts_5/un6_ncslatchedlto3:C,3250
SpiMasterPorts_5/un6_ncslatchedlto3:D,3156
SpiMasterPorts_5/un6_ncslatchedlto3:Y,3156
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_8/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_8/U0/U_IOINFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il:CLK,7527
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il:D,3395
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il:EN,3235
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1Il:Q,7527
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[4]:A,6690
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[4]:B,6612
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[4]:C,3287
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[4]:D,2350
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[4]:Y,2350
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[1]:A,6686
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[1]:B,7686
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[1]:Y,6686
SpiMasterPorts_2/DataFromMiso_7_1:A,4467
SpiMasterPorts_2/DataFromMiso_7_1:B,5446
SpiMasterPorts_2/DataFromMiso_7_1:Y,4467
SpiMasterPorts_1/DataFromMiso_7_1_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_1_a2:B,7424
SpiMasterPorts_1/DataFromMiso_7_1_a2:C,3356
SpiMasterPorts_1/DataFromMiso_7_1_a2:D,6442
SpiMasterPorts_1/DataFromMiso_7_1_a2:Y,3356
SpiMasterPorts_7/DataFromMiso_1_en_3[11]:A,6748
SpiMasterPorts_7/DataFromMiso_1_en_3[11]:B,6636
SpiMasterPorts_7/DataFromMiso_1_en_3[11]:C,5601
SpiMasterPorts_7/DataFromMiso_1_en_3[11]:Y,5601
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[0]:A,6714
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[0]:B,5660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[0]:C,6590
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[0]:D,6486
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[0]:Y,5660
SpiMasterPorts_0/DataFromMiso_1[16]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[16]:CLK,6818
SpiMasterPorts_0/DataFromMiso_1[16]:D,6498
SpiMasterPorts_0/DataFromMiso_1[16]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[16]:Q,6818
SpiMasterPorts_6/ClkDiv_cry[5]:B,7559
SpiMasterPorts_6/ClkDiv_cry[5]:C,5201
SpiMasterPorts_6/ClkDiv_cry[5]:FCI,5138
SpiMasterPorts_6/ClkDiv_cry[5]:FCO,5138
SpiMasterPorts_6/ClkDiv_cry[5]:S,5186
SpiMasterPorts_4/DataFromMiso_7_11_0_a2_0:A,4516
SpiMasterPorts_4/DataFromMiso_7_11_0_a2_0:B,4420
SpiMasterPorts_4/DataFromMiso_7_11_0_a2_0:C,4402
SpiMasterPorts_4/DataFromMiso_7_11_0_a2_0:D,4295
SpiMasterPorts_4/DataFromMiso_7_11_0_a2_0:Y,4295
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_sn_m3:A,5512
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_sn_m3:B,5427
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_sn_m3:C,5278
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTIO0_5_sn_m3:Y,5278
SpiMasterPorts_0/DataFromMiso_1[13]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[13]:CLK,6907
SpiMasterPorts_0/DataFromMiso_1[13]:D,6447
SpiMasterPorts_0/DataFromMiso_1[13]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[13]:Q,6907
SpiMasterPorts_0/ClkDiv_cry[5]:B,7559
SpiMasterPorts_0/ClkDiv_cry[5]:C,5084
SpiMasterPorts_0/ClkDiv_cry[5]:FCI,5021
SpiMasterPorts_0/ClkDiv_cry[5]:FCO,5021
SpiMasterPorts_0/ClkDiv_cry[5]:S,5069
SpiMasterPorts_5/un16_ncslatchedlto4_i_o2:A,4602
SpiMasterPorts_5/un16_ncslatchedlto4_i_o2:B,4530
SpiMasterPorts_5/un16_ncslatchedlto4_i_o2:Y,4530
SpiMasterPorts_6/ClkDiv[0]:ALn,5390
SpiMasterPorts_6/ClkDiv[0]:CLK,3545
SpiMasterPorts_6/ClkDiv[0]:D,5217
SpiMasterPorts_6/ClkDiv[0]:EN,8485
SpiMasterPorts_6/ClkDiv[0]:Q,3545
SpiMasterPorts_7/ClkDiv_cry[6]:B,7575
SpiMasterPorts_7/ClkDiv_cry[6]:C,5123
SpiMasterPorts_7/ClkDiv_cry[6]:FCI,5060
SpiMasterPorts_7/ClkDiv_cry[6]:FCO,5060
SpiMasterPorts_7/ClkDiv_cry[6]:S,5092
SpiMasterPorts_5/SpiBitPos_RNIHQCS_0[0]:A,5711
SpiMasterPorts_5/SpiBitPos_RNIHQCS_0[0]:B,5655
SpiMasterPorts_5/SpiBitPos_RNIHQCS_0[0]:Y,5655
SpiMasterPorts_1/DataToMosi_i[19]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[19]:CLK,3037
SpiMasterPorts_1/DataToMosi_i[19]:D,7336
SpiMasterPorts_1/DataToMosi_i[19]:EN,3349
SpiMasterPorts_1/DataToMosi_i[19]:Q,3037
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[3]:CLK,7543
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[3]:D,7576
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[3]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[3]:Q,7543
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.CO0:A,6637
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.CO0:B,6730
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.CO0:Y,6637
SpiMasterPorts_7/ClkDiv_cry[0]:B,7479
SpiMasterPorts_7/ClkDiv_cry[0]:C,5060
SpiMasterPorts_7/ClkDiv_cry[0]:FCI,5087
SpiMasterPorts_7/ClkDiv_cry[0]:FCO,5060
SpiMasterPorts_7/ClkDiv_cry[0]:S,5139
SpiMasterPorts_7/SpiBitPos[2]:ALn,5390
SpiMasterPorts_7/SpiBitPos[2]:CLK,5617
SpiMasterPorts_7/SpiBitPos[2]:D,3375
SpiMasterPorts_7/SpiBitPos[2]:Q,5617
SpiMasterPorts_6/DataToMosi_i[20]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[20]:CLK,3740
SpiMasterPorts_6/DataToMosi_i[20]:D,7433
SpiMasterPorts_6/DataToMosi_i[20]:EN,4108
SpiMasterPorts_6/DataToMosi_i[20]:Q,3740
SpiMasterPorts_1/DataFromMiso_1[9]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[9]:CLK,6754
SpiMasterPorts_1/DataFromMiso_1[9]:D,
SpiMasterPorts_1/DataFromMiso_1[9]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[9]:Q,6754
SpiMasterPorts_2/DataFromMiso_7_8_0_a2:A,7586
SpiMasterPorts_2/DataFromMiso_7_8_0_a2:B,7502
SpiMasterPorts_2/DataFromMiso_7_8_0_a2:C,7415
SpiMasterPorts_2/DataFromMiso_7_8_0_a2:D,3275
SpiMasterPorts_2/DataFromMiso_7_8_0_a2:Y,3275
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
SpiMasterPorts_4/SpiBitPos_7_1.SUM[2]:A,3239
SpiMasterPorts_4/SpiBitPos_7_1.SUM[2]:B,7515
SpiMasterPorts_4/SpiBitPos_7_1.SUM[2]:C,3213
SpiMasterPorts_4/SpiBitPos_7_1.SUM[2]:Y,3213
SpiMasterPorts_3/DataFromMiso_1[21]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[21]:CLK,6576
SpiMasterPorts_3/DataFromMiso_1[21]:D,
SpiMasterPorts_3/DataFromMiso_1[21]:EN,4140
SpiMasterPorts_3/DataFromMiso_1[21]:Q,6576
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SpiMasterPorts_5/un1_rst_set:ALn,6112
SpiMasterPorts_5/un1_rst_set:CLK,5884
SpiMasterPorts_5/un1_rst_set:EN,4293
SpiMasterPorts_5/un1_rst_set:Q,5884
SpiMasterPorts_0/un7_ambadatalatched:A,6567
SpiMasterPorts_0/un7_ambadatalatched:B,6672
SpiMasterPorts_0/un7_ambadatalatched:Y,6567
SpiMasterPorts_5/DataToMosi_i[10]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[10]:CLK,4644
SpiMasterPorts_5/DataToMosi_i[10]:D,7427
SpiMasterPorts_5/DataToMosi_i[10]:EN,4183
SpiMasterPorts_5/DataToMosi_i[10]:Q,4644
SpiMasterPorts_3/ClkDiv_s[8]:B,7576
SpiMasterPorts_3/ClkDiv_s[8]:C,5207
SpiMasterPorts_3/ClkDiv_s[8]:FCI,5144
SpiMasterPorts_3/ClkDiv_s[8]:S,5144
SpiMasterPorts_3/DataToMosi_i[6]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[6]:CLK,4014
SpiMasterPorts_3/DataToMosi_i[6]:D,7350
SpiMasterPorts_3/DataToMosi_i[6]:EN,4183
SpiMasterPorts_3/DataToMosi_i[6]:Q,4014
SpiMasterPorts_5/DataFromMiso_1_ldmx[5]:A,6516
SpiMasterPorts_5/DataFromMiso_1_ldmx[5]:B,6435
SpiMasterPorts_5/DataFromMiso_1_ldmx[5]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[5]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[5]:Y,6435
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:A,3387
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:B,2506
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:C,2533
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:D,2351
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:Y,2351
SpiMasterPorts_6/DataFromMiso_7_1_a2:A,7495
SpiMasterPorts_6/DataFromMiso_7_1_a2:B,7392
SpiMasterPorts_6/DataFromMiso_7_1_a2:C,6550
SpiMasterPorts_6/DataFromMiso_7_1_a2:D,4055
SpiMasterPorts_6/DataFromMiso_7_1_a2:Y,4055
SpiMasterPorts_3/DataToMosi_i[17]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[17]:CLK,2388
SpiMasterPorts_3/DataToMosi_i[17]:D,7392
SpiMasterPorts_3/DataToMosi_i[17]:EN,4183
SpiMasterPorts_3/DataToMosi_i[17]:Q,2388
SpiMasterPorts_2/DataToMosi_i[7]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[7]:CLK,4016
SpiMasterPorts_2/DataToMosi_i[7]:D,7346
SpiMasterPorts_2/DataToMosi_i[7]:EN,3349
SpiMasterPorts_2/DataToMosi_i[7]:Q,4016
SpiMasterPorts_6/DataFromMiso_1[1]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[1]:CLK,5668
SpiMasterPorts_6/DataFromMiso_1[1]:D,
SpiMasterPorts_6/DataFromMiso_1[1]:EN,4035
SpiMasterPorts_6/DataFromMiso_1[1]:Q,5668
SpiMasterPorts_5/DataFromMiso_7_1:A,4293
SpiMasterPorts_5/DataFromMiso_7_1:B,5509
SpiMasterPorts_5/DataFromMiso_7_1:Y,4293
MisoMon1_ibuf/U0/U_IOPAD:PAD,
MisoMon1_ibuf/U0/U_IOPAD:Y,
SpiMasterPorts_6/SpiBitPos_7_1.SUM[0]:A,4541
SpiMasterPorts_6/SpiBitPos_7_1.SUM[0]:B,7660
SpiMasterPorts_6/SpiBitPos_7_1.SUM[0]:Y,4541
SpiMasterPorts_3/DataToMosi_i[23]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[23]:CLK,3952
SpiMasterPorts_3/DataToMosi_i[23]:D,7609
SpiMasterPorts_3/DataToMosi_i[23]:EN,4183
SpiMasterPorts_3/DataToMosi_i[23]:Q,3952
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,8408
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,8408
SpiMasterPorts_5/SpiBitPos_1_sqmuxa:A,3237
SpiMasterPorts_5/SpiBitPos_1_sqmuxa:B,4423
SpiMasterPorts_5/SpiBitPos_1_sqmuxa:Y,3237
SpiMasterPorts_7/ClkDiv[3]:ALn,5390
SpiMasterPorts_7/ClkDiv[3]:CLK,3520
SpiMasterPorts_7/ClkDiv[3]:D,5123
SpiMasterPorts_7/ClkDiv[3]:EN,8504
SpiMasterPorts_7/ClkDiv[3]:Q,3520
SpiMasterPorts_7/DataFromMiso_1_ldmx[3]:A,6537
SpiMasterPorts_7/DataFromMiso_1_ldmx[3]:B,5581
SpiMasterPorts_7/DataFromMiso_1_ldmx[3]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[3]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[3]:Y,5581
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[1]:CLK,5484
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[1]:D,8654
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[1]:EN,5302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTlOl[1]:Q,5484
SpiMasterPorts_7/DataFromMiso_1_ldmx[13]:A,6562
SpiMasterPorts_7/DataFromMiso_1_ldmx[13]:B,5601
SpiMasterPorts_7/DataFromMiso_1_ldmx[13]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[13]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[13]:Y,5601
SpiMasterPorts_1/DacNum_i_0_sqmuxa:A,2471
SpiMasterPorts_1/DacNum_i_0_sqmuxa:B,6148
SpiMasterPorts_1/DacNum_i_0_sqmuxa:Y,2471
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5:A,6444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5:B,6442
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5:C,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5:D,5331
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOlI.CUARTO1OI5:Y,3444
SpiMasterPorts_5/nCs[0]:ALn,5390
SpiMasterPorts_5/nCs[0]:CLK,
SpiMasterPorts_5/nCs[0]:EN,6612
SpiMasterPorts_5/nCs[0]:Q,
SpiMasterPorts_5/DataFromMiso_1[3]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[3]:CLK,6697
SpiMasterPorts_5/DataFromMiso_1[3]:D,
SpiMasterPorts_5/DataFromMiso_1[3]:EN,4083
SpiMasterPorts_5/DataFromMiso_1[3]:Q,6697
SpiMasterPorts_0/Pready_1_sqmuxa:A,6718
SpiMasterPorts_0/Pready_1_sqmuxa:B,6519
SpiMasterPorts_0/Pready_1_sqmuxa:C,4248
SpiMasterPorts_0/Pready_1_sqmuxa:D,3459
SpiMasterPorts_0/Pready_1_sqmuxa:Y,3459
SpiMasterPorts_0/DataFromMiso_1[2]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[2]:CLK,6720
SpiMasterPorts_0/DataFromMiso_1[2]:D,6427
SpiMasterPorts_0/DataFromMiso_1[2]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[2]:Q,6720
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[2]:CLK,5612
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[2]:D,4378
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[2]:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl[2]:Q,5612
SpiMasterPorts_5/DataToMosi_i[12]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[12]:CLK,3843
SpiMasterPorts_5/DataToMosi_i[12]:D,7438
SpiMasterPorts_5/DataToMosi_i[12]:EN,4183
SpiMasterPorts_5/DataToMosi_i[12]:Q,3843
SpiMasterPorts_2/DataToMosi_i[14]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[14]:CLK,4837
SpiMasterPorts_2/DataToMosi_i[14]:D,7497
SpiMasterPorts_2/DataToMosi_i[14]:EN,3349
SpiMasterPorts_2/DataToMosi_i[14]:Q,4837
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I8_1:A,5640
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I8_1:B,5597
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I8_1:C,5514
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I8_1:D,5424
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I8_1:Y,5424
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
SpiMasterPorts_6/DataFromMiso_7_17_0_a2_0:A,6547
SpiMasterPorts_6/DataFromMiso_7_17_0_a2_0:B,6468
SpiMasterPorts_6/DataFromMiso_7_17_0_a2_0:Y,6468
SpiMasterPorts_2/DataFromMiso_1[5]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[5]:CLK,6552
SpiMasterPorts_2/DataFromMiso_1[5]:D,
SpiMasterPorts_2/DataFromMiso_1[5]:EN,3275
SpiMasterPorts_2/DataFromMiso_1[5]:Q,6552
SpiMasterPorts_2/ClkDiv[2]:ALn,5390
SpiMasterPorts_2/ClkDiv[2]:CLK,3444
SpiMasterPorts_2/ClkDiv[2]:D,5220
SpiMasterPorts_2/ClkDiv[2]:EN,8471
SpiMasterPorts_2/ClkDiv[2]:Q,3444
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,2427
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,2427
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
SpiMasterPorts_6/ClkDiv_cry[4]:B,7543
SpiMasterPorts_6/ClkDiv_cry[4]:C,5201
SpiMasterPorts_6/ClkDiv_cry[4]:FCI,5138
SpiMasterPorts_6/ClkDiv_cry[4]:FCO,5138
SpiMasterPorts_6/ClkDiv_cry[4]:S,5201
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[2]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[2]:D,7454
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[2]:EN,4210
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[2]:Q,8660
SpiMasterPorts_2/DacNum_i[1]:CLK,7593
SpiMasterPorts_2/DacNum_i[1]:D,7297
SpiMasterPorts_2/DacNum_i[1]:EN,2471
SpiMasterPorts_2/DacNum_i[1]:Q,7593
SpiMasterPorts_0/ClkDiv_cry[4]:B,7543
SpiMasterPorts_0/ClkDiv_cry[4]:C,5084
SpiMasterPorts_0/ClkDiv_cry[4]:FCI,5021
SpiMasterPorts_0/ClkDiv_cry[4]:FCO,5021
SpiMasterPorts_0/ClkDiv_cry[4]:S,5084
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_0:A,6889
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_0:B,6811
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_0:Y,6811
SpiMasterPorts_2/DataFromMiso_7_3_2_a2:A,3510
SpiMasterPorts_2/DataFromMiso_7_3_2_a2:B,6532
SpiMasterPorts_2/DataFromMiso_7_3_2_a2:Y,3510
SpiMasterPorts_1/un1_rst_3_rs_RNIJAA01:A,5982
SpiMasterPorts_1/un1_rst_3_rs_RNIJAA01:B,5897
SpiMasterPorts_1/un1_rst_3_rs_RNIJAA01:C,
SpiMasterPorts_1/un1_rst_3_rs_RNIJAA01:Y,5897
SpiMasterPorts_7/ClkDiv[8]:ALn,5390
SpiMasterPorts_7/ClkDiv[8]:CLK,3588
SpiMasterPorts_7/ClkDiv[8]:D,5060
SpiMasterPorts_7/ClkDiv[8]:EN,8504
SpiMasterPorts_7/ClkDiv[8]:Q,3588
SpiMasterPorts_5/Mosi_i_4_2_i_m2_2_0:A,3081
SpiMasterPorts_5/Mosi_i_4_2_i_m2_2_0:B,3003
SpiMasterPorts_5/Mosi_i_4_2_i_m2_2_0:C,2859
SpiMasterPorts_5/Mosi_i_4_2_i_m2_2_0:D,2672
SpiMasterPorts_5/Mosi_i_4_2_i_m2_2_0:Y,2672
SpiMasterPorts_7/SpiBitPos_RNIDS7I1[3]:A,6705
SpiMasterPorts_7/SpiBitPos_RNIDS7I1[3]:B,6629
SpiMasterPorts_7/SpiBitPos_RNIDS7I1[3]:C,5581
SpiMasterPorts_7/SpiBitPos_RNIDS7I1[3]:Y,5581
SpiMasterPorts_6/SpiBitPos_7_1.ANB0_m2_e_2:A,5686
SpiMasterPorts_6/SpiBitPos_7_1.ANB0_m2_e_2:B,4584
SpiMasterPorts_6/SpiBitPos_7_1.ANB0_m2_e_2:C,5582
SpiMasterPorts_6/SpiBitPos_7_1.ANB0_m2_e_2:Y,4584
SpiMasterPorts_5/DataFromMiso_1_ldmx[17]:A,6486
SpiMasterPorts_5/DataFromMiso_1_ldmx[17]:B,6467
SpiMasterPorts_5/DataFromMiso_1_ldmx[17]:C,
SpiMasterPorts_5/DataFromMiso_1_ldmx[17]:D,7540
SpiMasterPorts_5/DataFromMiso_1_ldmx[17]:Y,6467
SpiMasterPorts_4/DataFromMiso_1[5]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[5]:CLK,6748
SpiMasterPorts_4/DataFromMiso_1[5]:D,6454
SpiMasterPorts_4/DataFromMiso_1[5]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[5]:Q,6748
SpiMasterPorts_1/ClkDiv_cry[7]:B,7576
SpiMasterPorts_1/ClkDiv_cry[7]:C,5214
SpiMasterPorts_1/ClkDiv_cry[7]:FCI,5151
SpiMasterPorts_1/ClkDiv_cry[7]:FCO,5151
SpiMasterPorts_1/ClkDiv_cry[7]:S,5167
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[2]:A,6725
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[2]:B,6647
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[2]:C,3322
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[2]:D,2385
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[2]:Y,2385
SpiMasterPorts_6/DataToMosi_i[19]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[19]:CLK,3081
SpiMasterPorts_6/DataToMosi_i[19]:D,7336
SpiMasterPorts_6/DataToMosi_i[19]:EN,4108
SpiMasterPorts_6/DataToMosi_i[19]:Q,3081
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_1:A,3146
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_1:B,3003
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_1:C,3149
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_1:D,2886
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_1:FCI,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_1:FCO,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_1:Y,2886
SpiMasterPorts_3/DataFromMiso_7_9_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_9_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_9_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_9_0_a2:D,6530
SpiMasterPorts_3/DataFromMiso_7_9_0_a2:Y,4093
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
SpiMasterPorts_5/DataFromMiso_1_en_2[11]:A,6682
SpiMasterPorts_5/DataFromMiso_1_en_2[11]:B,6630
SpiMasterPorts_5/DataFromMiso_1_en_2[11]:C,5688
SpiMasterPorts_5/DataFromMiso_1_en_2[11]:Y,5688
SpiMasterPorts_6/DataFromMiso_1[10]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[10]:CLK,6636
SpiMasterPorts_6/DataFromMiso_1[10]:D,
SpiMasterPorts_6/DataFromMiso_1[10]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[10]:Q,6636
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[2]:A,3506
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[2]:B,2519
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[2]:C,6720
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[2]:Y,2519
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o2_0[2]:A,3302
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o2_0[2]:B,5522
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o2_0[2]:C,5555
SpiMasterPorts_7/SpiBitPos_7_1.SUM_i_o2_0[2]:Y,3302
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
CLK0_ibuf/U0/U_IOPAD:PAD,
CLK0_ibuf/U0/U_IOPAD:Y,
SpiMasterPorts_3/ClkDiv[7]:ALn,5390
SpiMasterPorts_3/ClkDiv[7]:CLK,3788
SpiMasterPorts_3/ClkDiv[7]:D,5160
SpiMasterPorts_3/ClkDiv[7]:EN,8485
SpiMasterPorts_3/ClkDiv[7]:Q,3788
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
SpiMasterPorts_6/SpiBitPos[4]:ALn,5390
SpiMasterPorts_6/SpiBitPos[4]:CLK,2724
SpiMasterPorts_6/SpiBitPos[4]:EN,5276
SpiMasterPorts_6/SpiBitPos[4]:Q,2724
SpiMasterPorts_5/DataToMosi_i[14]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[14]:CLK,4752
SpiMasterPorts_5/DataToMosi_i[14]:D,7497
SpiMasterPorts_5/DataToMosi_i[14]:EN,4183
SpiMasterPorts_5/DataToMosi_i[14]:Q,4752
SpiMasterPorts_6/nCs[0]:ALn,5390
SpiMasterPorts_6/nCs[0]:CLK,
SpiMasterPorts_6/nCs[0]:EN,6665
SpiMasterPorts_6/nCs[0]:Q,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_2:A,2886
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_2:B,3852
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_2:C,4058
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_2:D,3818
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_2:FCI,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_2:FCO,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_2:Y,2886
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_a3[0]:A,6761
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_a3[0]:B,7673
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_a3[0]:Y,6761
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SpiMasterPorts_7/un6_ncslatchedlto3:A,3520
SpiMasterPorts_7/un6_ncslatchedlto3:B,3471
SpiMasterPorts_7/un6_ncslatchedlto3:C,3396
SpiMasterPorts_7/un6_ncslatchedlto3:D,3302
SpiMasterPorts_7/un6_ncslatchedlto3:Y,3302
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[0]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[0]:D,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[0]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[0]:Q,8660
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_0[4]:A,6455
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_0[4]:B,6463
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0_0[4]:Y,6455
SpiMasterPorts_1/SpiBitPos_7_1.SUM_0[3]:A,3545
SpiMasterPorts_1/SpiBitPos_7_1.SUM_0[3]:B,6628
SpiMasterPorts_1/SpiBitPos_7_1.SUM_0[3]:Y,3545
SpiMasterPorts_5/DataFromMiso_7_5_0_a2:A,7549
SpiMasterPorts_5/DataFromMiso_7_5_0_a2:B,7502
SpiMasterPorts_5/DataFromMiso_7_5_0_a2:C,4162
SpiMasterPorts_5/DataFromMiso_7_5_0_a2:D,6516
SpiMasterPorts_5/DataFromMiso_7_5_0_a2:Y,4162
SpiMasterPorts_1/SpiBitPos_7_1.SUM[0]:A,4561
SpiMasterPorts_1/SpiBitPos_7_1.SUM[0]:B,7653
SpiMasterPorts_1/SpiBitPos_7_1.SUM[0]:Y,4561
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[6]:A,4231
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[6]:B,4191
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[6]:C,3124
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[6]:Y,3124
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
MisoMon0_ibuf/U0/U_IOPAD:PAD,
MisoMon0_ibuf/U0/U_IOPAD:Y,
IO_TXBuf_0/IO_TXBuf_0/U0_0/U0/U_IOENFF:A,
IO_TXBuf_0/IO_TXBuf_0/U0_0/U0/U_IOENFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_7:A,5393
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_7:B,5344
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_7:C,5269
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_7:D,5175
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_7:Y,5175
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[6]:A,6687
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[6]:B,6609
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[6]:C,3284
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[6]:D,2347
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[6]:Y,2347
SpiMasterPorts_6/Sck_i_0_0_o2_0:A,4625
SpiMasterPorts_6/Sck_i_0_0_o2_0:B,6748
SpiMasterPorts_6/Sck_i_0_0_o2_0:C,6740
SpiMasterPorts_6/Sck_i_0_0_o2_0:Y,4625
SpiMasterPorts_0/Mosi_i_4_23_2_0_1:A,4695
SpiMasterPorts_0/Mosi_i_4_23_2_0_1:B,3518
SpiMasterPorts_0/Mosi_i_4_23_2_0_1:C,4708
SpiMasterPorts_0/Mosi_i_4_23_2_0_1:D,4600
SpiMasterPorts_0/Mosi_i_4_23_2_0_1:Y,3518
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[2]:CLK,6726
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[2]:D,4405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[2]:EN,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[2]:Q,6726
SpiMasterPorts_7/ClkDiv_s[8]:B,7576
SpiMasterPorts_7/ClkDiv_s[8]:C,5123
SpiMasterPorts_7/ClkDiv_s[8]:FCI,5060
SpiMasterPorts_7/ClkDiv_s[8]:S,5060
SpiMasterPorts_0/un1_rst_set:ALn,6112
SpiMasterPorts_0/un1_rst_set:CLK,5933
SpiMasterPorts_0/un1_rst_set:EN,4140
SpiMasterPorts_0/un1_rst_set:Q,5933
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:A,2595
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:B,2505
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:C,5757
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:D,5648
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:Y,2505
SpiMasterPorts_3/DataToMosi_i[7]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[7]:CLK,3887
SpiMasterPorts_3/DataToMosi_i[7]:D,7346
SpiMasterPorts_3/DataToMosi_i[7]:EN,4183
SpiMasterPorts_3/DataToMosi_i[7]:Q,3887
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i:A,5513
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i:B,5428
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i:C,5356
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i:D,4145
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i:Y,4145
SpiMasterPorts_1/DataFromMiso_1[2]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[2]:CLK,6804
SpiMasterPorts_1/DataFromMiso_1[2]:D,
SpiMasterPorts_1/DataFromMiso_1[2]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[2]:Q,6804
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,2350
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,2448
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,2350
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,2448
SpiMasterPorts_4/ClkDiv[1]:ALn,5390
SpiMasterPorts_4/ClkDiv[1]:CLK,3106
SpiMasterPorts_4/ClkDiv[1]:D,5110
SpiMasterPorts_4/ClkDiv[1]:EN,8387
SpiMasterPorts_4/ClkDiv[1]:Q,3106
SpiMasterPorts_2/DataFromMiso_1[6]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[6]:CLK,6609
SpiMasterPorts_2/DataFromMiso_1[6]:D,
SpiMasterPorts_2/DataFromMiso_1[6]:EN,3275
SpiMasterPorts_2/DataFromMiso_1[6]:Q,6609
SpiMasterPorts_1/ClkDiv[1]:ALn,5390
SpiMasterPorts_1/ClkDiv[1]:CLK,3351
SpiMasterPorts_1/ClkDiv[1]:D,5214
SpiMasterPorts_1/ClkDiv[1]:EN,8478
SpiMasterPorts_1/ClkDiv[1]:Q,3351
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_0/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_0/U0/U_IOINFF:Y,
test_obuf[8]/U0/U_IOENFF:A,
test_obuf[8]/U0/U_IOENFF:Y,
SpiMasterPorts_0/SpiBitPos_7_1.ANB0:A,5418
SpiMasterPorts_0/SpiBitPos_7_1.ANB0:B,5415
SpiMasterPorts_0/SpiBitPos_7_1.ANB0:C,2991
SpiMasterPorts_0/SpiBitPos_7_1.ANB0:D,4267
SpiMasterPorts_0/SpiBitPos_7_1.ANB0:Y,2991
SpiMasterPorts_2/DataFromMiso_1[11]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[11]:CLK,6788
SpiMasterPorts_2/DataFromMiso_1[11]:D,
SpiMasterPorts_2/DataFromMiso_1[11]:EN,3354
SpiMasterPorts_2/DataFromMiso_1[11]:Q,6788
SpiMasterPorts_1/Mosi_i_4_23_2_0:A,2754
SpiMasterPorts_1/Mosi_i_4_23_2_0:B,5721
SpiMasterPorts_1/Mosi_i_4_23_2_0:C,3440
SpiMasterPorts_1/Mosi_i_4_23_2_0:Y,2754
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
SpiMasterPorts_5/SpiBitPos[3]:ALn,5390
SpiMasterPorts_5/SpiBitPos[3]:CLK,4602
SpiMasterPorts_5/SpiBitPos[3]:D,3156
SpiMasterPorts_5/SpiBitPos[3]:Q,4602
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_4/U0/U_IOINFF:A,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_4/U0/U_IOINFF:Y,
SpiMasterPorts_1/DataToMosi_i[12]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[12]:CLK,3799
SpiMasterPorts_1/DataToMosi_i[12]:D,7438
SpiMasterPorts_1/DataToMosi_i[12]:EN,3349
SpiMasterPorts_1/DataToMosi_i[12]:Q,3799
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[3]:CLK,5705
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[3]:D,6590
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[3]:EN,7455
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTll0l[3]:Q,5705
SpiMasterPorts_5/DataFromMiso_7_6_0_a2:A,7549
SpiMasterPorts_5/DataFromMiso_7_6_0_a2:B,7502
SpiMasterPorts_5/DataFromMiso_7_6_0_a2:C,4162
SpiMasterPorts_5/DataFromMiso_7_6_0_a2:D,6480
SpiMasterPorts_5/DataFromMiso_7_6_0_a2:Y,4162
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[3]:A,6711
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[3]:B,7660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[3]:C,5494
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[3]:D,5432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[3]:Y,5432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3[1]:A,6774
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3[1]:B,6703
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3[1]:C,4485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3[1]:D,5705
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a3[1]:Y,4485
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_3:A,2842
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_3:B,2754
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_3:C,4702
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_3:FCI,
SpiMasterPorts_0/Mosi_i_4_18_i_m2_2_wmux_3:Y,2754
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI2UNFM[10]:B,7575
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI2UNFM[10]:C,5063
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI2UNFM[10]:D,7267
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI2UNFM[10]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI2UNFM[10]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI2UNFM[10]:S,4948
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
SpiMasterPorts_0/Mosi_i_4_8_1_0:A,3952
SpiMasterPorts_0/Mosi_i_4_8_1_0:B,3887
SpiMasterPorts_0/Mosi_i_4_8_1_0:C,3637
SpiMasterPorts_0/Mosi_i_4_8_1_0:D,3582
SpiMasterPorts_0/Mosi_i_4_8_1_0:Y,3582
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
SpiMasterPorts_4/SpiBitPos[4]:ALn,5390
SpiMasterPorts_4/SpiBitPos[4]:CLK,2664
SpiMasterPorts_4/SpiBitPos[4]:EN,5268
SpiMasterPorts_4/SpiBitPos[4]:Q,2664
SpiMasterPorts_1/XferComplete_i_4_iv_i:A,7748
SpiMasterPorts_1/XferComplete_i_4_iv_i:B,5415
SpiMasterPorts_1/XferComplete_i_4_iv_i:C,5574
SpiMasterPorts_1/XferComplete_i_4_iv_i:Y,5415
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
SpiMasterPorts_4/DataFromMiso_1_en_1_0[4]:A,6759
SpiMasterPorts_4/DataFromMiso_1_en_1_0[4]:B,6614
SpiMasterPorts_4/DataFromMiso_1_en_1_0[4]:C,6563
SpiMasterPorts_4/DataFromMiso_1_en_1_0[4]:D,6555
SpiMasterPorts_4/DataFromMiso_1_en_1_0[4]:Y,6555
nCsA_obuf/U0/U_IOENFF:A,
nCsA_obuf/U0/U_IOENFF:Y,
SpiMasterPorts_5/un1_rst_3_rs:ALn,
SpiMasterPorts_5/un1_rst_3_rs:CLK,
SpiMasterPorts_5/un1_rst_3_rs:Q,
SpiMasterPorts_2/SpiBitPos[2]:ALn,5390
SpiMasterPorts_2/SpiBitPos[2]:CLK,2647
SpiMasterPorts_2/SpiBitPos[2]:D,4149
SpiMasterPorts_2/SpiBitPos[2]:Q,2647
SpiMasterPorts_4/DataFromMiso_1[6]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[6]:CLK,6883
SpiMasterPorts_4/DataFromMiso_1[6]:D,6454
SpiMasterPorts_4/DataFromMiso_1[6]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[6]:Q,6883
SpiMasterPorts_2/DataToMosi_i[13]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[13]:CLK,4600
SpiMasterPorts_2/DataToMosi_i[13]:D,7311
SpiMasterPorts_2/DataToMosi_i[13]:EN,3349
SpiMasterPorts_2/DataToMosi_i[13]:Q,4600
SpiMasterPorts_1/Mosi_i_4_23_1_0_wmux:A,4694
SpiMasterPorts_1/Mosi_i_4_23_1_0_wmux:B,4773
SpiMasterPorts_1/Mosi_i_4_23_1_0_wmux:C,2537
SpiMasterPorts_1/Mosi_i_4_23_1_0_wmux:D,2388
SpiMasterPorts_1/Mosi_i_4_23_1_0_wmux:FCO,
SpiMasterPorts_1/Mosi_i_4_23_1_0_wmux:Y,2388
SpiMasterPorts_3/un1_rst_1:A,7641
SpiMasterPorts_3/un1_rst_1:B,6112
SpiMasterPorts_3/un1_rst_1:Y,6112
SpiMasterPorts_0/DataFromMiso_7_1:A,4140
SpiMasterPorts_0/DataFromMiso_7_1:B,5448
SpiMasterPorts_0/DataFromMiso_7_1:Y,4140
SpiMasterPorts_2/DataFromMiso_1[4]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[4]:CLK,6769
SpiMasterPorts_2/DataFromMiso_1[4]:D,
SpiMasterPorts_2/DataFromMiso_1[4]:EN,3275
SpiMasterPorts_2/DataFromMiso_1[4]:Q,6769
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:A,3475
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:B,2489
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:C,2522
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:D,2350
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:Y,2350
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[17]:A,3205
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[17]:B,2382
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[17]:C,3327
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[17]:D,3181
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[17]:Y,2382
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[6]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[6]:D,7350
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[6]:EN,4210
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[6]:Q,8660
SpiMasterPorts_4/DataToMosi_i[8]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[8]:CLK,3921
SpiMasterPorts_4/DataToMosi_i[8]:D,7360
SpiMasterPorts_4/DataToMosi_i[8]:EN,4272
SpiMasterPorts_4/DataToMosi_i[8]:Q,3921
SpiMasterPorts_3/ClkDiv[4]:ALn,5390
SpiMasterPorts_3/ClkDiv[4]:CLK,3713
SpiMasterPorts_3/ClkDiv[4]:D,5207
SpiMasterPorts_3/ClkDiv[4]:EN,8485
SpiMasterPorts_3/ClkDiv[4]:Q,3713
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI115:A,5462
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI115:B,5369
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI115:C,5324
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI115:D,5238
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI115:Y,5238
SpiMasterPorts_4/DataFromMiso_1_en_1[8]:A,6637
SpiMasterPorts_4/DataFromMiso_1_en_1[8]:B,6623
SpiMasterPorts_4/DataFromMiso_1_en_1[8]:C,5622
SpiMasterPorts_4/DataFromMiso_1_en_1[8]:Y,5622
SpiMasterPorts_4/Sck_i_0_0:A,5525
SpiMasterPorts_4/Sck_i_0_0:B,3188
SpiMasterPorts_4/Sck_i_0_0:C,7579
SpiMasterPorts_4/Sck_i_0_0:D,4337
SpiMasterPorts_4/Sck_i_0_0:Y,3188
SpiMasterPorts_1/DataToMosi_i[8]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[8]:CLK,3877
SpiMasterPorts_1/DataToMosi_i[8]:D,7360
SpiMasterPorts_1/DataToMosi_i[8]:EN,3349
SpiMasterPorts_1/DataToMosi_i[8]:Q,3877
SpiMasterPorts_6/DataFromMiso_7_20_0_a2:A,7503
SpiMasterPorts_6/DataFromMiso_7_20_0_a2:B,7392
SpiMasterPorts_6/DataFromMiso_7_20_0_a2:C,6550
SpiMasterPorts_6/DataFromMiso_7_20_0_a2:D,4035
SpiMasterPorts_6/DataFromMiso_7_20_0_a2:Y,4035
SpiMasterPorts_4/SpiBitPos_7_1.ANB0_m2_e_1:A,5661
SpiMasterPorts_4/SpiBitPos_7_1.ANB0_m2_e_1:B,5623
SpiMasterPorts_4/SpiBitPos_7_1.ANB0_m2_e_1:C,5503
SpiMasterPorts_4/SpiBitPos_7_1.ANB0_m2_e_1:D,5353
SpiMasterPorts_4/SpiBitPos_7_1.ANB0_m2_e_1:Y,5353
SpiMasterPorts_6/un1_rst_3:A,7681
SpiMasterPorts_6/un1_rst_3:B,6135
SpiMasterPorts_6/un1_rst_3:Y,6135
SpiMasterPorts_2/ClkDiv[3]:ALn,5390
SpiMasterPorts_2/ClkDiv[3]:CLK,3493
SpiMasterPorts_2/ClkDiv[3]:D,5220
SpiMasterPorts_2/ClkDiv[3]:EN,8471
SpiMasterPorts_2/ClkDiv[3]:Q,3493
SpiMasterPorts_6/ClkDiv_cry[1]:B,7495
SpiMasterPorts_6/ClkDiv_cry[1]:C,5154
SpiMasterPorts_6/ClkDiv_cry[1]:FCI,5138
SpiMasterPorts_6/ClkDiv_cry[1]:FCO,5138
SpiMasterPorts_6/ClkDiv_cry[1]:S,5201
SpiMasterPorts_2/DataFromMiso_1[16]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[16]:CLK,6726
SpiMasterPorts_2/DataFromMiso_1[16]:D,
SpiMasterPorts_2/DataFromMiso_1[16]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[16]:Q,6726
SpiMasterPorts_2/DataToMosi_i[22]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[22]:CLK,3896
SpiMasterPorts_2/DataToMosi_i[22]:D,7374
SpiMasterPorts_2/DataToMosi_i[22]:EN,3349
SpiMasterPorts_2/DataToMosi_i[22]:Q,3896
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[8]:CLK,5146
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[8]:D,4978
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[8]:Q,5146
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[2]:A,4405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[2]:B,5578
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[2]:C,5497
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[2]:Y,4405
SpiMasterPorts_0/ClkDiv_cry[1]:B,7495
SpiMasterPorts_0/ClkDiv_cry[1]:C,5037
SpiMasterPorts_0/ClkDiv_cry[1]:FCI,5021
SpiMasterPorts_0/ClkDiv_cry[1]:FCO,5021
SpiMasterPorts_0/ClkDiv_cry[1]:S,5084
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
SpiMasterPorts_4/DataFromMiso_1[4]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[4]:CLK,6886
SpiMasterPorts_4/DataFromMiso_1[4]:D,6454
SpiMasterPorts_4/DataFromMiso_1[4]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[4]:Q,6886
SpiMasterPorts_3/DataFromMiso_7_7_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_7_0_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_7_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_7_0_a2:D,6530
SpiMasterPorts_3/DataFromMiso_7_7_0_a2:Y,4093
SpiMasterPorts_3/DataFromMiso_1[16]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[16]:CLK,6569
SpiMasterPorts_3/DataFromMiso_1[16]:D,
SpiMasterPorts_3/DataFromMiso_1[16]:EN,4140
SpiMasterPorts_3/DataFromMiso_1[16]:Q,6569
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,5504
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,5504
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il5:A,5668
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il5:B,6683
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il5:Y,5668
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[1]:CLK,7431
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[1]:D,7523
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[1]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl0OI[1]:Q,7431
SpiMasterPorts_5/SpiBitPos_7_1.SUM[3]:A,7689
SpiMasterPorts_5/SpiBitPos_7_1.SUM[3]:B,7535
SpiMasterPorts_5/SpiBitPos_7_1.SUM[3]:C,3156
SpiMasterPorts_5/SpiBitPos_7_1.SUM[3]:D,3237
SpiMasterPorts_5/SpiBitPos_7_1.SUM[3]:Y,3156
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[4]:CLK,6691
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[4]:D,4334
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[4]:EN,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[4]:Q,6691
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[1]:CLK,5546
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[1]:D,8647
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[1]:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI1Il[1]:Q,5546
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SpiMasterPorts_6/DataToMosi_i[23]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[23]:CLK,3996
SpiMasterPorts_6/DataToMosi_i[23]:D,7609
SpiMasterPorts_6/DataToMosi_i[23]:EN,4108
SpiMasterPorts_6/DataToMosi_i[23]:Q,3996
SpiMasterPorts_1/DataFromMiso_1[20]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[20]:CLK,6757
SpiMasterPorts_1/DataFromMiso_1[20]:D,
SpiMasterPorts_1/DataFromMiso_1[20]:EN,3356
SpiMasterPorts_1/DataFromMiso_1[20]:Q,6757
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:A,3487
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:B,2505
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:C,6701
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:Y,2505
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11_1_sqmuxa_i:A,5525
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11_1_sqmuxa_i:B,5399
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11_1_sqmuxa_i:C,5354
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11_1_sqmuxa_i:D,3103
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI11_1_sqmuxa_i:Y,3103
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA29_1_i_o2:A,2277
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA29_1_i_o2:B,3132
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA29_1_i_o2:Y,2277
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m16:A,6708
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m16:B,6676
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m16:C,5603
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m16:D,5583
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m16:Y,5583
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:A,3491
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:B,2505
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:C,2538
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:D,2366
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:Y,2366
SpiMasterPorts_2/ClkDiv[8]:ALn,5390
SpiMasterPorts_2/ClkDiv[8]:CLK,3561
SpiMasterPorts_2/ClkDiv[8]:D,5157
SpiMasterPorts_2/ClkDiv[8]:EN,8471
SpiMasterPorts_2/ClkDiv[8]:Q,3561
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.CO1:A,6569
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.CO1:B,5509
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.CO1:C,6597
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.CO1:D,6511
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.CO1:Y,5509
SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2:A,5548
SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2:B,5491
SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2:C,5300
SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2:D,2966
SpiMasterPorts_0/DataFromMiso_1_sqmuxa_0_a2:Y,2966
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
SpiMasterPorts_3/DataFromMiso_1[13]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[13]:CLK,6658
SpiMasterPorts_3/DataFromMiso_1[13]:D,
SpiMasterPorts_3/DataFromMiso_1[13]:EN,4093
SpiMasterPorts_3/DataFromMiso_1[13]:Q,6658
SpiMasterPorts_0/DataFromMiso_1_ldmx[0]:A,6555
SpiMasterPorts_0/DataFromMiso_1_ldmx[0]:B,6427
SpiMasterPorts_0/DataFromMiso_1_ldmx[0]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[0]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[0]:Y,6427
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
SpiMasterPorts_7/DataFromMiso_1[8]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[8]:CLK,6633
SpiMasterPorts_7/DataFromMiso_1[8]:D,
SpiMasterPorts_7/DataFromMiso_1[8]:EN,3302
SpiMasterPorts_7/DataFromMiso_1[8]:Q,6633
SpiMasterPorts_2/DataFromMiso_7_0_0_a2:A,7534
SpiMasterPorts_2/DataFromMiso_7_0_0_a2:B,7456
SpiMasterPorts_2/DataFromMiso_7_0_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_0_0_a2:Y,3380
SpiMasterPorts_1/SpiBitPos_1_sqmuxa:A,3545
SpiMasterPorts_1/SpiBitPos_1_sqmuxa:B,3647
SpiMasterPorts_1/SpiBitPos_1_sqmuxa:C,5659
SpiMasterPorts_1/SpiBitPos_1_sqmuxa:D,4590
SpiMasterPorts_1/SpiBitPos_1_sqmuxa:Y,3545
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_6/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_6/U0/U_IOPAD:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
SpiMasterPorts_2/Mosi_i_4_8_1_0:A,4081
SpiMasterPorts_2/Mosi_i_4_8_1_0:B,4016
SpiMasterPorts_2/Mosi_i_4_8_1_0:C,3753
SpiMasterPorts_2/Mosi_i_4_8_1_0:D,3751
SpiMasterPorts_2/Mosi_i_4_8_1_0:Y,3751
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[15]:A,6702
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[15]:B,6624
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[15]:C,3388
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[15]:D,3196
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[15]:Y,3196
SpiMasterPorts_0/DataFromMiso_1_ldmx[22]:A,6478
SpiMasterPorts_0/DataFromMiso_1_ldmx[22]:B,6500
SpiMasterPorts_0/DataFromMiso_1_ldmx[22]:C,
SpiMasterPorts_0/DataFromMiso_1_ldmx[22]:D,7540
SpiMasterPorts_0/DataFromMiso_1_ldmx[22]:Y,6478
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
SpiMasterPorts_3/XferComplete_i:ALn,5390
SpiMasterPorts_3/XferComplete_i:CLK,5669
SpiMasterPorts_3/XferComplete_i:D,5408
SpiMasterPorts_3/XferComplete_i:EN,8485
SpiMasterPorts_3/XferComplete_i:Q,5669
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
SpiMasterPorts_6/nCsLatched:ALn,5390
SpiMasterPorts_6/nCsLatched:CLK,4563
SpiMasterPorts_6/nCsLatched:EN,7631
SpiMasterPorts_6/nCsLatched:Q,4563
SpiMasterPorts_1/DataToMosi_i[17]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[17]:CLK,2388
SpiMasterPorts_1/DataToMosi_i[17]:D,7392
SpiMasterPorts_1/DataToMosi_i[17]:EN,3349
SpiMasterPorts_1/DataToMosi_i[17]:Q,2388
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a3[5]:A,3260
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a3[5]:B,3181
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a3[5]:Y,3181
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI11_12_iv:A,5550
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI11_12_iv:B,3352
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI11_12_iv:C,5686
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI11_12_iv:D,5340
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI11_12_iv:Y,3352
SpiMasterPorts_3/DataFromMiso_1[18]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[18]:CLK,6521
SpiMasterPorts_3/DataFromMiso_1[18]:D,
SpiMasterPorts_3/DataFromMiso_1[18]:EN,4140
SpiMasterPorts_3/DataFromMiso_1[18]:Q,6521
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0[4]:A,6542
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0[4]:B,7610
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0[4]:C,5282
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0[4]:D,6428
SpiMasterPorts_3/SpiBitPos_7_1.SUM_a0[4]:Y,5282
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_0/U0/U_IOPAD:D,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_0/U0/U_IOPAD:E,
IO_OUTPUTS_inst_0/IO_INPUTS_0/U0_0/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_3/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_3/U0/U_IOPAD:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0[0]:CLK,4378
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0[0]:D,4145
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0[0]:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0[0]:Q,4378
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[21]:A,6825
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[21]:B,6776
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[21]:C,3424
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[21]:D,3257
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[21]:Y,3257
SpiMasterPorts_4/DacNum_i[0]:CLK,7720
SpiMasterPorts_4/DacNum_i[0]:D,7355
SpiMasterPorts_4/DacNum_i[0]:EN,3394
SpiMasterPorts_4/DacNum_i[0]:Q,7720
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2:A,6811
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2:B,6710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2:C,6665
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2:D,6529
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2:Y,6529
SpiMasterPorts_2/SpiBitPos_7_1.SUM[0]:A,4383
SpiMasterPorts_2/SpiBitPos_7_1.SUM[0]:B,7590
SpiMasterPorts_2/SpiBitPos_7_1.SUM[0]:Y,4383
SpiMasterPorts_1/un1_rst_1:A,7641
SpiMasterPorts_1/un1_rst_1:B,6112
SpiMasterPorts_1/un1_rst_1:Y,6112
SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1_0:A,5583
SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1_0:B,5723
SpiMasterPorts_6/DataFromMiso_7_20_0_a2_1_0:Y,5583
SpiMasterPorts_7/SpiBitPos_RNIGLQJ1[3]:A,6772
SpiMasterPorts_7/SpiBitPos_RNIGLQJ1[3]:B,6713
SpiMasterPorts_7/SpiBitPos_RNIGLQJ1[3]:C,6632
SpiMasterPorts_7/SpiBitPos_RNIGLQJ1[3]:D,6562
SpiMasterPorts_7/SpiBitPos_RNIGLQJ1[3]:Y,6562
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0[4]:A,6494
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0[4]:B,5268
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0[4]:C,7494
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0[4]:D,6455
SpiMasterPorts_4/SpiBitPos_7_1.SUM_a0[4]:Y,5268
nCsMonAdc_obuf/U0/U_IOPAD:D,
nCsMonAdc_obuf/U0/U_IOPAD:E,
nCsMonAdc_obuf/U0/U_IOPAD:PAD,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
SpiMasterPorts_1/SpiBitPos[1]:ALn,5390
SpiMasterPorts_1/SpiBitPos[1]:CLK,3440
SpiMasterPorts_1/SpiBitPos[1]:D,4437
SpiMasterPorts_1/SpiBitPos[1]:Q,3440
SpiMasterPorts_3/ClkDiv_s_738:B,5171
SpiMasterPorts_3/ClkDiv_s_738:FCO,5171
SpiMasterPorts_1/nCsce[0]:A,7720
SpiMasterPorts_1/nCsce[0]:B,6658
SpiMasterPorts_1/nCsce[0]:C,7593
SpiMasterPorts_1/nCsce[0]:Y,6658
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_1:A,3271
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_1:B,3101
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_1:C,3234
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_1:D,2971
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_1:FCI,
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_1:FCO,
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_1:Y,2971
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[15]:A,3541
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[15]:B,3451
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[15]:C,6703
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[15]:D,6594
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[15]:Y,3451
SpiMasterPorts_3/SpiBitPos_7_1.SUM[0]:A,4547
SpiMasterPorts_3/SpiBitPos_7_1.SUM[0]:B,7660
SpiMasterPorts_3/SpiBitPos_7_1.SUM[0]:Y,4547
SpiMasterPorts_1/un1_rst_set:ALn,6112
SpiMasterPorts_1/un1_rst_set:CLK,5757
SpiMasterPorts_1/un1_rst_set:EN,4391
SpiMasterPorts_1/un1_rst_set:Q,5757
SpiMasterPorts_0/DataFromMiso_1[15]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[15]:CLK,6879
SpiMasterPorts_0/DataFromMiso_1[15]:D,
SpiMasterPorts_0/DataFromMiso_1[15]:EN,4068
SpiMasterPorts_0/DataFromMiso_1[15]:Q,6879
SpiMasterPorts_4/Sck_i:ALn,5390
SpiMasterPorts_4/Sck_i:CLK,5555
SpiMasterPorts_4/Sck_i:D,3188
SpiMasterPorts_4/Sck_i:Q,5555
SpiMasterPorts_7/un1_ambadatalatched:A,5263
SpiMasterPorts_7/un1_ambadatalatched:B,3441
SpiMasterPorts_7/un1_ambadatalatched:C,6631
SpiMasterPorts_7/un1_ambadatalatched:D,5300
SpiMasterPorts_7/un1_ambadatalatched:Y,3441
SpiMasterPorts_0/SpiBitPos_7_1.ANB3:A,3317
SpiMasterPorts_0/SpiBitPos_7_1.ANB3:B,6666
SpiMasterPorts_0/SpiBitPos_7_1.ANB3:Y,3317
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_RNO:A,3358
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_RNO:B,7628
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_RNO:C,7405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01_RNO:Y,3358
SpiMasterPorts_4/DataToMosi_i[23]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[23]:CLK,3996
SpiMasterPorts_4/DataToMosi_i[23]:D,7609
SpiMasterPorts_4/DataToMosi_i[23]:EN,4272
SpiMasterPorts_4/DataToMosi_i[23]:Q,3996
SpiMasterPorts_1/DataFromMiso_7_12_0_a2:A,7458
SpiMasterPorts_1/DataFromMiso_7_12_0_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_12_0_a2:C,3356
SpiMasterPorts_1/DataFromMiso_7_12_0_a2:D,6503
SpiMasterPorts_1/DataFromMiso_7_12_0_a2:Y,3356
SpiMasterPorts_3/Mosi_i_4_9:A,4600
SpiMasterPorts_3/Mosi_i_4_9:B,4255
SpiMasterPorts_3/Mosi_i_4_9:C,4477
SpiMasterPorts_3/Mosi_i_4_9:Y,4255
SpiMasterPorts_0/DataFromMiso_1_en_0[8]:A,6759
SpiMasterPorts_0/DataFromMiso_1_en_0[8]:B,6666
SpiMasterPorts_0/DataFromMiso_1_en_0[8]:C,6563
SpiMasterPorts_0/DataFromMiso_1_en_0[8]:D,6555
SpiMasterPorts_0/DataFromMiso_1_en_0[8]:Y,6555
SpiMasterPorts_2/DataFromMiso_7_13_0_a2:A,7542
SpiMasterPorts_2/DataFromMiso_7_13_0_a2:B,7456
SpiMasterPorts_2/DataFromMiso_7_13_0_a2:C,3380
SpiMasterPorts_2/DataFromMiso_7_13_0_a2:Y,3380
SpiMasterPorts_7/DataFromMiso_1[0]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[0]:CLK,5742
SpiMasterPorts_7/DataFromMiso_1[0]:D,
SpiMasterPorts_7/DataFromMiso_1[0]:EN,3504
SpiMasterPorts_7/DataFromMiso_1[0]:Q,5742
SpiMasterPorts_6/SpiBitPos[2]:ALn,5390
SpiMasterPorts_6/SpiBitPos[2]:CLK,2498
SpiMasterPorts_6/SpiBitPos[2]:D,4323
SpiMasterPorts_6/SpiBitPos[2]:Q,2498
SpiMasterPorts_1/DataFromMiso_1[21]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[21]:CLK,6700
SpiMasterPorts_1/DataFromMiso_1[21]:D,
SpiMasterPorts_1/DataFromMiso_1[21]:EN,3356
SpiMasterPorts_1/DataFromMiso_1[21]:Q,6700
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[22]:A,6814
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[22]:B,6765
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[22]:C,3408
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[22]:D,3241
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[22]:Y,3241
SpiMasterPorts_0/Mosi_i_4_8:A,3582
SpiMasterPorts_0/Mosi_i_4_8:B,4746
SpiMasterPorts_0/Mosi_i_4_8:C,4537
SpiMasterPorts_0/Mosi_i_4_8:Y,3582
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
SpiMasterPorts_5/DacNum_i[1]:CLK,7593
SpiMasterPorts_5/DacNum_i[1]:D,7297
SpiMasterPorts_5/DacNum_i[1]:EN,3305
SpiMasterPorts_5/DacNum_i[1]:Q,7593
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICQQB3[0]:B,7415
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICQQB3[0]:C,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICQQB3[0]:D,7107
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICQQB3[0]:FCI,5999
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICQQB3[0]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNICQQB3[0]:S,5063
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SpiMasterPorts_1/DataToMosi_i[10]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[10]:CLK,4600
SpiMasterPorts_1/DataToMosi_i[10]:D,7427
SpiMasterPorts_1/DataToMosi_i[10]:EN,3349
SpiMasterPorts_1/DataToMosi_i[10]:Q,4600
SpiMasterPorts_5/SpiBitPos_7_1.ANB0_m2_e:A,5692
SpiMasterPorts_5/SpiBitPos_7_1.ANB0_m2_e:B,5636
SpiMasterPorts_5/SpiBitPos_7_1.ANB0_m2_e:C,4514
SpiMasterPorts_5/SpiBitPos_7_1.ANB0_m2_e:D,3156
SpiMasterPorts_5/SpiBitPos_7_1.ANB0_m2_e:Y,3156
SpiMasterPorts_5/DataToMosi_i[18]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[18]:CLK,2886
SpiMasterPorts_5/DataToMosi_i[18]:D,7435
SpiMasterPorts_5/DataToMosi_i[18]:EN,4183
SpiMasterPorts_5/DataToMosi_i[18]:Q,2886
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_3[4]:A,6808
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_3[4]:B,6649
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_3[4]:C,6543
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_3[4]:D,6442
SpiMasterPorts_2/SpiBitPos_7_1.SUM_a0_3[4]:Y,6442
SpiMasterPorts_2/DataFromMiso_7_17_0_a2_1:A,6534
SpiMasterPorts_2/DataFromMiso_7_17_0_a2_1:B,3387
SpiMasterPorts_2/DataFromMiso_7_17_0_a2_1:C,6499
SpiMasterPorts_2/DataFromMiso_7_17_0_a2_1:D,6306
SpiMasterPorts_2/DataFromMiso_7_17_0_a2_1:Y,3387
SpiMasterPorts_6/Mosi_i_8_iv_RNO_0:A,4536
SpiMasterPorts_6/Mosi_i_8_iv_RNO_0:B,6556
SpiMasterPorts_6/Mosi_i_8_iv_RNO_0:C,6516
SpiMasterPorts_6/Mosi_i_8_iv_RNO_0:Y,4536
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0_1[4]:A,6638
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0_1[4]:B,6542
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0_1[4]:C,6668
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0_1[4]:D,6567
SpiMasterPorts_1/SpiBitPos_7_1.SUM_a0_1[4]:Y,6542
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SpiMasterPorts_4/DataFromMiso_1_RNIUIIP[23]:A,5756
SpiMasterPorts_4/DataFromMiso_1_RNIUIIP[23]:B,
SpiMasterPorts_4/DataFromMiso_1_RNIUIIP[23]:C,5633
SpiMasterPorts_4/DataFromMiso_1_RNIUIIP[23]:Y,5633
SpiMasterPorts_2/DataFromMiso_7_20_0_a2:A,7594
SpiMasterPorts_2/DataFromMiso_7_20_0_a2:B,7544
SpiMasterPorts_2/DataFromMiso_7_20_0_a2:C,7415
SpiMasterPorts_2/DataFromMiso_7_20_0_a2:D,3275
SpiMasterPorts_2/DataFromMiso_7_20_0_a2:Y,3275
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0:A,7646
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0:B,7594
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0:C,5559
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0:D,7437
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTO00l_RNO_0:Y,5559
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
SpiMasterPorts_6/DataFromMiso_1[16]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[16]:CLK,6545
SpiMasterPorts_6/DataFromMiso_1[16]:D,
SpiMasterPorts_6/DataFromMiso_1[16]:EN,4055
SpiMasterPorts_6/DataFromMiso_1[16]:Q,6545
nCsF_obuf/U0/U_IOENFF:A,
nCsF_obuf/U0/U_IOENFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[3]:A,5627
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[3]:B,4334
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[3]:C,5503
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_1[3]:Y,4334
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[0]:A,6770
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[0]:B,6692
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[0]:C,2533
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[0]:D,3310
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[0]:Y,2533
SpiMasterPorts_4/DataFromMiso_1_en_0_0[3]:A,6759
SpiMasterPorts_4/DataFromMiso_1_en_0_0[3]:B,6614
SpiMasterPorts_4/DataFromMiso_1_en_0_0[3]:C,6563
SpiMasterPorts_4/DataFromMiso_1_en_0_0[3]:D,6537
SpiMasterPorts_4/DataFromMiso_1_en_0_0[3]:Y,6537
SpiMasterPorts_0/AmbaDataLatched:ALn,5390
SpiMasterPorts_0/AmbaDataLatched:CLK,6538
SpiMasterPorts_0/AmbaDataLatched:EN,4120
SpiMasterPorts_0/AmbaDataLatched:Q,6538
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
SpiMasterPorts_6/DacNum_i_0_sqmuxa:A,3230
SpiMasterPorts_6/DacNum_i_0_sqmuxa:B,6148
SpiMasterPorts_6/DacNum_i_0_sqmuxa:Y,3230
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_3:A,2842
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_3:B,2754
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_3:C,4624
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_3:FCI,
SpiMasterPorts_1/Mosi_i_4_18_i_m2_2_wmux_3:Y,2754
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SpiMasterPorts_2/un1_rst_2_rs_RNIOQPV:A,5835
SpiMasterPorts_2/un1_rst_2_rs_RNIOQPV:B,
SpiMasterPorts_2/un1_rst_2_rs_RNIOQPV:C,5712
SpiMasterPorts_2/un1_rst_2_rs_RNIOQPV:Y,5712
SpiMasterPorts_0/SpiBitPos_7_1.CO2:A,3224
SpiMasterPorts_0/SpiBitPos_7_1.CO2:B,6412
SpiMasterPorts_0/SpiBitPos_7_1.CO2:C,2966
SpiMasterPorts_0/SpiBitPos_7_1.CO2:D,2991
SpiMasterPorts_0/SpiBitPos_7_1.CO2:Y,2966
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[6]:A,6805
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[6]:B,6756
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[6]:C,5461
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[6]:D,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1_0[6]:Y,5419
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[4]:A,4134
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[4]:B,4112
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[4]:C,3045
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_0_a2[4]:Y,3045
SpiMasterPorts_7/DataFromMiso_1_ldmx[5]:A,6531
SpiMasterPorts_7/DataFromMiso_1_ldmx[5]:B,5601
SpiMasterPorts_7/DataFromMiso_1_ldmx[5]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[5]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[5]:Y,5601
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa_1:A,6660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa_1:B,6551
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa_1:C,5488
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa_1:D,5340
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa_1:Y,5340
test_obuf[3]/U0/U_IOENFF:A,
test_obuf[3]/U0/U_IOENFF:Y,
SpiMasterPorts_3/DataFromMiso_7_10_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_10_0_a2:B,7417
SpiMasterPorts_3/DataFromMiso_7_10_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_10_0_a2:D,6494
SpiMasterPorts_3/DataFromMiso_7_10_0_a2:Y,4093
SpiMasterPorts_1/ClkDiv_cry[2]:B,7511
SpiMasterPorts_1/ClkDiv_cry[2]:C,5183
SpiMasterPorts_1/ClkDiv_cry[2]:FCI,5151
SpiMasterPorts_1/ClkDiv_cry[2]:FCO,5151
SpiMasterPorts_1/ClkDiv_cry[2]:S,5214
SpiMasterPorts_0/DataFromMiso_1_en_0[7]:A,6759
SpiMasterPorts_0/DataFromMiso_1_en_0[7]:B,6666
SpiMasterPorts_0/DataFromMiso_1_en_0[7]:C,6563
SpiMasterPorts_0/DataFromMiso_1_en_0[7]:D,6537
SpiMasterPorts_0/DataFromMiso_1_en_0[7]:Y,6537
SpiMasterPorts_5/ClkDiv[6]:ALn,5390
SpiMasterPorts_5/ClkDiv[6]:CLK,4430
SpiMasterPorts_5/ClkDiv[6]:D,5111
SpiMasterPorts_5/ClkDiv[6]:EN,8432
SpiMasterPorts_5/ClkDiv[6]:Q,4430
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
SpiMasterPorts_3/Mosi_i_RNIPE8M:A,5982
SpiMasterPorts_3/Mosi_i_RNIPE8M:B,5897
SpiMasterPorts_3/Mosi_i_RNIPE8M:C,
SpiMasterPorts_3/Mosi_i_RNIPE8M:Y,5897
SpiMasterPorts_6/Mosi_i_4_8:A,3604
SpiMasterPorts_6/Mosi_i_4_8:B,4790
SpiMasterPorts_6/Mosi_i_4_8:C,4504
SpiMasterPorts_6/Mosi_i_4_8:Y,3604
SpiMasterPorts_7/ClkDiv[1]:ALn,5390
SpiMasterPorts_7/ClkDiv[1]:CLK,3396
SpiMasterPorts_7/ClkDiv[1]:D,5123
SpiMasterPorts_7/ClkDiv[1]:EN,8504
SpiMasterPorts_7/ClkDiv[1]:Q,3396
SpiMasterPorts_6/DataFromMiso_1[8]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[8]:CLK,6530
SpiMasterPorts_6/DataFromMiso_1[8]:D,
SpiMasterPorts_6/DataFromMiso_1[8]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[8]:Q,6530
AND3_0/U0:A,
AND3_0/U0:B,
AND3_0/U0:C,
AND3_0/U0:Y,
SpiMasterPorts_0/un1_ambadatalatched:A,5170
SpiMasterPorts_0/un1_ambadatalatched:B,3242
SpiMasterPorts_0/un1_ambadatalatched:C,6538
SpiMasterPorts_0/un1_ambadatalatched:D,5207
SpiMasterPorts_0/un1_ambadatalatched:Y,3242
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[1]:A,5485
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[1]:B,5410
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[1]:C,5292
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[1]:D,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[1]:Y,4311
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[3]:CLK,6698
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[3]:D,4334
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[3]:EN,4401
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTOOII[3]:Q,6698
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[3]:CLK,5432
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[3]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[3]:EN,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[3]:Q,5432
SpiMasterPorts_5/DataFromMiso_7_4_1_a2:A,4285
SpiMasterPorts_5/DataFromMiso_7_4_1_a2:B,6604
SpiMasterPorts_5/DataFromMiso_7_4_1_a2:C,6471
SpiMasterPorts_5/DataFromMiso_7_4_1_a2:Y,4285
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_8:A,5146
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_8:B,5102
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_8:C,5019
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_8:D,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_8:Y,4918
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SpiMasterPorts_1/SpiBitPos[4]:ALn,5390
SpiMasterPorts_1/SpiBitPos[4]:CLK,2686
SpiMasterPorts_1/SpiBitPos[4]:EN,5289
SpiMasterPorts_1/SpiBitPos[4]:Q,2686
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SckADCs_obuf/U0/U_IOPAD:D,
SckADCs_obuf/U0/U_IOPAD:E,
SckADCs_obuf/U0/U_IOPAD:PAD,
SpiMasterPorts_5/DataFromMiso_1[9]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[9]:CLK,6836
SpiMasterPorts_5/DataFromMiso_1[9]:D,
SpiMasterPorts_5/DataFromMiso_1[9]:EN,4162
SpiMasterPorts_5/DataFromMiso_1[9]:Q,6836
SpiMasterPorts_6/DataToMosi_i[10]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[10]:CLK,4644
SpiMasterPorts_6/DataToMosi_i[10]:D,7427
SpiMasterPorts_6/DataToMosi_i[10]:EN,4108
SpiMasterPorts_6/DataToMosi_i[10]:Q,4644
SpiMasterPorts_0/Mosi_i_8_iv:A,4457
SpiMasterPorts_0/Mosi_i_8_iv:B,5282
SpiMasterPorts_0/Mosi_i_8_iv:C,2388
SpiMasterPorts_0/Mosi_i_8_iv:D,4445
SpiMasterPorts_0/Mosi_i_8_iv:Y,2388
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
SpiMasterPorts_2/nCsce[0]:A,7720
SpiMasterPorts_2/nCsce[0]:B,6651
SpiMasterPorts_2/nCsce[0]:C,7593
SpiMasterPorts_2/nCsce[0]:Y,6651
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_0[0]:A,6745
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_0[0]:B,6702
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_0[0]:C,6557
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_0[0]:D,6549
SpiMasterPorts_0/SpiBitPos_RNI0I4J1_0[0]:Y,6549
SpiMasterPorts_3/Mosi_i_4_23_1_wmux_0:A,2388
SpiMasterPorts_3/Mosi_i_4_23_1_wmux_0:B,5673
SpiMasterPorts_3/Mosi_i_4_23_1_wmux_0:C,3540
SpiMasterPorts_3/Mosi_i_4_23_1_wmux_0:D,4255
SpiMasterPorts_3/Mosi_i_4_23_1_wmux_0:FCI,
SpiMasterPorts_3/Mosi_i_4_23_1_wmux_0:Y,2388
SpiMasterPorts_0/DataFromMiso_1_en_0_0[11]:A,6744
SpiMasterPorts_0/DataFromMiso_1_en_0_0[11]:B,6640
SpiMasterPorts_0/DataFromMiso_1_en_0_0[11]:C,6563
SpiMasterPorts_0/DataFromMiso_1_en_0_0[11]:D,6537
SpiMasterPorts_0/DataFromMiso_1_en_0_0[11]:Y,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[5]:CLK,4571
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[5]:D,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[5]:EN,6537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTIl0l[5]:Q,4571
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:A,6696
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:B,6618
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:C,2459
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:D,3236
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[1]:Y,2459
SpiMasterPorts_5/DataToMosi_i[0]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[0]:CLK,3061
SpiMasterPorts_5/DataToMosi_i[0]:D,7528
SpiMasterPorts_5/DataToMosi_i[0]:EN,4183
SpiMasterPorts_5/DataToMosi_i[0]:Q,3061
SpiMasterPorts_3/DataFromMiso_1[3]:ALn,5390
SpiMasterPorts_3/DataFromMiso_1[3]:CLK,6821
SpiMasterPorts_3/DataFromMiso_1[3]:D,
SpiMasterPorts_3/DataFromMiso_1[3]:EN,4014
SpiMasterPorts_3/DataFromMiso_1[3]:Q,6821
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
SpiMasterPorts_6/DataFromMiso_7_22_0_a2:A,4384
SpiMasterPorts_6/DataFromMiso_7_22_0_a2:B,7417
SpiMasterPorts_6/DataFromMiso_7_22_0_a2:C,6550
SpiMasterPorts_6/DataFromMiso_7_22_0_a2:Y,4384
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SpiMasterPorts_5/DataFromMiso_1[19]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[19]:CLK,6853
SpiMasterPorts_5/DataFromMiso_1[19]:D,6455
SpiMasterPorts_5/DataFromMiso_1[19]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[19]:Q,6853
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_3:A,2971
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_3:B,2883
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_3:C,4785
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_3:FCI,
SpiMasterPorts_2/Mosi_i_4_18_i_m2_2_wmux_3:Y,2883
SpiMasterPorts_1/un6_ncslatchedlto8_2:A,3543
SpiMasterPorts_1/un6_ncslatchedlto8_2:B,3494
SpiMasterPorts_1/un6_ncslatchedlto8_2:C,3419
SpiMasterPorts_1/un6_ncslatchedlto8_2:Y,3419
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:A,3310
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:B,2487
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:C,3432
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:D,3286
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:Y,2487
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQBKVG[7]:B,7527
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQBKVG[7]:C,5023
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQBKVG[7]:D,7219
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQBKVG[7]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQBKVG[7]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNIQBKVG[7]:S,4993
SpiMasterPorts_0/DataToMosi_i[0]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[0]:CLK,3017
SpiMasterPorts_0/DataToMosi_i[0]:D,7528
SpiMasterPorts_0/DataToMosi_i[0]:EN,4120
SpiMasterPorts_0/DataToMosi_i[0]:Q,3017
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
SpiMasterPorts_4/DataToMosi_i[9]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[9]:CLK,4645
SpiMasterPorts_4/DataToMosi_i[9]:D,7379
SpiMasterPorts_4/DataToMosi_i[9]:EN,4272
SpiMasterPorts_4/DataToMosi_i[9]:Q,4645
SpiMasterPorts_4/nCsLatched_RNIGQEJ1:A,6631
SpiMasterPorts_4/nCsLatched_RNIGQEJ1:B,6611
SpiMasterPorts_4/nCsLatched_RNIGQEJ1:C,5616
SpiMasterPorts_4/nCsLatched_RNIGQEJ1:Y,5616
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[5]:A,6533
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[5]:B,5419
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[5]:C,7666
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[5]:D,6360
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5[5]:Y,5419
SpiMasterPorts_6/DataToMosi_i[16]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[16]:CLK,2798
SpiMasterPorts_6/DataToMosi_i[16]:D,7411
SpiMasterPorts_6/DataToMosi_i[16]:EN,4108
SpiMasterPorts_6/DataToMosi_i[16]:Q,2798
SpiMasterPorts_5/nCsLatched_RNIKCHB1:A,6669
SpiMasterPorts_5/nCsLatched_RNIKCHB1:B,6611
SpiMasterPorts_5/nCsLatched_RNIKCHB1:C,5655
SpiMasterPorts_5/nCsLatched_RNIKCHB1:Y,5655
SpiMasterPorts_3/DataToMosi_i[20]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[20]:CLK,3695
SpiMasterPorts_3/DataToMosi_i[20]:D,7433
SpiMasterPorts_3/DataToMosi_i[20]:EN,4183
SpiMasterPorts_3/DataToMosi_i[20]:Q,3695
MosiMonAdc_obuf/U0/U_IOENFF:A,
MosiMonAdc_obuf/U0/U_IOENFF:Y,
SpiMasterPorts_1/DataToMosi_i[9]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[9]:CLK,4600
SpiMasterPorts_1/DataToMosi_i[9]:D,7379
SpiMasterPorts_1/DataToMosi_i[9]:EN,3349
SpiMasterPorts_1/DataToMosi_i[9]:Q,4600
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll:CLK,7628
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll:D,6529
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll:EN,8400
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTOOll:Q,7628
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
SpiMasterPorts_2/DataFromMiso_7_20_0_a2_1:A,6414
SpiMasterPorts_2/DataFromMiso_7_20_0_a2_1:B,3275
SpiMasterPorts_2/DataFromMiso_7_20_0_a2_1:C,6387
SpiMasterPorts_2/DataFromMiso_7_20_0_a2_1:Y,3275
SpiMasterPorts_3/DataToMosi_i[13]:ALn,5390
SpiMasterPorts_3/DataToMosi_i[13]:CLK,4477
SpiMasterPorts_3/DataToMosi_i[13]:D,7311
SpiMasterPorts_3/DataToMosi_i[13]:EN,4183
SpiMasterPorts_3/DataToMosi_i[13]:Q,4477
SpiMasterPorts_6/Pready_1_sqmuxa_1_i:A,3236
SpiMasterPorts_6/Pready_1_sqmuxa_1_i:B,4297
SpiMasterPorts_6/Pready_1_sqmuxa_1_i:Y,3236
SpiMasterPorts_3/DataFromMiso_7_8_0_a2:A,7450
SpiMasterPorts_3/DataFromMiso_7_8_0_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_8_0_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_8_0_a2:D,6494
SpiMasterPorts_3/DataFromMiso_7_8_0_a2:Y,4093
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01:CLK,5503
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01:D,7617
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01:EN,3358
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTI01:Q,5503
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
SpiMasterPorts_7/Pready:ALn,5390
SpiMasterPorts_7/Pready:CLK,5605
SpiMasterPorts_7/Pready:D,4777
SpiMasterPorts_7/Pready:EN,3441
SpiMasterPorts_7/Pready:Q,5605
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_2:A,7709
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_2:B,6568
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_2:C,5583
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_2:D,4145
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_2:Y,4145
SpiMasterPorts_0/Sck_i:ALn,5390
SpiMasterPorts_0/Sck_i:CLK,4348
SpiMasterPorts_0/Sck_i:D,3162
SpiMasterPorts_0/Sck_i:Q,4348
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11_1_sqmuxa_i:A,3358
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11_1_sqmuxa_i:B,7634
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11_1_sqmuxa_i:C,7405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO11_1_sqmuxa_i:Y,3358
SpiMasterPorts_6/SpiBitPos[3]:ALn,5390
SpiMasterPorts_6/SpiBitPos[3]:CLK,3718
SpiMasterPorts_6/SpiBitPos[3]:D,3545
SpiMasterPorts_6/SpiBitPos[3]:Q,3718
SckMonAdc_obuf/U0/U_IOPAD:D,
SckMonAdc_obuf/U0/U_IOPAD:E,
SckMonAdc_obuf/U0/U_IOPAD:PAD,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
Ux2FPGA_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
SpiMasterPorts_7/DataFromMiso_1[13]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[13]:CLK,6628
SpiMasterPorts_7/DataFromMiso_1[13]:D,5601
SpiMasterPorts_7/DataFromMiso_1[13]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[13]:Q,6628
SpiMasterPorts_5/DataFromMiso_1[11]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[11]:CLK,6786
SpiMasterPorts_5/DataFromMiso_1[11]:D,5688
SpiMasterPorts_5/DataFromMiso_1[11]:EN,6229
SpiMasterPorts_5/DataFromMiso_1[11]:Q,6786
SpiMasterPorts_2/DataFromMiso_1[1]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[1]:CLK,6539
SpiMasterPorts_2/DataFromMiso_1[1]:D,
SpiMasterPorts_2/DataFromMiso_1[1]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[1]:Q,6539
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_wmux_0:A,2388
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_wmux_0:B,3306
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_wmux_0:C,3523
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_wmux_0:D,3260
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_wmux_0:FCI,
SpiMasterPorts_1/Mosi_i_4_5_i_m2_1_wmux_0:Y,2388
SpiMasterPorts_6/DataFromMiso_1[0]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[0]:CLK,5639
SpiMasterPorts_6/DataFromMiso_1[0]:D,
SpiMasterPorts_6/DataFromMiso_1[0]:EN,4114
SpiMasterPorts_6/DataFromMiso_1[0]:Q,5639
SpiMasterPorts_3/un1_rst_3:A,7681
SpiMasterPorts_3/un1_rst_3:B,6135
SpiMasterPorts_3/un1_rst_3:Y,6135
SpiMasterPorts_0/ClkDiv[7]:ALn,5390
SpiMasterPorts_0/ClkDiv[7]:CLK,3203
SpiMasterPorts_0/ClkDiv[7]:D,5037
SpiMasterPorts_0/ClkDiv[7]:EN,8387
SpiMasterPorts_0/ClkDiv[7]:Q,3203
SpiMasterPorts_1/ClkDiv_cry[5]:B,7559
SpiMasterPorts_1/ClkDiv_cry[5]:C,5214
SpiMasterPorts_1/ClkDiv_cry[5]:FCI,5151
SpiMasterPorts_1/ClkDiv_cry[5]:FCO,5151
SpiMasterPorts_1/ClkDiv_cry[5]:S,5199
SpiMasterPorts_1/un1_ambadatalatched:A,5170
SpiMasterPorts_1/un1_ambadatalatched:B,2471
SpiMasterPorts_1/un1_ambadatalatched:C,6538
SpiMasterPorts_1/un1_ambadatalatched:D,5207
SpiMasterPorts_1/un1_ambadatalatched:Y,2471
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[4]:CLK,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[4]:D,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[4]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[4]:Q,7710
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[15]:A,6781
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[15]:B,6703
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[15]:C,2540
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[15]:D,2441
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[15]:Y,2441
SpiMasterPorts_5/SpiBitPos_7_1.SUM[2]:A,5606
SpiMasterPorts_5/SpiBitPos_7_1.SUM[2]:B,7535
SpiMasterPorts_5/SpiBitPos_7_1.SUM[2]:C,3156
SpiMasterPorts_5/SpiBitPos_7_1.SUM[2]:D,4120
SpiMasterPorts_5/SpiBitPos_7_1.SUM[2]:Y,3156
SpiMasterPorts_7/ClkDiv_cry[3]:B,7527
SpiMasterPorts_7/ClkDiv_cry[3]:C,5108
SpiMasterPorts_7/ClkDiv_cry[3]:FCI,5060
SpiMasterPorts_7/ClkDiv_cry[3]:FCO,5060
SpiMasterPorts_7/ClkDiv_cry[3]:S,5123
SpiMasterPorts_0/DataToMosi_i[19]:ALn,5390
SpiMasterPorts_0/DataToMosi_i[19]:CLK,3037
SpiMasterPorts_0/DataToMosi_i[19]:D,7336
SpiMasterPorts_0/DataToMosi_i[19]:EN,4120
SpiMasterPorts_0/DataToMosi_i[19]:Q,3037
SpiMasterPorts_5/DataToMosi_i[23]:ALn,5390
SpiMasterPorts_5/DataToMosi_i[23]:CLK,3996
SpiMasterPorts_5/DataToMosi_i[23]:D,7609
SpiMasterPorts_5/DataToMosi_i[23]:EN,4183
SpiMasterPorts_5/DataToMosi_i[23]:Q,3996
SpiMasterPorts_5/DataFromMiso_1_en_1[19]:A,6825
SpiMasterPorts_5/DataFromMiso_1_en_1[19]:B,6787
SpiMasterPorts_5/DataFromMiso_1_en_1[19]:C,6661
SpiMasterPorts_5/DataFromMiso_1_en_1[19]:D,6529
SpiMasterPorts_5/DataFromMiso_1_en_1[19]:Y,6529
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[4]:CLK,7559
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[4]:D,7408
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[4]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[4]:Q,7559
SpiMasterPorts_4/DataFromMiso_1[1]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[1]:CLK,6813
SpiMasterPorts_4/DataFromMiso_1[1]:D,6434
SpiMasterPorts_4/DataFromMiso_1[1]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[1]:Q,6813
SpiMasterPorts_0/DataFromMiso_1[11]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[11]:CLK,6835
SpiMasterPorts_0/DataFromMiso_1[11]:D,6454
SpiMasterPorts_0/DataFromMiso_1[11]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[11]:Q,6835
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
test_obuf[8]/U0/U_IOOUTFF:A,
test_obuf[8]/U0/U_IOOUTFF:Y,
SpiMasterPorts_4/Mosi_i_4_23_2_0:A,2798
SpiMasterPorts_4/Mosi_i_4_23_2_0:B,5686
SpiMasterPorts_4/Mosi_i_4_23_2_0:C,3555
SpiMasterPorts_4/Mosi_i_4_23_2_0:Y,2798
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_3:A,2886
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_3:B,2798
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_3:C,4739
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_3:FCI,
SpiMasterPorts_4/Mosi_i_4_18_i_m2_2_wmux_3:Y,2798
MisoE_ibuf/U0/U_IOPAD:PAD,
MisoE_ibuf/U0/U_IOPAD:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI6UA87[2]:B,7447
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI6UA87[2]:C,4948
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI6UA87[2]:D,7139
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI6UA87[2]:FCI,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI6UA87[2]:FCO,4918
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0_RNI6UA87[2]:S,5063
SpiMasterPorts_6/DataFromMiso_7_19_0_a2:A,7478
SpiMasterPorts_6/DataFromMiso_7_19_0_a2:B,7417
SpiMasterPorts_6/DataFromMiso_7_19_0_a2:C,4114
SpiMasterPorts_6/DataFromMiso_7_19_0_a2:D,6468
SpiMasterPorts_6/DataFromMiso_7_19_0_a2:Y,4114
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1Il6_1_0:A,7475
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1Il6_1_0:B,6376
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1Il6_1_0:C,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/un1_CUARTI1Il6_1_0:Y,6370
SpiMasterPorts_4/DataToMosi_i[3]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[3]:CLK,3003
SpiMasterPorts_4/DataToMosi_i[3]:D,7576
SpiMasterPorts_4/DataToMosi_i[3]:EN,4272
SpiMasterPorts_4/DataToMosi_i[3]:Q,3003
SpiMasterPorts_4/DataFromMiso_1[10]:ALn,5390
SpiMasterPorts_4/DataFromMiso_1[10]:CLK,6674
SpiMasterPorts_4/DataFromMiso_1[10]:D,5616
SpiMasterPorts_4/DataFromMiso_1[10]:EN,6197
SpiMasterPorts_4/DataFromMiso_1[10]:Q,6674
SpiMasterPorts_3/DataFromMiso_7_12_0_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_12_0_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_12_0_a2:C,4140
SpiMasterPorts_3/DataFromMiso_7_12_0_a2:D,6468
SpiMasterPorts_3/DataFromMiso_7_12_0_a2:Y,4140
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
SpiMasterPorts_1/un1_rst_2_rs:ALn,
SpiMasterPorts_1/un1_rst_2_rs:CLK,
SpiMasterPorts_1/un1_rst_2_rs:Q,
SpiMasterPorts_0/Mosi_i_4_2_i_m2_2_0:A,3037
SpiMasterPorts_0/Mosi_i_4_2_i_m2_2_0:B,2959
SpiMasterPorts_0/Mosi_i_4_2_i_m2_2_0:C,2788
SpiMasterPorts_0/Mosi_i_4_2_i_m2_2_0:D,2634
SpiMasterPorts_0/Mosi_i_4_2_i_m2_2_0:Y,2634
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[1]:A,6617
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[1]:B,6539
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[1]:C,3214
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[1]:D,2277
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[1]:Y,2277
SpiMasterPorts_6/DataFromMiso_1[22]:ALn,5390
SpiMasterPorts_6/DataFromMiso_1[22]:CLK,6599
SpiMasterPorts_6/DataFromMiso_1[22]:D,
SpiMasterPorts_6/DataFromMiso_1[22]:EN,4055
SpiMasterPorts_6/DataFromMiso_1[22]:Q,6599
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
SpiMasterPorts_7/XferComplete_i_0_sqmuxa_0_a2:A,6625
SpiMasterPorts_7/XferComplete_i_0_sqmuxa_0_a2:B,4656
SpiMasterPorts_7/XferComplete_i_0_sqmuxa_0_a2:C,6500
SpiMasterPorts_7/XferComplete_i_0_sqmuxa_0_a2:Y,4656
SpiMasterPorts_3/Sck_i_0_0_a2_1_0:A,4656
SpiMasterPorts_3/Sck_i_0_0_a2_1_0:B,4586
SpiMasterPorts_3/Sck_i_0_0_a2_1_0:Y,4586
SpiMasterPorts_1/DataToMosi_i[3]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[3]:CLK,2959
SpiMasterPorts_1/DataToMosi_i[3]:D,7576
SpiMasterPorts_1/DataToMosi_i[3]:EN,3349
SpiMasterPorts_1/DataToMosi_i[3]:Q,2959
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
SpiMasterPorts_6/DataToMosi_i[8]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[8]:CLK,3921
SpiMasterPorts_6/DataToMosi_i[8]:D,7360
SpiMasterPorts_6/DataToMosi_i[8]:EN,4108
SpiMasterPorts_6/DataToMosi_i[8]:Q,3921
SpiMasterPorts_5/un1_rst_1:A,7641
SpiMasterPorts_5/un1_rst_1:B,6112
SpiMasterPorts_5/un1_rst_1:Y,6112
SpiMasterPorts_4/SpiBitPos_7_1.SUM[0]:A,3239
SpiMasterPorts_4/SpiBitPos_7_1.SUM[0]:B,7580
SpiMasterPorts_4/SpiBitPos_7_1.SUM[0]:Y,3239
SpiMasterPorts_5/DataFromMiso_1[23]:ALn,6135
SpiMasterPorts_5/DataFromMiso_1[23]:CLK,5761
SpiMasterPorts_5/DataFromMiso_1[23]:D,
SpiMasterPorts_5/DataFromMiso_1[23]:EN,4293
SpiMasterPorts_5/DataFromMiso_1[23]:Q,5761
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SpiMasterPorts_7/DataFromMiso_1_ldmx[18]:A,6531
SpiMasterPorts_7/DataFromMiso_1_ldmx[18]:B,5595
SpiMasterPorts_7/DataFromMiso_1_ldmx[18]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[18]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[18]:Y,5595
SpiMasterPorts_2/un1_rst:A,
SpiMasterPorts_2/un1_rst:B,6112
SpiMasterPorts_2/un1_rst:Y,6112
SpiMasterPorts_2/ClkDiv_cry[6]:B,7575
SpiMasterPorts_2/ClkDiv_cry[6]:C,5220
SpiMasterPorts_2/ClkDiv_cry[6]:FCI,5157
SpiMasterPorts_2/ClkDiv_cry[6]:FCO,5157
SpiMasterPorts_2/ClkDiv_cry[6]:S,5189
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_7/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_7/U0/U_IOPAD:Y,
SpiMasterPorts_4/DataToMosi_i[5]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[5]:CLK,3567
SpiMasterPorts_4/DataToMosi_i[5]:D,7417
SpiMasterPorts_4/DataToMosi_i[5]:EN,4272
SpiMasterPorts_4/DataToMosi_i[5]:Q,3567
test_obuf[4]/U0/U_IOENFF:A,
test_obuf[4]/U0/U_IOENFF:Y,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s1_0_a2:A,5708
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s1_0_a2:B,5628
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTll0_s1_0_a2:Y,5628
SpiMasterPorts_6/SpiBitPos[0]:ALn,5390
SpiMasterPorts_6/SpiBitPos[0]:CLK,3647
SpiMasterPorts_6/SpiBitPos[0]:D,4541
SpiMasterPorts_6/SpiBitPos[0]:Q,3647
SpiMasterPorts_1/DataFromMiso_1[15]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[15]:CLK,6703
SpiMasterPorts_1/DataFromMiso_1[15]:D,
SpiMasterPorts_1/DataFromMiso_1[15]:EN,3356
SpiMasterPorts_1/DataFromMiso_1[15]:Q,6703
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[0]:CLK,5427
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[0]:D,7528
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[0]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[0]:Q,5427
SpiMasterPorts_2/ClkDiv_cry[0]:B,7479
SpiMasterPorts_2/ClkDiv_cry[0]:C,5157
SpiMasterPorts_2/ClkDiv_cry[0]:FCI,5184
SpiMasterPorts_2/ClkDiv_cry[0]:FCO,5157
SpiMasterPorts_2/ClkDiv_cry[0]:S,5236
SpiMasterPorts_3/DataFromMiso_7_3_2_a2:A,7458
SpiMasterPorts_3/DataFromMiso_7_3_2_a2:B,7459
SpiMasterPorts_3/DataFromMiso_7_3_2_a2:C,4093
SpiMasterPorts_3/DataFromMiso_7_3_2_a2:D,6530
SpiMasterPorts_3/DataFromMiso_7_3_2_a2:Y,4093
SpiMasterPorts_1/DataToMosi_i[5]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[5]:CLK,3523
SpiMasterPorts_1/DataToMosi_i[5]:D,7417
SpiMasterPorts_1/DataToMosi_i[5]:EN,3349
SpiMasterPorts_1/DataToMosi_i[5]:Q,3523
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[1]:CLK,7710
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[1]:D,6734
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[1]:EN,6370
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0Il[1]:Q,7710
SpiMasterPorts_5/SpiBitPos_RNIHQCS[0]:A,5753
SpiMasterPorts_5/SpiBitPos_RNIHQCS[0]:B,5681
SpiMasterPorts_5/SpiBitPos_RNIHQCS[0]:Y,5681
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[5]:A,6709
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[5]:B,6631
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[5]:C,2472
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[5]:D,3247
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[5]:Y,2472
SpiMasterPorts_6/ClkDiv[7]:ALn,5390
SpiMasterPorts_6/ClkDiv[7]:CLK,3782
SpiMasterPorts_6/ClkDiv[7]:D,5154
SpiMasterPorts_6/ClkDiv[7]:EN,8485
SpiMasterPorts_6/ClkDiv[7]:Q,3782
SpiMasterPorts_2/Mosi_i_8_iv_RNO_0:A,6625
SpiMasterPorts_2/Mosi_i_8_iv_RNO_0:B,6583
SpiMasterPorts_2/Mosi_i_8_iv_RNO_0:C,5278
SpiMasterPorts_2/Mosi_i_8_iv_RNO_0:D,6377
SpiMasterPorts_2/Mosi_i_8_iv_RNO_0:Y,5278
SpiMasterPorts_0/DataFromMiso_7_8_0_a2:A,6591
SpiMasterPorts_0/DataFromMiso_7_8_0_a2:B,4068
SpiMasterPorts_0/DataFromMiso_7_8_0_a2:C,7461
SpiMasterPorts_0/DataFromMiso_7_8_0_a2:D,7345
SpiMasterPorts_0/DataFromMiso_7_8_0_a2:Y,4068
SpiMasterPorts_4/ClkDiv[5]:ALn,5390
SpiMasterPorts_4/ClkDiv[5]:CLK,4237
SpiMasterPorts_4/ClkDiv[5]:D,5095
SpiMasterPorts_4/ClkDiv[5]:EN,8387
SpiMasterPorts_4/ClkDiv[5]:Q,4237
SpiMasterPorts_1/ClkDiv[5]:ALn,5390
SpiMasterPorts_1/ClkDiv[5]:CLK,4482
SpiMasterPorts_1/ClkDiv[5]:D,5199
SpiMasterPorts_1/ClkDiv[5]:EN,8478
SpiMasterPorts_1/ClkDiv[5]:Q,4482
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
SpiMasterPorts_5/un1_rst_1_set_RNIVI6S:A,5858
SpiMasterPorts_5/un1_rst_1_set_RNIVI6S:B,5773
SpiMasterPorts_5/un1_rst_1_set_RNIVI6S:C,
SpiMasterPorts_5/un1_rst_1_set_RNIVI6S:Y,5773
SpiMasterPorts_0/SpiBitPos_7_1.SUM[1]:A,3213
SpiMasterPorts_0/SpiBitPos_7_1.SUM[1]:B,7574
SpiMasterPorts_0/SpiBitPos_7_1.SUM[1]:C,4193
SpiMasterPorts_0/SpiBitPos_7_1.SUM[1]:Y,3213
SpiMasterPorts_2/DataFromMiso_1[20]:ALn,5390
SpiMasterPorts_2/DataFromMiso_1[20]:CLK,6835
SpiMasterPorts_2/DataFromMiso_1[20]:D,
SpiMasterPorts_2/DataFromMiso_1[20]:EN,3380
SpiMasterPorts_2/DataFromMiso_1[20]:Q,6835
SpiMasterPorts_0/ClkDiv[4]:ALn,5390
SpiMasterPorts_0/ClkDiv[4]:CLK,3128
SpiMasterPorts_0/ClkDiv[4]:D,5084
SpiMasterPorts_0/ClkDiv[4]:EN,8387
SpiMasterPorts_0/ClkDiv[4]:Q,3128
SpiMasterPorts_2/ClkDiv[1]:ALn,5390
SpiMasterPorts_2/ClkDiv[1]:CLK,3369
SpiMasterPorts_2/ClkDiv[1]:D,5220
SpiMasterPorts_2/ClkDiv[1]:EN,8471
SpiMasterPorts_2/ClkDiv[1]:Q,3369
SpiMasterPorts_0/DataFromMiso_7_8_0_a2_0:A,6701
SpiMasterPorts_0/DataFromMiso_7_8_0_a2_0:B,6678
SpiMasterPorts_0/DataFromMiso_7_8_0_a2_0:C,6591
SpiMasterPorts_0/DataFromMiso_7_8_0_a2_0:Y,6591
AND4_0/U0:A,
AND4_0/U0:B,
AND4_0/U0:C,
AND4_0/U0:D,
AND4_0/U0:Y,
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2_0[0]:A,2199
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2_0[0]:B,2190
Ux2FPGA_sb_0/CoreAPB3_0/iPSELS_i_o2_0[0]:Y,2190
SpiMasterPorts_6/Mosi_i_8_iv_RNO:A,6765
SpiMasterPorts_6/Mosi_i_8_iv_RNO:B,2798
SpiMasterPorts_6/Mosi_i_8_iv_RNO:C,2432
SpiMasterPorts_6/Mosi_i_8_iv_RNO:Y,2432
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_3:A,2886
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_3:B,2798
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_3:C,4661
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_3:FCI,
SpiMasterPorts_6/Mosi_i_4_18_i_m2_2_wmux_3:Y,2798
SpiMasterPorts_1/DataFromMiso_7_16_0_a2:A,7450
SpiMasterPorts_1/DataFromMiso_7_16_0_a2:B,7466
SpiMasterPorts_1/DataFromMiso_7_16_0_a2:C,3356
SpiMasterPorts_1/DataFromMiso_7_16_0_a2:D,6503
SpiMasterPorts_1/DataFromMiso_7_16_0_a2:Y,3356
SpiMasterPorts_3/nCsLatched:ALn,5390
SpiMasterPorts_3/nCsLatched:CLK,4570
SpiMasterPorts_3/nCsLatched:EN,7631
SpiMasterPorts_3/nCsLatched:Q,4570
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[10]:A,6674
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[10]:B,6602
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[10]:C,3277
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[10]:D,3263
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_2[10]:Y,3263
SpiMasterPorts_5/Sck_i_RNIN01B1_1:A,6805
SpiMasterPorts_5/Sck_i_RNIN01B1_1:B,6781
SpiMasterPorts_5/Sck_i_RNIN01B1_1:C,6655
SpiMasterPorts_5/Sck_i_RNIN01B1_1:D,6486
SpiMasterPorts_5/Sck_i_RNIN01B1_1:Y,6486
SpiMasterPorts_5/DataFromMiso_1[2]:ALn,5390
SpiMasterPorts_5/DataFromMiso_1[2]:CLK,6725
SpiMasterPorts_5/DataFromMiso_1[2]:D,
SpiMasterPorts_5/DataFromMiso_1[2]:EN,4162
SpiMasterPorts_5/DataFromMiso_1[2]:Q,6725
SpiMasterPorts_3/Mosi_i_4_2_i_m2_2_0:A,3037
SpiMasterPorts_3/Mosi_i_4_2_i_m2_2_0:B,2959
SpiMasterPorts_3/Mosi_i_4_2_i_m2_2_0:C,2854
SpiMasterPorts_3/Mosi_i_4_2_i_m2_2_0:D,2537
SpiMasterPorts_3/Mosi_i_4_2_i_m2_2_0:Y,2537
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[4]:A,5579
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[4]:B,5504
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[4]:C,5386
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[4]:D,4334
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1OI_5_1[4]:Y,4334
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_2:A,2842
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_2:B,3788
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_2:C,4014
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_2:D,3773
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_2:FCI,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_2:FCO,
SpiMasterPorts_3/Mosi_i_4_18_i_m2_2_wmux_2:Y,2842
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:A,3402
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:B,2432
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:C,2459
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:D,2277
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:Y,2277
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[0]:CLK,5682
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[0]:D,5405
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l[0]:Q,5682
SpiMasterPorts_4/DataToMosi_i[1]:ALn,5390
SpiMasterPorts_4/DataToMosi_i[1]:CLK,2695
SpiMasterPorts_4/DataToMosi_i[1]:D,7523
SpiMasterPorts_4/DataToMosi_i[1]:EN,4272
SpiMasterPorts_4/DataToMosi_i[1]:Q,2695
SpiMasterPorts_2/un6_ncslatchedlto8:A,4549
SpiMasterPorts_2/un6_ncslatchedlto8:B,4500
SpiMasterPorts_2/un6_ncslatchedlto8:C,3437
SpiMasterPorts_2/un6_ncslatchedlto8:D,3275
SpiMasterPorts_2/un6_ncslatchedlto8:Y,3275
SpiMasterPorts_0/DataFromMiso_1[22]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[22]:CLK,6814
SpiMasterPorts_0/DataFromMiso_1[22]:D,6478
SpiMasterPorts_0/DataFromMiso_1[22]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[22]:Q,6814
SpiMasterPorts_4/ClkDiv[0]:ALn,5390
SpiMasterPorts_4/ClkDiv[0]:CLK,3012
SpiMasterPorts_4/ClkDiv[0]:D,5126
SpiMasterPorts_4/ClkDiv[0]:EN,8387
SpiMasterPorts_4/ClkDiv[0]:Q,3012
SpiMasterPorts_1/DataFromMiso_1[12]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[12]:CLK,6597
SpiMasterPorts_1/DataFromMiso_1[12]:D,
SpiMasterPorts_1/DataFromMiso_1[12]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[12]:Q,6597
SpiMasterPorts_1/ClkDiv[0]:ALn,5390
SpiMasterPorts_1/ClkDiv[0]:CLK,3257
SpiMasterPorts_1/ClkDiv[0]:D,5230
SpiMasterPorts_1/ClkDiv[0]:EN,8478
SpiMasterPorts_1/ClkDiv[0]:Q,3257
SpiMasterPorts_1/DataToMosi_i[1]:ALn,5390
SpiMasterPorts_1/DataToMosi_i[1]:CLK,2651
SpiMasterPorts_1/DataToMosi_i[1]:D,7523
SpiMasterPorts_1/DataToMosi_i[1]:EN,3349
SpiMasterPorts_1/DataToMosi_i[1]:Q,2651
SpiMasterPorts_1/ClkDiv_cry[4]:B,7543
SpiMasterPorts_1/ClkDiv_cry[4]:C,5214
SpiMasterPorts_1/ClkDiv_cry[4]:FCI,5151
SpiMasterPorts_1/ClkDiv_cry[4]:FCO,5151
SpiMasterPorts_1/ClkDiv_cry[4]:S,5214
SpiMasterPorts_4/Sck_i_RNIJHBB1:A,6699
SpiMasterPorts_4/Sck_i_RNIJHBB1:B,6656
SpiMasterPorts_4/Sck_i_RNIJHBB1:C,6507
SpiMasterPorts_4/Sck_i_RNIJHBB1:D,6454
SpiMasterPorts_4/Sck_i_RNIJHBB1:Y,6454
SpiMasterPorts_0/DataFromMiso_1[19]:ALn,5390
SpiMasterPorts_0/DataFromMiso_1[19]:CLK,6902
SpiMasterPorts_0/DataFromMiso_1[19]:D,6461
SpiMasterPorts_0/DataFromMiso_1[19]:EN,6171
SpiMasterPorts_0/DataFromMiso_1[19]:Q,6902
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0:An,5390
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0:YWn,5390
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[3]:CLK,8660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[3]:D,7576
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[3]:EN,4210
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO1I[3]:Q,8660
SpiMasterPorts_7/DataFromMiso_1[21]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[21]:CLK,6610
SpiMasterPorts_7/DataFromMiso_1[21]:D,
SpiMasterPorts_7/DataFromMiso_1[21]:EN,3343
SpiMasterPorts_7/DataFromMiso_1[21]:Q,6610
SpiMasterPorts_1/Sck_i_0_0_a2_1_0:A,4649
SpiMasterPorts_1/Sck_i_0_0_a2_1_0:B,4586
SpiMasterPorts_1/Sck_i_0_0_a2_1_0:Y,4586
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_2:A,2886
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_2:B,3923
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_2:C,4058
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_2:D,3818
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_2:FCI,
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_2:FCO,
SpiMasterPorts_5/Mosi_i_4_18_i_m2_2_wmux_2:Y,2886
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[7]:CLK,7576
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[7]:D,7346
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[7]:EN,3444
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTO1OI[7]:Q,7576
SpiMasterPorts_6/SpiBitPos_7_1.SUM[2]:A,7538
SpiMasterPorts_6/SpiBitPos_7_1.SUM[2]:B,7464
SpiMasterPorts_6/SpiBitPos_7_1.SUM[2]:C,5579
SpiMasterPorts_6/SpiBitPos_7_1.SUM[2]:D,4323
SpiMasterPorts_6/SpiBitPos_7_1.SUM[2]:Y,4323
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
SpiMasterPorts_4/DataFromMiso_1_ldmx[18]:A,6531
SpiMasterPorts_4/DataFromMiso_1_ldmx[18]:B,6500
SpiMasterPorts_4/DataFromMiso_1_ldmx[18]:C,
SpiMasterPorts_4/DataFromMiso_1_ldmx[18]:D,7540
SpiMasterPorts_4/DataFromMiso_1_ldmx[18]:Y,6500
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:A,3488
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:B,3409
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:C,6636
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:D,6527
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:Y,3409
SpiMasterPorts_7/SpiBitPos_7_1.N_53_i:A,7688
SpiMasterPorts_7/SpiBitPos_7_1.N_53_i:B,7630
SpiMasterPorts_7/SpiBitPos_7_1.N_53_i:C,3422
SpiMasterPorts_7/SpiBitPos_7_1.N_53_i:D,6527
SpiMasterPorts_7/SpiBitPos_7_1.N_53_i:Y,3422
SpiMasterPorts_6/un16_ncslatchedlto4_i_o2:A,3718
SpiMasterPorts_6/un16_ncslatchedlto4_i_o2:B,3647
SpiMasterPorts_6/un16_ncslatchedlto4_i_o2:Y,3647
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[3]:A,3478
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[3]:B,2513
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[3]:C,6692
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[3]:Y,2513
SpiMasterPorts_6/Mosi_i_8_iv:A,4447
SpiMasterPorts_6/Mosi_i_8_iv:B,2432
SpiMasterPorts_6/Mosi_i_8_iv:C,5327
SpiMasterPorts_6/Mosi_i_8_iv:D,4536
SpiMasterPorts_6/Mosi_i_8_iv:Y,2432
SpiMasterPorts_1/SpiBitPos_7_1.SUM[2]:A,7493
SpiMasterPorts_1/SpiBitPos_7_1.SUM[2]:B,4494
SpiMasterPorts_1/SpiBitPos_7_1.SUM[2]:C,3360
SpiMasterPorts_1/SpiBitPos_7_1.SUM[2]:Y,3360
SpiMasterPorts_7/DataFromMiso_1_en_0[3]:A,6757
SpiMasterPorts_7/DataFromMiso_1_en_0[3]:B,6734
SpiMasterPorts_7/DataFromMiso_1_en_0[3]:C,6632
SpiMasterPorts_7/DataFromMiso_1_en_0[3]:D,6537
SpiMasterPorts_7/DataFromMiso_1_en_0[3]:Y,6537
SpiMasterPorts_1/DataFromMiso_1[14]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[14]:CLK,6749
SpiMasterPorts_1/DataFromMiso_1[14]:D,
SpiMasterPorts_1/DataFromMiso_1[14]:EN,4100
SpiMasterPorts_1/DataFromMiso_1[14]:Q,6749
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_2[7]:A,6823
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_2[7]:B,6767
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_2[7]:C,5735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_3_2[7]:Y,5735
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_o3_0[0]:A,5945
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_o3_0[0]:B,5887
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_o3_0[0]:Y,5887
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[20]:A,6835
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[20]:B,6757
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[20]:C,2598
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[20]:D,2495
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[20]:Y,2495
SpiMasterPorts_7/DataFromMiso_1_ldmx[15]:A,6531
SpiMasterPorts_7/DataFromMiso_1_ldmx[15]:B,5633
SpiMasterPorts_7/DataFromMiso_1_ldmx[15]:C,
SpiMasterPorts_7/DataFromMiso_1_ldmx[15]:D,7540
SpiMasterPorts_7/DataFromMiso_1_ldmx[15]:Y,5633
SpiMasterPorts_1/DataFromMiso_1[17]:ALn,5390
SpiMasterPorts_1/DataFromMiso_1[17]:CLK,6644
SpiMasterPorts_1/DataFromMiso_1[17]:D,
SpiMasterPorts_1/DataFromMiso_1[17]:EN,3356
SpiMasterPorts_1/DataFromMiso_1[17]:Q,6644
SpiMasterPorts_3/DataFromMiso_7_18_0_a2:A,7495
SpiMasterPorts_3/DataFromMiso_7_18_0_a2:B,7414
SpiMasterPorts_3/DataFromMiso_7_18_0_a2:C,6550
SpiMasterPorts_3/DataFromMiso_7_18_0_a2:D,4014
SpiMasterPorts_3/DataFromMiso_7_18_0_a2:Y,4014
SpiMasterPorts_6/ClkDiv[4]:ALn,5390
SpiMasterPorts_6/ClkDiv[4]:CLK,3707
SpiMasterPorts_6/ClkDiv[4]:D,5201
SpiMasterPorts_6/ClkDiv[4]:EN,8485
SpiMasterPorts_6/ClkDiv[4]:Q,3707
SpiMasterPorts_7/DataFromMiso_1[22]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[22]:CLK,6490
SpiMasterPorts_7/DataFromMiso_1[22]:D,5595
SpiMasterPorts_7/DataFromMiso_1[22]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[22]:Q,6490
test_obuf[5]/U0/U_IOENFF:A,
test_obuf[5]/U0/U_IOENFF:Y,
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1[0]:A,6753
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1[0]:B,6660
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1[0]:C,6557
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1[0]:D,6549
SpiMasterPorts_4/SpiBitPos_RNIGQEJ1[0]:Y,6549
SpiMasterPorts_2/DataToMosi_i[12]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[12]:CLK,4006
SpiMasterPorts_2/DataToMosi_i[12]:D,7438
SpiMasterPorts_2/DataToMosi_i[12]:EN,3349
SpiMasterPorts_2/DataToMosi_i[12]:Q,4006
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[0]:A,4610
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[0]:B,7660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[0]:C,5660
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[0]:Y,4610
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:A,3301
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:B,2492
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:C,3409
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:D,3291
Ux2FPGA_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:Y,2492
SpiMasterPorts_5/Mosi_i_8_iv_RNO:A,6751
SpiMasterPorts_5/Mosi_i_8_iv_RNO:B,2798
SpiMasterPorts_5/Mosi_i_8_iv_RNO:C,2432
SpiMasterPorts_5/Mosi_i_8_iv_RNO:Y,2432
SpiMasterPorts_2/DataToMosi_i[8]:ALn,5390
SpiMasterPorts_2/DataToMosi_i[8]:CLK,3928
SpiMasterPorts_2/DataToMosi_i[8]:D,7360
SpiMasterPorts_2/DataToMosi_i[8]:EN,3349
SpiMasterPorts_2/DataToMosi_i[8]:Q,3928
SpiMasterPorts_1/SpiBitPos_7_1.SUM[1]:A,7702
SpiMasterPorts_1/SpiBitPos_7_1.SUM[1]:B,7496
SpiMasterPorts_1/SpiBitPos_7_1.SUM[1]:C,4437
SpiMasterPorts_1/SpiBitPos_7_1.SUM[1]:Y,4437
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_5/U0/U_IOPAD:PAD,
IO_INPUTS_inst_0/IO_OUTPUTS_0/U0_5/U0/U_IOPAD:Y,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
SpiMasterPorts_7/DataFromMiso_1[7]:ALn,5390
SpiMasterPorts_7/DataFromMiso_1[7]:CLK,5648
SpiMasterPorts_7/DataFromMiso_1[7]:D,5633
SpiMasterPorts_7/DataFromMiso_1[7]:EN,6210
SpiMasterPorts_7/DataFromMiso_1[7]:Q,5648
SpiMasterPorts_0/DacNum_i[1]:CLK,7593
SpiMasterPorts_0/DacNum_i[1]:D,7297
SpiMasterPorts_0/DacNum_i[1]:EN,3242
SpiMasterPorts_0/DacNum_i[1]:Q,7593
SpiMasterPorts_6/DataToMosi_i[13]:ALn,5390
SpiMasterPorts_6/DataToMosi_i[13]:CLK,4522
SpiMasterPorts_6/DataToMosi_i[13]:D,7311
SpiMasterPorts_6/DataToMosi_i[13]:EN,4108
SpiMasterPorts_6/DataToMosi_i[13]:Q,4522
SpiMasterPorts_6/Mosi_i_4_2_i_m2_2_0:A,3081
SpiMasterPorts_6/Mosi_i_4_2_i_m2_2_0:B,3003
SpiMasterPorts_6/Mosi_i_4_2_i_m2_2_0:C,2892
SpiMasterPorts_6/Mosi_i_4_2_i_m2_2_0:D,2601
SpiMasterPorts_6/Mosi_i_4_2_i_m2_2_0:Y,2601
SpiMasterPorts_4/Mosi_i_4_23_1_0_wmux:A,4809
SpiMasterPorts_4/Mosi_i_4_23_1_0_wmux:B,4738
SpiMasterPorts_4/Mosi_i_4_23_1_0_wmux:C,2652
SpiMasterPorts_4/Mosi_i_4_23_1_0_wmux:D,2432
SpiMasterPorts_4/Mosi_i_4_23_1_0_wmux:FCO,
SpiMasterPorts_4/Mosi_i_4_23_1_0_wmux:Y,2432
SpiMasterPorts_4/DataFromMiso_1_en_1[18]:A,6792
SpiMasterPorts_4/DataFromMiso_1_en_1[18]:B,6754
SpiMasterPorts_4/DataFromMiso_1_en_1[18]:C,6573
SpiMasterPorts_4/DataFromMiso_1_en_1[18]:D,6531
SpiMasterPorts_4/DataFromMiso_1_en_1[18]:Y,6531
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
PAD_IN_0[8],
PAD_IN_0[7],
PAD_IN_0[6],
PAD_IN_0[5],
PAD_IN_0[4],
PAD_IN_0[3],
PAD_IN_0[2],
PAD_IN_0[1],
PAD_IN_0[0],
PAD_OUT[3],
PAD_OUT[2],
PAD_OUT[1],
PAD_OUT[0],
Tx[0],
test[1],
test[2],
test[3],
test[4],
test[5],
test[6],
test[7],
test[8],
CLK0,
MisoA,
MisoB,
MisoC,
MisoD,
MisoE,
MisoF,
MisoMon0,
MisoMon1,
RX,
MosiA,
MosiB,
MosiC,
MosiD,
MosiE,
MosiF,
MosiMonAdc,
SckADCs,
SckMonAdc,
nCsA,
nCsB,
nCsC,
nCsD,
nCsE,
nCsF,
nCsMonAdc,
DEVRST_N,
