// Seed: 1686695830
module module_0;
  supply0 id_1;
  assign id_1 = -1;
  wire id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri  id_3,
    input  wand id_4
);
  always @(negedge id_4) assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd72,
    parameter id_13 = 32'd1,
    parameter id_2  = 32'd92,
    parameter id_8  = 32'd39
) (
    input tri1 id_0,
    output wire id_1,
    input tri1 _id_2,
    input supply1 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wor _id_8,
    input tri1 id_9,
    input wand id_10
);
  logic [id_2 : id_8] _id_12;
  wire _id_13;
  always @(1) $signed(3);
  ;
  always @(*);
  logic id_14;
  logic [-1 : !  id_13] id_15[1 'h0 : 1];
  ;
  wire [(  -1 'b0 ) : 1  &&  (  id_12  )] id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_17 = 1;
endmodule
