( ( nil
  version "2.1"
  mapType "incremental"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  hierDelim "."
 )
( net
( "~ReadData<29>" "\\~ReadData_29" )
( "~WriteData<14>" "\\~WriteData_14" )
( "WriteDataT<20>" "WriteDataT_20" )
( "~A<18>" "\\~A_18" )
( "AT<10>" "AT_10" )
( "WriteDataT<18>" "WriteDataT_18" )
( "~ReadData<20>" "\\~ReadData_20" )
( "net013<1>" "net013_1" )
( "~WriteData<25>" "\\~WriteData_25" )
( "~ReadData<15>" "\\~ReadData_15" )
( "ReaDataT<17>" "ReaDataT_17" )
( "~RAck<5>" "\\~RAck_5" )
( "ReaDataT<18>" "ReaDataT_18" )
( "~RAck<3>" "\\~RAck_3" )
( "~A<9>" "\\~A_9" )
( "~WriteData<28>" "\\~WriteData_28" )
( "ReaDataT<26>" "ReaDataT_26" )
( "net013<3>" "net013_3" )
( "ReaDataT<27>" "ReaDataT_27" )
( "ReaDataT<25>" "ReaDataT_25" )
( "ReaDataT<24>" "ReaDataT_24" )
( "RWT<0>" "RWT_0" )
( "~WriteData<7>" "\\~WriteData_7" )
( "~A<17>" "\\~A_17" )
( "net018<3>" "net018_3" )
( "~WriteData<23>" "\\~WriteData_23" )
( "ReaDataT<23>" "ReaDataT_23" )
( "AT<9>" "AT_9" )
( "WriteDataT<4>" "WriteDataT_4" )
( "AT<15>" "AT_15" )
( "~WriteData<5>" "\\~WriteData_5" )
( "WriteDataT<24>" "WriteDataT_24" )
( "~ReadData<25>" "\\~ReadData_25" )
( "RAckT<2>" "RAckT_2" )
( "WriteDataT<14>" "WriteDataT_14" )
( "WriteDataT<1>" "WriteDataT_1" )
( "WriteDataT<15>" "WriteDataT_15" )
( "ReaDataT<3>" "ReaDataT_3" )
( "~ReadData<5>" "\\~ReadData_5" )
( "RAckT<3>" "RAckT_3" )
( "net013<2>" "net013_2" )
( "ReaDataT<19>" "ReaDataT_19" )
( "WriteDataT<31>" "WriteDataT_31" )
( "~A<4>" "\\~A_4" )
( "~ReadData<1>" "\\~ReadData_1" )
( "~WriteData<9>" "\\~WriteData_9" )
( "ReaDataT<6>" "ReaDataT_6" )
( "ReaDataT<2>" "ReaDataT_2" )
( "RWT<1>" "RWT_1" )
( "vcc!" "vcc!" )
( "WriteDataT<12>" "WriteDataT_12" )
( "~RAck<2>" "\\~RAck_2" )
( "~WriteData<15>" "\\~WriteData_15" )
( "~ReadData<28>" "\\~ReadData_28" )
( "~WriteData<22>" "\\~WriteData_22" )
( "WriteDataT<5>" "WriteDataT_5" )
( "~ReadData<17>" "\\~ReadData_17" )
( "~A<7>" "\\~A_7" )
( "~WriteData<10>" "\\~WriteData_10" )
( "~WriteData<0>" "\\~WriteData_0" )
( "ReaDataT<30>" "ReaDataT_30" )
( "WriteDataT<6>" "WriteDataT_6" )
( "WriteDataT<13>" "WriteDataT_13" )
( "~A<3>" "\\~A_3" )
( "~WAck<6>" "\\~WAck_6" )
( "~WAck<1>" "\\~WAck_1" )
( "net018<4>" "net018_4" )
( "~WriteData<21>" "\\~WriteData_21" )
( "~ReadData<24>" "\\~ReadData_24" )
( "ReaDataT<31>" "ReaDataT_31" )
( "~ReadData<6>" "\\~ReadData_6" )
( "RAckT<4>" "RAckT_4" )
( "AT<5>" "AT_5" )
( "AT<8>" "AT_8" )
( "WAck<4>" "WAck_4" )
( "~WriteData<8>" "\\~WriteData_8" )
( "WriteDataT<7>" "WriteDataT_7" )
( "AT<0>" "AT_0" )
( "~RAck<4>" "\\~RAck_4" )
( "~WAck<7>" "\\~WAck_7" )
( "ReaDataT<20>" "ReaDataT_20" )
( "~ReadData<14>" "\\~ReadData_14" )
( "WriteDataT<11>" "WriteDataT_11" )
( "WAck<3>" "WAck_3" )
( "WAck<0>" "WAck_0" )
( "AT<7>" "AT_7" )
( "ReaDataT<14>" "ReaDataT_14" )
( "~RAck<7>" "\\~RAck_7" )
( "~A<14>" "\\~A_14" )
( "~ReadData<19>" "\\~ReadData_19" )
( "AT<11>" "AT_11" )
( "AT<13>" "AT_13" )
( "RAckT<5>" "RAckT_5" )
( "ReaDataT<8>" "ReaDataT_8" )
( "WriteDataT<21>" "WriteDataT_21" )
( "~ReadData<16>" "\\~ReadData_16" )
( "~RAck<6>" "\\~RAck_6" )
( "~A<2>" "\\~A_2" )
( "WAck<2>" "WAck_2" )
( "~RW<0>" "\\~RW_0" )
( "WAck<5>" "WAck_5" )
( "~A<6>" "\\~A_6" )
( "~A<12>" "\\~A_12" )
( "~WAck<4>" "\\~WAck_4" )
( "net013<4>" "net013_4" )
( "~WriteData<6>" "\\~WriteData_6" )
( "~A<16>" "\\~A_16" )
( "~ReadData<2>" "\\~ReadData_2" )
( "~A<10>" "\\~A_10" )
( "WAck<7>" "WAck_7" )
( "WAck<6>" "WAck_6" )
( "~WriteData<29>" "\\~WriteData_29" )
( "WriteDataT<19>" "WriteDataT_19" )
( "gnd!" "0" )
( "WriteDataT<0>" "WriteDataT_0" )
( "WriteDataT<30>" "WriteDataT_30" )
( "~A<0>" "\\~A_0" )
( "~ReadData<3>" "\\~ReadData_3" )
( "~WriteData<4>" "\\~WriteData_4" )
( "~WAck<2>" "\\~WAck_2" )
( "AT<19>" "AT_19" )
( "ReaDataT<15>" "ReaDataT_15" )
( "WriteDataT<23>" "WriteDataT_23" )
( "WriteDataT<25>" "WriteDataT_25" )
( "ReaDataT<28>" "ReaDataT_28" )
( "~ReadData<0>" "\\~ReadData_0" )
( "RAckT<1>" "RAckT_1" )
( "~WriteData<16>" "\\~WriteData_16" )
( "AT<1>" "AT_1" )
( "WriteDataT<3>" "WriteDataT_3" )
( "WriteDataT<8>" "WriteDataT_8" )
( "ReaDataT<22>" "ReaDataT_22" )
( "~ReadData<18>" "\\~ReadData_18" )
( "ReaDataT<10>" "ReaDataT_10" )
( "WriteDataT<28>" "WriteDataT_28" )
( "~ReadData<30>" "\\~ReadData_30" )
( "~WriteData<31>" "\\~WriteData_31" )
( "AT<2>" "AT_2" )
( "~ReadData<22>" "\\~ReadData_22" )
( "~A<19>" "\\~A_19" )
( "~WAck<0>" "\\~WAck_0" )
( "WriteDataT<10>" "WriteDataT_10" )
( "~WriteData<24>" "\\~WriteData_24" )
( "~A<1>" "\\~A_1" )
( "~RAck<0>" "\\~RAck_0" )
( "RAckT<7>" "RAckT_7" )
( "AT<14>" "AT_14" )
( "WriteDataT<17>" "WriteDataT_17" )
( "WriteDataT<27>" "WriteDataT_27" )
( "~ReadData<31>" "\\~ReadData_31" )
( "net018<0>" "net018_0" )
( "ReaDataT<21>" "ReaDataT_21" )
( "ReaDataT<0>" "ReaDataT_0" )
( "~WriteData<30>" "\\~WriteData_30" )
( "~WriteData<26>" "\\~WriteData_26" )
( "~WriteData<18>" "\\~WriteData_18" )
( "~WriteData<19>" "\\~WriteData_19" )
( "AT<3>" "AT_3" )
( "WriteDataT<26>" "WriteDataT_26" )
( "~ReadData<7>" "\\~ReadData_7" )
( "~WriteData<2>" "\\~WriteData_2" )
( "~WriteData<1>" "\\~WriteData_1" )
( "RAckT<6>" "RAckT_6" )
( "~WriteData<20>" "\\~WriteData_20" )
( "AT<6>" "AT_6" )
( "ReaDataT<5>" "ReaDataT_5" )
( "WriteDataT<29>" "WriteDataT_29" )
( "~WAck<5>" "\\~WAck_5" )
( "~ReadData<23>" "\\~ReadData_23" )
( "ReaDataT<4>" "ReaDataT_4" )
( "AT<18>" "AT_18" )
( "WAck<1>" "WAck_1" )
( "~WAck<3>" "\\~WAck_3" )
( "vdd!" "vdd!" )
( "RAckT<0>" "RAckT_0" )
( "net013<0>" "net013_0" )
( "~ReadData<26>" "\\~ReadData_26" )
( "~WriteData<3>" "\\~WriteData_3" )
( "WriteDataT<22>" "WriteDataT_22" )
( "~A<11>" "\\~A_11" )
( "~WriteData<12>" "\\~WriteData_12" )
( "ReaDataT<29>" "ReaDataT_29" )
( "~A<8>" "\\~A_8" )
( "net018<1>" "net018_1" )
( "WriteDataT<2>" "WriteDataT_2" )
( "AT<4>" "AT_4" )
( "~WriteData<27>" "\\~WriteData_27" )
( "~WriteData<17>" "\\~WriteData_17" )
( "ReaDataT<9>" "ReaDataT_9" )
( "~ReadData<21>" "\\~ReadData_21" )
( "AT<17>" "AT_17" )
( "AT<16>" "AT_16" )
( "~ReadData<4>" "\\~ReadData_4" )
( "~ReadData<11>" "\\~ReadData_11" )
( "ReaDataT<16>" "ReaDataT_16" )
( "~ReadData<10>" "\\~ReadData_10" )
( "~A<5>" "\\~A_5" )
( "~RAck<1>" "\\~RAck_1" )
( "~A<15>" "\\~A_15" )
( "ReaDataT<7>" "ReaDataT_7" )
( "~ReadData<8>" "\\~ReadData_8" )
( "~RW<1>" "\\~RW_1" )
( "ReaDataT<13>" "ReaDataT_13" )
( "~WriteData<13>" "\\~WriteData_13" )
( "WriteDataT<9>" "WriteDataT_9" )
( "~WriteData<11>" "\\~WriteData_11" )
( "~ReadData<9>" "\\~ReadData_9" )
( "ReaDataT<1>" "ReaDataT_1" )
( "AT<12>" "AT_12" )
( "WriteDataT<16>" "WriteDataT_16" )
( "ReaDataT<12>" "ReaDataT_12" )
( "~ReadData<27>" "\\~ReadData_27" )
( "~A<13>" "\\~A_13" )
( "~ReadData<13>" "\\~ReadData_13" )
( "~ReadData<12>" "\\~ReadData_12" )
( "net018<2>" "net018_2" )
( "ReaDataT<11>" "ReaDataT_11" )
( "~Ack" "\\~Ack" )
 )
( inst
( "I14<16>" "I14_16" )
( "I11<6>" "I11_6" )
( "I5<31>" "I5_31" )
( "I5<4>" "I5_4" )
( "I5<13>" "I5_13" )
( "I5<20>" "I5_20" )
( "I5<26>" "I5_26" )
( "I6<25>" "I6_25" )
( "I5<3>" "I5_3" )
( "I14<1>" "I14_1" )
( "I14<19>" "I14_19" )
( "I14<7>" "I14_7" )
( "I11<0>" "I11_0" )
( "I15<4>" "I15_4" )
( "I5<2>" "I5_2" )
( "I5<8>" "I5_8" )
( "I5<5>" "I5_5" )
( "I6<10>" "I6_10" )
( "I6<16>" "I6_16" )
( "I14<5>" "I14_5" )
( "I11<7>" "I11_7" )
( "I6<1>" "I6_1" )
( "I5<10>" "I5_10" )
( "I6<7>" "I6_7" )
( "I6<29>" "I6_29" )
( "I11<4>" "I11_4" )
( "I5<23>" "I5_23" )
( "I14<13>" "I14_13" )
( "I15<1>" "I15_1" )
( "I5<16>" "I5_16" )
( "I5<17>" "I5_17" )
( "I6<5>" "I6_5" )
( "I5<27>" "I5_27" )
( "I10<5>" "I10_5" )
( "I15<2>" "I15_2" )
( "I5<15>" "I5_15" )
( "I5<12>" "I5_12" )
( "I5<25>" "I5_25" )
( "I5<0>" "I5_0" )
( "I5<24>" "I5_24" )
( "I6<28>" "I6_28" )
( "I14<10>" "I14_10" )
( "I5<6>" "I5_6" )
( "I6<11>" "I6_11" )
( "I6<17>" "I6_17" )
( "I6<30>" "I6_30" )
( "I5<22>" "I5_22" )
( "I6<4>" "I6_4" )
( "I6<9>" "I6_9" )
( "I6<14>" "I6_14" )
( "I10<3>" "I10_3" )
( "I6<6>" "I6_6" )
( "I6<22>" "I6_22" )
( "I14<18>" "I14_18" )
( "I11<2>" "I11_2" )
( "I5<29>" "I5_29" )
( "I14<14>" "I14_14" )
( "I11<5>" "I11_5" )
( "I14<12>" "I14_12" )
( "I5<7>" "I5_7" )
( "I5<11>" "I5_11" )
( "I5<21>" "I5_21" )
( "I16<0>" "I16_0" )
( "I10<6>" "I10_6" )
( "I6<19>" "I6_19" )
( "I14<6>" "I14_6" )
( "I15<3>" "I15_3" )
( "I10<0>" "I10_0" )
( "I5<19>" "I5_19" )
( "I14<0>" "I14_0" )
( "I14<4>" "I14_4" )
( "I14<8>" "I14_8" )
( "I11<1>" "I11_1" )
( "I14<11>" "I14_11" )
( "I6<24>" "I6_24" )
( "I14<17>" "I14_17" )
( "I10<4>" "I10_4" )
( "I6<13>" "I6_13" )
( "I6<18>" "I6_18" )
( "I15<0>" "I15_0" )
( "I5<30>" "I5_30" )
( "I6<0>" "I6_0" )
( "I6<21>" "I6_21" )
( "I6<26>" "I6_26" )
( "I14<3>" "I14_3" )
( "I14<15>" "I14_15" )
( "I6<27>" "I6_27" )
( "I5<28>" "I5_28" )
( "I14<2>" "I14_2" )
( "I11<3>" "I11_3" )
( "I6<31>" "I6_31" )
( "I6<23>" "I6_23" )
( "I6<8>" "I6_8" )
( "I5<1>" "I5_1" )
( "I5<9>" "I5_9" )
( "I6<2>" "I6_2" )
( "I6<12>" "I6_12" )
( "I5<14>" "I5_14" )
( "I6<20>" "I6_20" )
( "I10<1>" "I10_1" )
( "I10<2>" "I10_2" )
( "I6<3>" "I6_3" )
( "I6<15>" "I6_15" )
( "I10<7>" "I10_7" )
( "I16<1>" "I16_1" )
( "I5<18>" "I5_18" )
( "I14<9>" "I14_9" )
 )
( model
( "6T_BANK" "_sub11" )
( "6T_BANK_Test" "_sub12" )
 )
( term
 )
( param
 )
 )
