// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "04/03/2024 12:31:00"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module component_test (
	ALU_zero,
	ALU_srcghtd,
	ALU_functxcfb,
	ALU_opdfsgd,
	ALU_shamtzf,
	PC_branch_offsesgdrt,
	REG_data1sg,
	REG_data2xfbx,
	ALU_c_out,
	ALU_overflow,
	ALU_less_than,
	ALU_equal,
	ALU_result);
output 	ALU_zero;
input 	ALU_srcghtd;
input 	[5:0] ALU_functxcfb;
input 	[5:0] ALU_opdfsgd;
input 	[4:0] ALU_shamtzf;
input 	[31:0] PC_branch_offsesgdrt;
input 	[7:0] REG_data1sg;
input 	[7:0] REG_data2xfbx;
output 	ALU_c_out;
output 	ALU_overflow;
output 	ALU_less_than;
output 	ALU_equal;
output 	[7:0] ALU_result;

// Design Ports Information
// ALU_zero	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_functxcfb[5]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_functxcfb[4]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_opdfsgd[5]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_opdfsgd[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_opdfsgd[3]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_opdfsgd[2]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamtzf[4]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamtzf[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamtzf[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamtzf[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_shamtzf[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[31]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[30]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[29]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[28]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[27]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[26]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[25]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[24]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[23]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[22]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[21]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[20]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[19]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[18]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[17]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[16]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[14]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[13]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[12]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[10]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[9]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[8]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_c_out	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_overflow	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_less_than	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_equal	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_result[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_result[6]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_result[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_result[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_result[3]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_result[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_result[1]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_result[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1sg[7]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[7]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2xfbx[7]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_srcghtd	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_opdfsgd[1]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_functxcfb[3]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_functxcfb[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_functxcfb[2]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_functxcfb[1]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_opdfsgd[0]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2xfbx[6]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1sg[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2xfbx[5]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1sg[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1sg[4]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2xfbx[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[3]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2xfbx[3]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1sg[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[2]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2xfbx[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1sg[3]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1sg[1]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[1]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2xfbx[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data1sg[0]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_branch_offsesgdrt[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_data2xfbx[0]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_RISK_PipelinedProcessor_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \ALU_functxcfb[5]~input_o ;
wire \ALU_functxcfb[4]~input_o ;
wire \ALU_opdfsgd[5]~input_o ;
wire \ALU_opdfsgd[4]~input_o ;
wire \ALU_opdfsgd[3]~input_o ;
wire \ALU_opdfsgd[2]~input_o ;
wire \ALU_shamtzf[4]~input_o ;
wire \ALU_shamtzf[3]~input_o ;
wire \ALU_shamtzf[2]~input_o ;
wire \ALU_shamtzf[1]~input_o ;
wire \ALU_shamtzf[0]~input_o ;
wire \PC_branch_offsesgdrt[31]~input_o ;
wire \PC_branch_offsesgdrt[30]~input_o ;
wire \PC_branch_offsesgdrt[29]~input_o ;
wire \PC_branch_offsesgdrt[28]~input_o ;
wire \PC_branch_offsesgdrt[27]~input_o ;
wire \PC_branch_offsesgdrt[26]~input_o ;
wire \PC_branch_offsesgdrt[25]~input_o ;
wire \PC_branch_offsesgdrt[24]~input_o ;
wire \PC_branch_offsesgdrt[23]~input_o ;
wire \PC_branch_offsesgdrt[22]~input_o ;
wire \PC_branch_offsesgdrt[21]~input_o ;
wire \PC_branch_offsesgdrt[20]~input_o ;
wire \PC_branch_offsesgdrt[19]~input_o ;
wire \PC_branch_offsesgdrt[18]~input_o ;
wire \PC_branch_offsesgdrt[17]~input_o ;
wire \PC_branch_offsesgdrt[16]~input_o ;
wire \PC_branch_offsesgdrt[15]~input_o ;
wire \PC_branch_offsesgdrt[14]~input_o ;
wire \PC_branch_offsesgdrt[13]~input_o ;
wire \PC_branch_offsesgdrt[12]~input_o ;
wire \PC_branch_offsesgdrt[11]~input_o ;
wire \PC_branch_offsesgdrt[10]~input_o ;
wire \PC_branch_offsesgdrt[9]~input_o ;
wire \PC_branch_offsesgdrt[8]~input_o ;
wire \ALU_zero~output_o ;
wire \ALU_c_out~output_o ;
wire \ALU_overflow~output_o ;
wire \ALU_less_than~output_o ;
wire \ALU_equal~output_o ;
wire \ALU_result[7]~output_o ;
wire \ALU_result[6]~output_o ;
wire \ALU_result[5]~output_o ;
wire \ALU_result[4]~output_o ;
wire \ALU_result[3]~output_o ;
wire \ALU_result[2]~output_o ;
wire \ALU_result[1]~output_o ;
wire \ALU_result[0]~output_o ;
wire \REG_data1sg[7]~input_o ;
wire \ALU_functxcfb[2]~input_o ;
wire \ALU_opdfsgd[1]~input_o ;
wire \ALU_functxcfb[3]~input_o ;
wire \ALU_functxcfb[0]~input_o ;
wire \instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ;
wire \ALU_srcghtd~input_o ;
wire \REG_data2xfbx[7]~input_o ;
wire \PC_branch_offsesgdrt[7]~input_o ;
wire \instxds|ALU_mux|outp[7]~0_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ;
wire \PC_branch_offsesgdrt[5]~input_o ;
wire \REG_data2xfbx[5]~input_o ;
wire \instxds|ALU_mux|outp[5]~2_combout ;
wire \REG_data1sg[5]~input_o ;
wire \ALU_functxcfb[1]~input_o ;
wire \ALU_opdfsgd[0]~input_o ;
wire \instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ;
wire \REG_data1sg[6]~input_o ;
wire \PC_branch_offsesgdrt[6]~input_o ;
wire \REG_data2xfbx[6]~input_o ;
wire \instxds|ALU_mux|outp[6]~1_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ;
wire \REG_data1sg[4]~input_o ;
wire \REG_data2xfbx[4]~input_o ;
wire \PC_branch_offsesgdrt[4]~input_o ;
wire \instxds|ALU_mux|outp[4]~3_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout ;
wire \REG_data1sg[3]~input_o ;
wire \PC_branch_offsesgdrt[3]~input_o ;
wire \REG_data2xfbx[3]~input_o ;
wire \instxds|ALU_mux|outp[3]~4_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ;
wire \PC_branch_offsesgdrt[2]~input_o ;
wire \REG_data2xfbx[2]~input_o ;
wire \instxds|ALU_mux|outp[2]~5_combout ;
wire \REG_data1sg[2]~input_o ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ;
wire \REG_data1sg[1]~input_o ;
wire \REG_data2xfbx[1]~input_o ;
wire \PC_branch_offsesgdrt[1]~input_o ;
wire \instxds|ALU_mux|outp[1]~6_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ;
wire \PC_branch_offsesgdrt[0]~input_o ;
wire \REG_data2xfbx[0]~input_o ;
wire \instxds|ALU_mux|outp[0]~7_combout ;
wire \REG_data1sg[0]~input_o ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ;
wire \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ;
wire \instxds|ALU|WideOr0~1_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ;
wire \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ;
wire \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ;
wire \instxds|ALU|WideOr0~0_combout ;
wire \instxds|ALU|WideOr0~combout ;
wire \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ;
wire \instxds|ALU|c_out~0_combout ;
wire \instxds|ALU|c_out~1_combout ;
wire \instxds|ALU|c_out~2_combout ;
wire \instxds|ALU|overflow~combout ;
wire \instxds|ALU|less_than~combout ;
wire \instxds|ALU|Equal0~1_combout ;
wire \instxds|ALU|Equal0~3_combout ;
wire \instxds|ALU|Equal0~2_combout ;
wire \instxds|ALU|Equal0~0_combout ;
wire \instxds|ALU|Equal0~4_combout ;
wire [2:0] \instxds|ALU_Ctrl_asa|ALUControlSignal ;


// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \ALU_zero~output (
	.i(!\instxds|ALU|WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_zero~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_zero~output .bus_hold = "false";
defparam \ALU_zero~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \ALU_c_out~output (
	.i(\instxds|ALU|c_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_c_out~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_c_out~output .bus_hold = "false";
defparam \ALU_c_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \ALU_overflow~output (
	.i(\instxds|ALU|overflow~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_overflow~output .bus_hold = "false";
defparam \ALU_overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \ALU_less_than~output (
	.i(\instxds|ALU|less_than~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_less_than~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_less_than~output .bus_hold = "false";
defparam \ALU_less_than~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \ALU_equal~output (
	.i(\instxds|ALU|Equal0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_equal~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_equal~output .bus_hold = "false";
defparam \ALU_equal~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \ALU_result[7]~output (
	.i(\instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_result[7]~output .bus_hold = "false";
defparam \ALU_result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N2
cycloneiv_io_obuf \ALU_result[6]~output (
	.i(\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_result[6]~output .bus_hold = "false";
defparam \ALU_result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \ALU_result[5]~output (
	.i(\instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_result[5]~output .bus_hold = "false";
defparam \ALU_result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \ALU_result[4]~output (
	.i(\instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_result[4]~output .bus_hold = "false";
defparam \ALU_result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \ALU_result[3]~output (
	.i(\instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_result[3]~output .bus_hold = "false";
defparam \ALU_result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \ALU_result[2]~output (
	.i(\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_result[2]~output .bus_hold = "false";
defparam \ALU_result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \ALU_result[1]~output (
	.i(\instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_result[1]~output .bus_hold = "false";
defparam \ALU_result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \ALU_result[0]~output (
	.i(\instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_result[0]~output .bus_hold = "false";
defparam \ALU_result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
cycloneiv_io_ibuf \REG_data1sg[7]~input (
	.i(REG_data1sg[7]),
	.ibar(gnd),
	.o(\REG_data1sg[7]~input_o ));
// synopsys translate_off
defparam \REG_data1sg[7]~input .bus_hold = "false";
defparam \REG_data1sg[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N1
cycloneiv_io_ibuf \ALU_functxcfb[2]~input (
	.i(ALU_functxcfb[2]),
	.ibar(gnd),
	.o(\ALU_functxcfb[2]~input_o ));
// synopsys translate_off
defparam \ALU_functxcfb[2]~input .bus_hold = "false";
defparam \ALU_functxcfb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N22
cycloneiv_io_ibuf \ALU_opdfsgd[1]~input (
	.i(ALU_opdfsgd[1]),
	.ibar(gnd),
	.o(\ALU_opdfsgd[1]~input_o ));
// synopsys translate_off
defparam \ALU_opdfsgd[1]~input .bus_hold = "false";
defparam \ALU_opdfsgd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneiv_lcell_comb \instxds|ALU_Ctrl_asa|ALUControlSignal[1] (
// Equation(s):
// \instxds|ALU_Ctrl_asa|ALUControlSignal [1] = (!\ALU_opdfsgd[1]~input_o ) # (!\ALU_functxcfb[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_functxcfb[2]~input_o ),
	.datad(\ALU_opdfsgd[1]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_Ctrl_asa|ALUControlSignal[1] .lut_mask = 16'h0FFF;
defparam \instxds|ALU_Ctrl_asa|ALUControlSignal[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \ALU_functxcfb[3]~input (
	.i(ALU_functxcfb[3]),
	.ibar(gnd),
	.o(\ALU_functxcfb[3]~input_o ));
// synopsys translate_off
defparam \ALU_functxcfb[3]~input .bus_hold = "false";
defparam \ALU_functxcfb[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneiv_io_ibuf \ALU_functxcfb[0]~input (
	.i(ALU_functxcfb[0]),
	.ibar(gnd),
	.o(\ALU_functxcfb[0]~input_o ));
// synopsys translate_off
defparam \ALU_functxcfb[0]~input .bus_hold = "false";
defparam \ALU_functxcfb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneiv_lcell_comb \instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0 (
// Equation(s):
// \instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  = (\ALU_opdfsgd[1]~input_o  & ((\ALU_functxcfb[3]~input_o ) # (\ALU_functxcfb[0]~input_o )))

	.dataa(\ALU_functxcfb[3]~input_o ),
	.datab(\ALU_functxcfb[0]~input_o ),
	.datac(gnd),
	.datad(\ALU_opdfsgd[1]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0 .lut_mask = 16'hEE00;
defparam \instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N1
cycloneiv_io_ibuf \ALU_srcghtd~input (
	.i(ALU_srcghtd),
	.ibar(gnd),
	.o(\ALU_srcghtd~input_o ));
// synopsys translate_off
defparam \ALU_srcghtd~input .bus_hold = "false";
defparam \ALU_srcghtd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \REG_data2xfbx[7]~input (
	.i(REG_data2xfbx[7]),
	.ibar(gnd),
	.o(\REG_data2xfbx[7]~input_o ));
// synopsys translate_off
defparam \REG_data2xfbx[7]~input .bus_hold = "false";
defparam \REG_data2xfbx[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[7]~input (
	.i(PC_branch_offsesgdrt[7]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[7]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[7]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
cycloneiv_lcell_comb \instxds|ALU_mux|outp[7]~0 (
// Equation(s):
// \instxds|ALU_mux|outp[7]~0_combout  = (\ALU_srcghtd~input_o  & ((\PC_branch_offsesgdrt[7]~input_o ))) # (!\ALU_srcghtd~input_o  & (\REG_data2xfbx[7]~input_o ))

	.dataa(\ALU_srcghtd~input_o ),
	.datab(\REG_data2xfbx[7]~input_o ),
	.datac(gnd),
	.datad(\PC_branch_offsesgdrt[7]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_mux|outp[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_mux|outp[7]~0 .lut_mask = 16'hEE44;
defparam \instxds|ALU_mux|outp[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N26
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~0 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout  = (!\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & ((\REG_data1sg[7]~input_o  & ((\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\instxds|ALU_mux|outp[7]~0_combout ))) # (!\REG_data1sg[7]~input_o  
// & (\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & \instxds|ALU_mux|outp[7]~0_combout ))))

	.dataa(\REG_data1sg[7]~input_o ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datad(\instxds|ALU_mux|outp[7]~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~0 .lut_mask = 16'h3220;
defparam \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[5]~input (
	.i(PC_branch_offsesgdrt[5]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[5]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[5]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y13_N8
cycloneiv_io_ibuf \REG_data2xfbx[5]~input (
	.i(REG_data2xfbx[5]),
	.ibar(gnd),
	.o(\REG_data2xfbx[5]~input_o ));
// synopsys translate_off
defparam \REG_data2xfbx[5]~input .bus_hold = "false";
defparam \REG_data2xfbx[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N8
cycloneiv_lcell_comb \instxds|ALU_mux|outp[5]~2 (
// Equation(s):
// \instxds|ALU_mux|outp[5]~2_combout  = (\ALU_srcghtd~input_o  & (\PC_branch_offsesgdrt[5]~input_o )) # (!\ALU_srcghtd~input_o  & ((\REG_data2xfbx[5]~input_o )))

	.dataa(\ALU_srcghtd~input_o ),
	.datab(gnd),
	.datac(\PC_branch_offsesgdrt[5]~input_o ),
	.datad(\REG_data2xfbx[5]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_mux|outp[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_mux|outp[5]~2 .lut_mask = 16'hF5A0;
defparam \instxds|ALU_mux|outp[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneiv_io_ibuf \REG_data1sg[5]~input (
	.i(REG_data1sg[5]),
	.ibar(gnd),
	.o(\REG_data1sg[5]~input_o ));
// synopsys translate_off
defparam \REG_data1sg[5]~input .bus_hold = "false";
defparam \REG_data1sg[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y10_N8
cycloneiv_io_ibuf \ALU_functxcfb[1]~input (
	.i(ALU_functxcfb[1]),
	.ibar(gnd),
	.o(\ALU_functxcfb[1]~input_o ));
// synopsys translate_off
defparam \ALU_functxcfb[1]~input .bus_hold = "false";
defparam \ALU_functxcfb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N1
cycloneiv_io_ibuf \ALU_opdfsgd[0]~input (
	.i(ALU_opdfsgd[0]),
	.ibar(gnd),
	.o(\ALU_opdfsgd[0]~input_o ));
// synopsys translate_off
defparam \ALU_opdfsgd[0]~input .bus_hold = "false";
defparam \ALU_opdfsgd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneiv_lcell_comb \instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1 (
// Equation(s):
// \instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  = (\ALU_opdfsgd[1]~input_o  & (\ALU_functxcfb[1]~input_o )) # (!\ALU_opdfsgd[1]~input_o  & ((\ALU_opdfsgd[0]~input_o )))

	.dataa(\ALU_functxcfb[1]~input_o ),
	.datab(gnd),
	.datac(\ALU_opdfsgd[0]~input_o ),
	.datad(\ALU_opdfsgd[1]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1 .lut_mask = 16'hAAF0;
defparam \instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  = (\REG_data1sg[5]~input_o  & (\instxds|ALU_mux|outp[5]~2_combout  $ (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))

	.dataa(\instxds|ALU_mux|outp[5]~2_combout ),
	.datab(\REG_data1sg[5]~input_o ),
	.datac(gnd),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out .lut_mask = 16'h4488;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneiv_io_ibuf \REG_data1sg[6]~input (
	.i(REG_data1sg[6]),
	.ibar(gnd),
	.o(\REG_data1sg[6]~input_o ));
// synopsys translate_off
defparam \REG_data1sg[6]~input .bus_hold = "false";
defparam \REG_data1sg[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[6]~input (
	.i(PC_branch_offsesgdrt[6]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[6]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[6]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \REG_data2xfbx[6]~input (
	.i(REG_data2xfbx[6]),
	.ibar(gnd),
	.o(\REG_data2xfbx[6]~input_o ));
// synopsys translate_off
defparam \REG_data2xfbx[6]~input .bus_hold = "false";
defparam \REG_data2xfbx[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
cycloneiv_lcell_comb \instxds|ALU_mux|outp[6]~1 (
// Equation(s):
// \instxds|ALU_mux|outp[6]~1_combout  = (\ALU_srcghtd~input_o  & (\PC_branch_offsesgdrt[6]~input_o )) # (!\ALU_srcghtd~input_o  & ((\REG_data2xfbx[6]~input_o )))

	.dataa(\PC_branch_offsesgdrt[6]~input_o ),
	.datab(gnd),
	.datac(\REG_data2xfbx[6]~input_o ),
	.datad(\ALU_srcghtd~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_mux|outp[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_mux|outp[6]~1 .lut_mask = 16'hAAF0;
defparam \instxds|ALU_mux|outp[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout  = (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  & ((\REG_data1sg[6]~input_o ) # (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\instxds|ALU_mux|outp[6]~1_combout )))) # (!\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  & (\REG_data1sg[6]~input_o  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[6]~1_combout 
// ))))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\REG_data1sg[6]~input_o ),
	.datad(\instxds|ALU_mux|outp[6]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 .lut_mask = 16'hB2E8;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  = \instxds|ALU_mux|outp[5]~2_combout  $ (\REG_data1sg[5]~input_o  $ (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))

	.dataa(\instxds|ALU_mux|outp[5]~2_combout ),
	.datab(\REG_data1sg[5]~input_o ),
	.datac(gnd),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum .lut_mask = 16'h9966;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N8
cycloneiv_io_ibuf \REG_data1sg[4]~input (
	.i(REG_data1sg[4]),
	.ibar(gnd),
	.o(\REG_data1sg[4]~input_o ));
// synopsys translate_off
defparam \REG_data1sg[4]~input .bus_hold = "false";
defparam \REG_data1sg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N8
cycloneiv_io_ibuf \REG_data2xfbx[4]~input (
	.i(REG_data2xfbx[4]),
	.ibar(gnd),
	.o(\REG_data2xfbx[4]~input_o ));
// synopsys translate_off
defparam \REG_data2xfbx[4]~input .bus_hold = "false";
defparam \REG_data2xfbx[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[4]~input (
	.i(PC_branch_offsesgdrt[4]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[4]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[4]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N10
cycloneiv_lcell_comb \instxds|ALU_mux|outp[4]~3 (
// Equation(s):
// \instxds|ALU_mux|outp[4]~3_combout  = (\ALU_srcghtd~input_o  & ((\PC_branch_offsesgdrt[4]~input_o ))) # (!\ALU_srcghtd~input_o  & (\REG_data2xfbx[4]~input_o ))

	.dataa(\ALU_srcghtd~input_o ),
	.datab(\REG_data2xfbx[4]~input_o ),
	.datac(gnd),
	.datad(\PC_branch_offsesgdrt[4]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_mux|outp[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_mux|outp[4]~3 .lut_mask = 16'hEE44;
defparam \instxds|ALU_mux|outp[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout  = \instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\REG_data1sg[4]~input_o  $ (\instxds|ALU_mux|outp[4]~3_combout ))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\REG_data1sg[4]~input_o ),
	.datad(\instxds|ALU_mux|outp[4]~3_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum .lut_mask = 16'hC33C;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
cycloneiv_io_ibuf \REG_data1sg[3]~input (
	.i(REG_data1sg[3]),
	.ibar(gnd),
	.o(\REG_data1sg[3]~input_o ));
// synopsys translate_off
defparam \REG_data1sg[3]~input .bus_hold = "false";
defparam \REG_data1sg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y12_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[3]~input (
	.i(PC_branch_offsesgdrt[3]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[3]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[3]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N1
cycloneiv_io_ibuf \REG_data2xfbx[3]~input (
	.i(REG_data2xfbx[3]),
	.ibar(gnd),
	.o(\REG_data2xfbx[3]~input_o ));
// synopsys translate_off
defparam \REG_data2xfbx[3]~input .bus_hold = "false";
defparam \REG_data2xfbx[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N20
cycloneiv_lcell_comb \instxds|ALU_mux|outp[3]~4 (
// Equation(s):
// \instxds|ALU_mux|outp[3]~4_combout  = (\ALU_srcghtd~input_o  & (\PC_branch_offsesgdrt[3]~input_o )) # (!\ALU_srcghtd~input_o  & ((\REG_data2xfbx[3]~input_o )))

	.dataa(\ALU_srcghtd~input_o ),
	.datab(\PC_branch_offsesgdrt[3]~input_o ),
	.datac(\REG_data2xfbx[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instxds|ALU_mux|outp[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_mux|outp[3]~4 .lut_mask = 16'hD8D8;
defparam \instxds|ALU_mux|outp[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout  = \REG_data1sg[3]~input_o  $ (\instxds|ALU_mux|outp[3]~4_combout  $ (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))

	.dataa(gnd),
	.datab(\REG_data1sg[3]~input_o ),
	.datac(\instxds|ALU_mux|outp[3]~4_combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum .lut_mask = 16'hC33C;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[2]~input (
	.i(PC_branch_offsesgdrt[2]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[2]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[2]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneiv_io_ibuf \REG_data2xfbx[2]~input (
	.i(REG_data2xfbx[2]),
	.ibar(gnd),
	.o(\REG_data2xfbx[2]~input_o ));
// synopsys translate_off
defparam \REG_data2xfbx[2]~input .bus_hold = "false";
defparam \REG_data2xfbx[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N30
cycloneiv_lcell_comb \instxds|ALU_mux|outp[2]~5 (
// Equation(s):
// \instxds|ALU_mux|outp[2]~5_combout  = (\ALU_srcghtd~input_o  & (\PC_branch_offsesgdrt[2]~input_o )) # (!\ALU_srcghtd~input_o  & ((\REG_data2xfbx[2]~input_o )))

	.dataa(gnd),
	.datab(\PC_branch_offsesgdrt[2]~input_o ),
	.datac(\REG_data2xfbx[2]~input_o ),
	.datad(\ALU_srcghtd~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_mux|outp[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_mux|outp[2]~5 .lut_mask = 16'hCCF0;
defparam \instxds|ALU_mux|outp[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N8
cycloneiv_io_ibuf \REG_data1sg[2]~input (
	.i(REG_data1sg[2]),
	.ibar(gnd),
	.o(\REG_data1sg[2]~input_o ));
// synopsys translate_off
defparam \REG_data1sg[2]~input .bus_hold = "false";
defparam \REG_data1sg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout  = (\REG_data1sg[2]~input_o  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[2]~5_combout )))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU_mux|outp[2]~5_combout ),
	.datad(\REG_data1sg[2]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out .lut_mask = 16'h3C00;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout  = (\REG_data1sg[3]~input_o  & ((\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ) # (\instxds|ALU_mux|outp[3]~4_combout  $ 
// (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))) # (!\REG_data1sg[3]~input_o  & (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout  & (\instxds|ALU_mux|outp[3]~4_combout  $ 
// (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))))

	.dataa(\REG_data1sg[3]~input_o ),
	.datab(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ),
	.datac(\instxds|ALU_mux|outp[3]~4_combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 .lut_mask = 16'h8EE8;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  = \instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[2]~5_combout  $ (\REG_data1sg[2]~input_o ))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU_mux|outp[2]~5_combout ),
	.datad(\REG_data1sg[2]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum .lut_mask = 16'hC33C;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y11_N1
cycloneiv_io_ibuf \REG_data1sg[1]~input (
	.i(REG_data1sg[1]),
	.ibar(gnd),
	.o(\REG_data1sg[1]~input_o ));
// synopsys translate_off
defparam \REG_data1sg[1]~input .bus_hold = "false";
defparam \REG_data1sg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N15
cycloneiv_io_ibuf \REG_data2xfbx[1]~input (
	.i(REG_data2xfbx[1]),
	.ibar(gnd),
	.o(\REG_data2xfbx[1]~input_o ));
// synopsys translate_off
defparam \REG_data2xfbx[1]~input .bus_hold = "false";
defparam \REG_data2xfbx[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[1]~input (
	.i(PC_branch_offsesgdrt[1]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[1]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[1]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N16
cycloneiv_lcell_comb \instxds|ALU_mux|outp[1]~6 (
// Equation(s):
// \instxds|ALU_mux|outp[1]~6_combout  = (\ALU_srcghtd~input_o  & ((\PC_branch_offsesgdrt[1]~input_o ))) # (!\ALU_srcghtd~input_o  & (\REG_data2xfbx[1]~input_o ))

	.dataa(gnd),
	.datab(\REG_data2xfbx[1]~input_o ),
	.datac(\PC_branch_offsesgdrt[1]~input_o ),
	.datad(\ALU_srcghtd~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_mux|outp[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_mux|outp[1]~6 .lut_mask = 16'hF0CC;
defparam \instxds|ALU_mux|outp[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  = \REG_data1sg[1]~input_o  $ (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[1]~6_combout ))

	.dataa(\REG_data1sg[1]~input_o ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU_mux|outp[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum .lut_mask = 16'h9696;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[0]~input (
	.i(PC_branch_offsesgdrt[0]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[0]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[0]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneiv_io_ibuf \REG_data2xfbx[0]~input (
	.i(REG_data2xfbx[0]),
	.ibar(gnd),
	.o(\REG_data2xfbx[0]~input_o ));
// synopsys translate_off
defparam \REG_data2xfbx[0]~input .bus_hold = "false";
defparam \REG_data2xfbx[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N2
cycloneiv_lcell_comb \instxds|ALU_mux|outp[0]~7 (
// Equation(s):
// \instxds|ALU_mux|outp[0]~7_combout  = (\ALU_srcghtd~input_o  & (\PC_branch_offsesgdrt[0]~input_o )) # (!\ALU_srcghtd~input_o  & ((\REG_data2xfbx[0]~input_o )))

	.dataa(\PC_branch_offsesgdrt[0]~input_o ),
	.datab(\REG_data2xfbx[0]~input_o ),
	.datac(gnd),
	.datad(\ALU_srcghtd~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU_mux|outp[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU_mux|outp[0]~7 .lut_mask = 16'hAACC;
defparam \instxds|ALU_mux|outp[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y11_N8
cycloneiv_io_ibuf \REG_data1sg[0]~input (
	.i(REG_data1sg[0]),
	.ibar(gnd),
	.o(\REG_data1sg[0]~input_o ));
// synopsys translate_off
defparam \REG_data1sg[0]~input .bus_hold = "false";
defparam \REG_data1sg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  = (\REG_data1sg[0]~input_o  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[0]~7_combout )))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU_mux|outp[0]~7_combout ),
	.datad(\REG_data1sg[0]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out .lut_mask = 16'h3C00;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout  = (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  & (\instxds|ALU_mux|outp[0]~7_combout  $ (!\REG_data1sg[0]~input_o )))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU_mux|outp[0]~7_combout ),
	.datad(\REG_data1sg[0]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 .lut_mask = 16'hC00C;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  = (\REG_data1sg[1]~input_o  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[1]~6_combout )))

	.dataa(\REG_data1sg[1]~input_o ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU_mux|outp[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out .lut_mask = 16'h2828;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout  = (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ) # ((\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & 
// ((\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ) # (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ))))

	.dataa(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datac(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.datad(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 .lut_mask = 16'hFFA8;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  = (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ) # ((\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout  & 
// (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout )))

	.dataa(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~0_combout ),
	.datac(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datad(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 .lut_mask = 16'hECCC;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N2
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout  = (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout  & 
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout ),
	.datac(gnd),
	.datad(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 .lut_mask = 16'h8800;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  = \instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\REG_data1sg[6]~input_o  $ (\instxds|ALU_mux|outp[6]~1_combout ))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\REG_data1sg[6]~input_o ),
	.datad(\instxds|ALU_mux|outp[6]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum .lut_mask = 16'hC33C;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  = (\REG_data1sg[4]~input_o  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[4]~3_combout )))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\REG_data1sg[4]~input_o ),
	.datad(\instxds|ALU_mux|outp[4]~3_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out .lut_mask = 16'h30C0;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N8
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout  = (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & 
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datab(gnd),
	.datac(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datad(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 .lut_mask = 16'hA000;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N20
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout  = (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ) # ((\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ) # ((\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout  
// & \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout )))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~0_combout ),
	.datab(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ),
	.datac(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~1_combout ),
	.datad(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl .lut_mask = 16'hFEFA;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N28
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout  = \REG_data1sg[7]~input_o  $ (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[7]~0_combout ))

	.dataa(\REG_data1sg[7]~input_o ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(gnd),
	.datad(\instxds|ALU_mux|outp[7]~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum .lut_mask = 16'h9966;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N4
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout  = (\instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ) # ((\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout  $ 
// (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ))))

	.dataa(\instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~0_combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout ),
	.datad(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1 .lut_mask = 16'hAEEA;
defparam \instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout  = (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  & ((\REG_data1sg[4]~input_o ) # (\instxds|ALU_mux|outp[4]~3_combout  $ (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout 
// )))) # (!\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  & (\REG_data1sg[4]~input_o  & (\instxds|ALU_mux|outp[4]~3_combout  $ (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))))

	.dataa(\instxds|ALU_mux|outp[4]~3_combout ),
	.datab(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.datac(\REG_data1sg[4]~input_o ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4 .lut_mask = 16'hD4E8;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~0 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout  = (!\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & ((\instxds|ALU_mux|outp[5]~2_combout  & ((\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\REG_data1sg[5]~input_o ))) # 
// (!\instxds|ALU_mux|outp[5]~2_combout  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & \REG_data1sg[5]~input_o ))))

	.dataa(\instxds|ALU_mux|outp[5]~2_combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\REG_data1sg[5]~input_o ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~0 .lut_mask = 16'h00E8;
defparam \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout  = (\instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ) # ((\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout  $ 
// (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ))))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~4_combout ),
	.datab(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datac(\instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~0_combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1 .lut_mask = 16'hF6F0;
defparam \instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout  = (\instxds|ALU_mux|outp[0]~7_combout  & ((\REG_data1sg[0]~input_o ))) # (!\instxds|ALU_mux|outp[0]~7_combout  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU_mux|outp[0]~7_combout ),
	.datad(\REG_data1sg[0]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 .lut_mask = 16'hFC0C;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~0 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout  = (!\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & ((\REG_data1sg[1]~input_o  & ((\instxds|ALU_mux|outp[1]~6_combout ) # (\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ))) # (!\REG_data1sg[1]~input_o  
// & (\instxds|ALU_mux|outp[1]~6_combout  & \instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ))))

	.dataa(\REG_data1sg[1]~input_o ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\instxds|ALU_mux|outp[1]~6_combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~0 .lut_mask = 16'h3220;
defparam \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout  = (\instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ) # ((\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  $ 
// (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ))))

	.dataa(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.datac(\instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~0_combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1 .lut_mask = 16'hF6F0;
defparam \instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~0 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout  = (!\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & ((\instxds|ALU_mux|outp[2]~5_combout  & ((\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\REG_data1sg[2]~input_o ))) # 
// (!\instxds|ALU_mux|outp[2]~5_combout  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & \REG_data1sg[2]~input_o ))))

	.dataa(\instxds|ALU_mux|outp[2]~5_combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datad(\REG_data1sg[2]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~0 .lut_mask = 16'h3220;
defparam \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout  = (\REG_data1sg[1]~input_o  & ((\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ) # (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\instxds|ALU_mux|outp[1]~6_combout )))) # (!\REG_data1sg[1]~input_o  & (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[1]~6_combout 
// ))))

	.dataa(\REG_data1sg[1]~input_o ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU_mux|outp[1]~6_combout ),
	.datad(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 .lut_mask = 16'hBE28;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~1 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout  = (!\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout  & ((!\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ) # 
// (!\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout )))

	.dataa(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~0_combout ),
	.datab(gnd),
	.datac(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~2_combout ),
	.datad(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~1 .lut_mask = 16'h050F;
defparam \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout  = (\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ) # ((\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  $ 
// (!\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ))))

	.dataa(\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~0_combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datad(\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2 .lut_mask = 16'hEAAE;
defparam \instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout  = (\REG_data1sg[0]~input_o  & ((\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & (!\instxds|ALU_mux|outp[0]~7_combout )) # (!\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & ((\instxds|ALU_mux|outp[0]~7_combout ) 
// # (\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ))))) # (!\REG_data1sg[0]~input_o  & (\instxds|ALU_mux|outp[0]~7_combout  & ((\instxds|ALU_Ctrl_asa|ALUControlSignal [1]) # (\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ))))

	.dataa(\REG_data1sg[0]~input_o ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\instxds|ALU_mux|outp[0]~7_combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0 .lut_mask = 16'h7A68;
defparam \instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneiv_lcell_comb \instxds|ALU|WideOr0~1 (
// Equation(s):
// \instxds|ALU|WideOr0~1_combout  = (\instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ) # ((\instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ) # ((\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ) # (\instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout )))

	.dataa(\instxds|ALU|mux2|tsb0|loop0:5:tsb|outp~1_combout ),
	.datab(\instxds|ALU|mux2|tsb0|loop0:1:tsb|outp~1_combout ),
	.datac(\instxds|ALU|mux2|tsb0|loop0:2:tsb|outp~2_combout ),
	.datad(\instxds|ALU|mux2|tsb0|loop0:0:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \instxds|ALU|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~0 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout  = (!\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & ((\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & ((\REG_data1sg[6]~input_o ) # (\instxds|ALU_mux|outp[6]~1_combout ))) # 
// (!\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & (\REG_data1sg[6]~input_o  & \instxds|ALU_mux|outp[6]~1_combout ))))

	.dataa(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\REG_data1sg[6]~input_o ),
	.datad(\instxds|ALU_mux|outp[6]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~0 .lut_mask = 16'h5440;
defparam \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N0
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout  = (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & ((\REG_data1sg[5]~input_o ) # (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ 
// (\instxds|ALU_mux|outp[5]~2_combout )))) # (!\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout  & (\REG_data1sg[5]~input_o  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[5]~2_combout 
// ))))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\REG_data1sg[5]~input_o ),
	.datad(\instxds|ALU_mux|outp[5]~2_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3 .lut_mask = 16'hB2E8;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N18
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~1 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout  = (\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  $ (((\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout ) # 
// (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout )))))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~3_combout ),
	.datac(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c~2_combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~1 .lut_mask = 16'h5600;
defparam \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout  = (\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ) # (\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~0_combout ),
	.datad(\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2 .lut_mask = 16'hFFF0;
defparam \instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout  = (\REG_data1sg[2]~input_o  & ((\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ) # (\instxds|ALU_mux|outp[2]~5_combout  $ 
// (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout )))) # (!\REG_data1sg[2]~input_o  & (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout  & (\instxds|ALU_mux|outp[2]~5_combout  $ 
// (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ))))

	.dataa(\REG_data1sg[2]~input_o ),
	.datab(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.datac(\instxds|ALU_mux|outp[2]~5_combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 .lut_mask = 16'h8EE8;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout  = (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ) # ((\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & 
// (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout  & \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout )))

	.dataa(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~0_combout ),
	.datac(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datad(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 .lut_mask = 16'hFF80;
defparam \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N14
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~0 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout  = (!\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & ((\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & ((\REG_data1sg[3]~input_o ) # (\instxds|ALU_mux|outp[3]~4_combout ))) # 
// (!\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & (\REG_data1sg[3]~input_o  & \instxds|ALU_mux|outp[3]~4_combout ))))

	.dataa(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\REG_data1sg[3]~input_o ),
	.datad(\instxds|ALU_mux|outp[3]~4_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~0 .lut_mask = 16'h3220;
defparam \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N24
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout  = (\instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ) # ((\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout  $ 
// (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ))))

	.dataa(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.datac(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~1_combout ),
	.datad(\instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1 .lut_mask = 16'hFF48;
defparam \instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~0 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout  = (!\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & ((\instxds|ALU_mux|outp[4]~3_combout  & ((\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ) # (\REG_data1sg[4]~input_o ))) # 
// (!\instxds|ALU_mux|outp[4]~3_combout  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & \REG_data1sg[4]~input_o ))))

	.dataa(\instxds|ALU_mux|outp[4]~3_combout ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datac(\REG_data1sg[4]~input_o ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~0 .lut_mask = 16'h00E8;
defparam \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneiv_lcell_comb \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1 (
// Equation(s):
// \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout  = (\instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ) # ((\instxds|ALU_Ctrl_asa|ALUControlSignal [1] & (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  $ 
// (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout ))))

	.dataa(\instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~0_combout ),
	.datab(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.datac(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout ),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal [1]),
	.cin(gnd),
	.combout(\instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1 .lut_mask = 16'hBEAA;
defparam \instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneiv_lcell_comb \instxds|ALU|WideOr0~0 (
// Equation(s):
// \instxds|ALU|WideOr0~0_combout  = (\instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ) # (\instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout )

	.dataa(\instxds|ALU|mux2|tsb0|loop0:3:tsb|outp~1_combout ),
	.datab(gnd),
	.datac(\instxds|ALU|mux2|tsb0|loop0:4:tsb|outp~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instxds|ALU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|WideOr0~0 .lut_mask = 16'hFAFA;
defparam \instxds|ALU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneiv_lcell_comb \instxds|ALU|WideOr0 (
// Equation(s):
// \instxds|ALU|WideOr0~combout  = (\instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ) # ((\instxds|ALU|WideOr0~1_combout ) # ((\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ) # (\instxds|ALU|WideOr0~0_combout )))

	.dataa(\instxds|ALU|mux2|tsb0|loop0:7:tsb|outp~1_combout ),
	.datab(\instxds|ALU|WideOr0~1_combout ),
	.datac(\instxds|ALU|mux2|tsb0|loop0:6:tsb|outp~2_combout ),
	.datad(\instxds|ALU|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|WideOr0 .lut_mask = 16'hFFFE;
defparam \instxds|ALU|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N30
cycloneiv_lcell_comb \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|c_out (
// Equation(s):
// \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout  = (\REG_data1sg[6]~input_o  & (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  $ (\instxds|ALU_mux|outp[6]~1_combout )))

	.dataa(gnd),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\REG_data1sg[6]~input_o ),
	.datad(\instxds|ALU_mux|outp[6]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|c_out .lut_mask = 16'h30C0;
defparam \instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|c_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N16
cycloneiv_lcell_comb \instxds|ALU|c_out~0 (
// Equation(s):
// \instxds|ALU|c_out~0_combout  = (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout  & ((\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ) # 
// ((\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout  & \instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ))))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum~combout ),
	.datac(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out~combout ),
	.datad(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|c_out~0 .lut_mask = 16'hA8A0;
defparam \instxds|ALU|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N10
cycloneiv_lcell_comb \instxds|ALU|c_out~1 (
// Equation(s):
// \instxds|ALU|c_out~1_combout  = (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ) # ((\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout  & 
// ((\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ) # (\instxds|ALU|c_out~0_combout ))))

	.dataa(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~combout ),
	.datab(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out~combout ),
	.datac(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|c_out~combout ),
	.datad(\instxds|ALU|c_out~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|c_out~1 .lut_mask = 16'hFAF8;
defparam \instxds|ALU|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N18
cycloneiv_lcell_comb \instxds|ALU|c_out~2 (
// Equation(s):
// \instxds|ALU|c_out~2_combout  = (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  & ((\REG_data1sg[7]~input_o  & ((\instxds|ALU|c_out~1_combout ) # (!\instxds|ALU_mux|outp[7]~0_combout ))) # (!\REG_data1sg[7]~input_o  & (\instxds|ALU|c_out~1_combout  
// & !\instxds|ALU_mux|outp[7]~0_combout ))))

	.dataa(\REG_data1sg[7]~input_o ),
	.datab(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.datac(\instxds|ALU|c_out~1_combout ),
	.datad(\instxds|ALU_mux|outp[7]~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|c_out~2 .lut_mask = 16'h80C8;
defparam \instxds|ALU|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneiv_lcell_comb \instxds|ALU|overflow (
// Equation(s):
// \instxds|ALU|overflow~combout  = (\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout  & (\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout  $ (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout )))

	.dataa(\instxds|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2_combout ),
	.datab(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout ),
	.datac(gnd),
	.datad(\instxds|ALU_Ctrl_asa|ALUControlSignal[2]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|overflow~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|overflow .lut_mask = 16'h6600;
defparam \instxds|ALU|overflow .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N12
cycloneiv_lcell_comb \instxds|ALU|less_than (
// Equation(s):
// \instxds|ALU|less_than~combout  = (!\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout  & (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout  $ (\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout )))

	.dataa(\instxds|ALU_Ctrl_asa|ALUControlSignal[0]~0_combout ),
	.datab(gnd),
	.datac(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl~combout ),
	.datad(\instxds|ALU|AU|decode|loop0:1:cla4_adder_inst|loop0:3:half_adder_inst|sum~combout ),
	.cin(gnd),
	.combout(\instxds|ALU|less_than~combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|less_than .lut_mask = 16'h0550;
defparam \instxds|ALU|less_than .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneiv_lcell_comb \instxds|ALU|Equal0~1 (
// Equation(s):
// \instxds|ALU|Equal0~1_combout  = (\instxds|ALU_mux|outp[4]~3_combout  & (\REG_data1sg[4]~input_o  & (\instxds|ALU_mux|outp[2]~5_combout  $ (!\REG_data1sg[2]~input_o )))) # (!\instxds|ALU_mux|outp[4]~3_combout  & (!\REG_data1sg[4]~input_o  & 
// (\instxds|ALU_mux|outp[2]~5_combout  $ (!\REG_data1sg[2]~input_o ))))

	.dataa(\instxds|ALU_mux|outp[4]~3_combout ),
	.datab(\instxds|ALU_mux|outp[2]~5_combout ),
	.datac(\REG_data1sg[4]~input_o ),
	.datad(\REG_data1sg[2]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|Equal0~1 .lut_mask = 16'h8421;
defparam \instxds|ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N22
cycloneiv_lcell_comb \instxds|ALU|Equal0~3 (
// Equation(s):
// \instxds|ALU|Equal0~3_combout  = (\REG_data1sg[7]~input_o  & (\instxds|ALU_mux|outp[7]~0_combout  & (\REG_data1sg[3]~input_o  $ (!\instxds|ALU_mux|outp[3]~4_combout )))) # (!\REG_data1sg[7]~input_o  & (!\instxds|ALU_mux|outp[7]~0_combout  & 
// (\REG_data1sg[3]~input_o  $ (!\instxds|ALU_mux|outp[3]~4_combout ))))

	.dataa(\REG_data1sg[7]~input_o ),
	.datab(\instxds|ALU_mux|outp[7]~0_combout ),
	.datac(\REG_data1sg[3]~input_o ),
	.datad(\instxds|ALU_mux|outp[3]~4_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|Equal0~3 .lut_mask = 16'h9009;
defparam \instxds|ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N22
cycloneiv_lcell_comb \instxds|ALU|Equal0~2 (
// Equation(s):
// \instxds|ALU|Equal0~2_combout  = (\instxds|ALU_mux|outp[5]~2_combout  & (\REG_data1sg[5]~input_o  & (\REG_data1sg[6]~input_o  $ (!\instxds|ALU_mux|outp[6]~1_combout )))) # (!\instxds|ALU_mux|outp[5]~2_combout  & (!\REG_data1sg[5]~input_o  & 
// (\REG_data1sg[6]~input_o  $ (!\instxds|ALU_mux|outp[6]~1_combout ))))

	.dataa(\instxds|ALU_mux|outp[5]~2_combout ),
	.datab(\REG_data1sg[5]~input_o ),
	.datac(\REG_data1sg[6]~input_o ),
	.datad(\instxds|ALU_mux|outp[6]~1_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|Equal0~2 .lut_mask = 16'h9009;
defparam \instxds|ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneiv_lcell_comb \instxds|ALU|Equal0~0 (
// Equation(s):
// \instxds|ALU|Equal0~0_combout  = (\REG_data1sg[1]~input_o  & (\instxds|ALU_mux|outp[1]~6_combout  & (\instxds|ALU_mux|outp[0]~7_combout  $ (!\REG_data1sg[0]~input_o )))) # (!\REG_data1sg[1]~input_o  & (!\instxds|ALU_mux|outp[1]~6_combout  & 
// (\instxds|ALU_mux|outp[0]~7_combout  $ (!\REG_data1sg[0]~input_o ))))

	.dataa(\REG_data1sg[1]~input_o ),
	.datab(\instxds|ALU_mux|outp[1]~6_combout ),
	.datac(\instxds|ALU_mux|outp[0]~7_combout ),
	.datad(\REG_data1sg[0]~input_o ),
	.cin(gnd),
	.combout(\instxds|ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|Equal0~0 .lut_mask = 16'h9009;
defparam \instxds|ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneiv_lcell_comb \instxds|ALU|Equal0~4 (
// Equation(s):
// \instxds|ALU|Equal0~4_combout  = (\instxds|ALU|Equal0~1_combout  & (\instxds|ALU|Equal0~3_combout  & (\instxds|ALU|Equal0~2_combout  & \instxds|ALU|Equal0~0_combout )))

	.dataa(\instxds|ALU|Equal0~1_combout ),
	.datab(\instxds|ALU|Equal0~3_combout ),
	.datac(\instxds|ALU|Equal0~2_combout ),
	.datad(\instxds|ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instxds|ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instxds|ALU|Equal0~4 .lut_mask = 16'h8000;
defparam \instxds|ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneiv_io_ibuf \ALU_functxcfb[5]~input (
	.i(ALU_functxcfb[5]),
	.ibar(gnd),
	.o(\ALU_functxcfb[5]~input_o ));
// synopsys translate_off
defparam \ALU_functxcfb[5]~input .bus_hold = "false";
defparam \ALU_functxcfb[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneiv_io_ibuf \ALU_functxcfb[4]~input (
	.i(ALU_functxcfb[4]),
	.ibar(gnd),
	.o(\ALU_functxcfb[4]~input_o ));
// synopsys translate_off
defparam \ALU_functxcfb[4]~input .bus_hold = "false";
defparam \ALU_functxcfb[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y41_N22
cycloneiv_io_ibuf \ALU_opdfsgd[5]~input (
	.i(ALU_opdfsgd[5]),
	.ibar(gnd),
	.o(\ALU_opdfsgd[5]~input_o ));
// synopsys translate_off
defparam \ALU_opdfsgd[5]~input .bus_hold = "false";
defparam \ALU_opdfsgd[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N1
cycloneiv_io_ibuf \ALU_opdfsgd[4]~input (
	.i(ALU_opdfsgd[4]),
	.ibar(gnd),
	.o(\ALU_opdfsgd[4]~input_o ));
// synopsys translate_off
defparam \ALU_opdfsgd[4]~input .bus_hold = "false";
defparam \ALU_opdfsgd[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneiv_io_ibuf \ALU_opdfsgd[3]~input (
	.i(ALU_opdfsgd[3]),
	.ibar(gnd),
	.o(\ALU_opdfsgd[3]~input_o ));
// synopsys translate_off
defparam \ALU_opdfsgd[3]~input .bus_hold = "false";
defparam \ALU_opdfsgd[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
cycloneiv_io_ibuf \ALU_opdfsgd[2]~input (
	.i(ALU_opdfsgd[2]),
	.ibar(gnd),
	.o(\ALU_opdfsgd[2]~input_o ));
// synopsys translate_off
defparam \ALU_opdfsgd[2]~input .bus_hold = "false";
defparam \ALU_opdfsgd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cycloneiv_io_ibuf \ALU_shamtzf[4]~input (
	.i(ALU_shamtzf[4]),
	.ibar(gnd),
	.o(\ALU_shamtzf[4]~input_o ));
// synopsys translate_off
defparam \ALU_shamtzf[4]~input .bus_hold = "false";
defparam \ALU_shamtzf[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N22
cycloneiv_io_ibuf \ALU_shamtzf[3]~input (
	.i(ALU_shamtzf[3]),
	.ibar(gnd),
	.o(\ALU_shamtzf[3]~input_o ));
// synopsys translate_off
defparam \ALU_shamtzf[3]~input .bus_hold = "false";
defparam \ALU_shamtzf[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneiv_io_ibuf \ALU_shamtzf[2]~input (
	.i(ALU_shamtzf[2]),
	.ibar(gnd),
	.o(\ALU_shamtzf[2]~input_o ));
// synopsys translate_off
defparam \ALU_shamtzf[2]~input .bus_hold = "false";
defparam \ALU_shamtzf[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y41_N1
cycloneiv_io_ibuf \ALU_shamtzf[1]~input (
	.i(ALU_shamtzf[1]),
	.ibar(gnd),
	.o(\ALU_shamtzf[1]~input_o ));
// synopsys translate_off
defparam \ALU_shamtzf[1]~input .bus_hold = "false";
defparam \ALU_shamtzf[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneiv_io_ibuf \ALU_shamtzf[0]~input (
	.i(ALU_shamtzf[0]),
	.ibar(gnd),
	.o(\ALU_shamtzf[0]~input_o ));
// synopsys translate_off
defparam \ALU_shamtzf[0]~input .bus_hold = "false";
defparam \ALU_shamtzf[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[31]~input (
	.i(PC_branch_offsesgdrt[31]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[31]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[31]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y41_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[30]~input (
	.i(PC_branch_offsesgdrt[30]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[30]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[30]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y41_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[29]~input (
	.i(PC_branch_offsesgdrt[29]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[29]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[29]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[28]~input (
	.i(PC_branch_offsesgdrt[28]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[28]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[28]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[27]~input (
	.i(PC_branch_offsesgdrt[27]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[27]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[27]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[26]~input (
	.i(PC_branch_offsesgdrt[26]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[26]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[26]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[25]~input (
	.i(PC_branch_offsesgdrt[25]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[25]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[25]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[24]~input (
	.i(PC_branch_offsesgdrt[24]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[24]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[24]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y41_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[23]~input (
	.i(PC_branch_offsesgdrt[23]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[23]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[23]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[22]~input (
	.i(PC_branch_offsesgdrt[22]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[22]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[22]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneiv_io_ibuf \PC_branch_offsesgdrt[21]~input (
	.i(PC_branch_offsesgdrt[21]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[21]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[21]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[20]~input (
	.i(PC_branch_offsesgdrt[20]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[20]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[20]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y41_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[19]~input (
	.i(PC_branch_offsesgdrt[19]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[19]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[19]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[18]~input (
	.i(PC_branch_offsesgdrt[18]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[18]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[18]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N22
cycloneiv_io_ibuf \PC_branch_offsesgdrt[17]~input (
	.i(PC_branch_offsesgdrt[17]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[17]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[17]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y41_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[16]~input (
	.i(PC_branch_offsesgdrt[16]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[16]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[16]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y41_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[15]~input (
	.i(PC_branch_offsesgdrt[15]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[15]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[15]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N8
cycloneiv_io_ibuf \PC_branch_offsesgdrt[14]~input (
	.i(PC_branch_offsesgdrt[14]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[14]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[14]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N22
cycloneiv_io_ibuf \PC_branch_offsesgdrt[13]~input (
	.i(PC_branch_offsesgdrt[13]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[13]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[13]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[12]~input (
	.i(PC_branch_offsesgdrt[12]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[12]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[12]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N15
cycloneiv_io_ibuf \PC_branch_offsesgdrt[11]~input (
	.i(PC_branch_offsesgdrt[11]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[11]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[11]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[10]~input (
	.i(PC_branch_offsesgdrt[10]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[10]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[10]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N1
cycloneiv_io_ibuf \PC_branch_offsesgdrt[9]~input (
	.i(PC_branch_offsesgdrt[9]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[9]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[9]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y41_N15
cycloneiv_io_ibuf \PC_branch_offsesgdrt[8]~input (
	.i(PC_branch_offsesgdrt[8]),
	.ibar(gnd),
	.o(\PC_branch_offsesgdrt[8]~input_o ));
// synopsys translate_off
defparam \PC_branch_offsesgdrt[8]~input .bus_hold = "false";
defparam \PC_branch_offsesgdrt[8]~input .simulate_z_as = "z";
// synopsys translate_on

assign ALU_zero = \ALU_zero~output_o ;

assign ALU_c_out = \ALU_c_out~output_o ;

assign ALU_overflow = \ALU_overflow~output_o ;

assign ALU_less_than = \ALU_less_than~output_o ;

assign ALU_equal = \ALU_equal~output_o ;

assign ALU_result[7] = \ALU_result[7]~output_o ;

assign ALU_result[6] = \ALU_result[6]~output_o ;

assign ALU_result[5] = \ALU_result[5]~output_o ;

assign ALU_result[4] = \ALU_result[4]~output_o ;

assign ALU_result[3] = \ALU_result[3]~output_o ;

assign ALU_result[2] = \ALU_result[2]~output_o ;

assign ALU_result[1] = \ALU_result[1]~output_o ;

assign ALU_result[0] = \ALU_result[0]~output_o ;

endmodule
