{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1587470752840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587470752983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 21:05:52 2020 " "Processing started: Tue Apr 21 21:05:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587470752983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1587470752983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FND_decoder -c FND_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off FND_decoder -c FND_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1587470752983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1587470754601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fnd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fnd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FND_decoder " "Found entity 1: FND_decoder" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587470754682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587470754682 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(8) " "Verilog HDL Procedural Assignment error at FND_decoder.v(8): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 8 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754682 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(9) " "Verilog HDL Procedural Assignment error at FND_decoder.v(9): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 9 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754682 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(10) " "Verilog HDL Procedural Assignment error at FND_decoder.v(10): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754682 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(11) " "Verilog HDL Procedural Assignment error at FND_decoder.v(11): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754682 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(12) " "Verilog HDL Procedural Assignment error at FND_decoder.v(12): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754682 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(13) " "Verilog HDL Procedural Assignment error at FND_decoder.v(13): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754683 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(14) " "Verilog HDL Procedural Assignment error at FND_decoder.v(14): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754683 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(15) " "Verilog HDL Procedural Assignment error at FND_decoder.v(15): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754683 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(16) " "Verilog HDL Procedural Assignment error at FND_decoder.v(16): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754683 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(17) " "Verilog HDL Procedural Assignment error at FND_decoder.v(17): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754683 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FND_out FND_decoder.v(18) " "Verilog HDL Procedural Assignment error at FND_decoder.v(18): object \"FND_out\" on left-hand side of assignment must have a variable data type" {  } { { "FND_decoder.v" "" { Text "T:/verilogProjects/Projects/HW6_FND_decoder/FND_decoder.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1587470754683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1587470758938 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 21 21:05:58 2020 " "Processing ended: Tue Apr 21 21:05:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1587470758938 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1587470758938 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1587470758938 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587470758938 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus II Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587470762057 ""}
