Labs done in SystemVerilog include Registers, Counters, Control Modules, ALUs, Interfaces, Classes, RandomStimulus Verification, Memories, OOPS, Semaphores, and Events 
