Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 09 16:41:14 2017
| Host         : DESKTOP-LG89K48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_BRIDGE_timing_summary_routed.rpt -rpx ADC_BRIDGE_timing_summary_routed.rpx
| Design       : ADC_BRIDGE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: i_read_button (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COMMAND/command_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COMMAND/command_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COMMAND/command_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COMMAND/command_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COMMAND/command_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COMMAND/command_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COMMAND/command_x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: COMMAND/command_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_trigger_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: program_reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.760    -1960.464                    961                 5703        0.013        0.000                      0                 5703        4.500        0.000                       0                  2358  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
CLK_IN1_P                   {0.000 10.000}       20.000          50.000          
  CLK_OUT1_clock_generator  {0.000 5.000}        10.000          100.000         
  CLK_OUT3_clock_generator  {0.000 15.625}       31.250          32.000          
  CLK_OUT5_clock_generator  {0.000 80.000}       160.000         6.250           
  clkfbout_clock_generator  {0.000 10.000}       20.000          50.000          
ftdi_clk                    {0.000 8.334}        16.667          59.999          
  CLK_OUT1_ftdi_clock_gen   {0.000 8.334}        16.667          59.999          
  clkfbout_ftdi_clock_gen   {0.000 8.334}        16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_P                                                                                                                                                                     7.000        0.000                       0                     1  
  CLK_OUT1_clock_generator        2.815        0.000                      0                 1517        0.071        0.000                      0                 1517        4.500        0.000                       0                   765  
  CLK_OUT3_clock_generator        9.019        0.000                      0                 3552        0.025        0.000                      0                 3552       14.375        0.000                       0                  1218  
  CLK_OUT5_clock_generator      152.024        0.000                      0                  226        0.227        0.000                      0                  226       53.360        0.000                       0                   100  
  clkfbout_clock_generator                                                                                                                                                   18.751        0.000                       0                     2  
ftdi_clk                                                                                                                                                                      5.333        0.000                       0                     1  
  CLK_OUT1_ftdi_clock_gen         7.808        0.000                      0                  378        0.083        0.000                      0                  378        7.833        0.000                       0                   268  
  clkfbout_ftdi_clock_gen                                                                                                                                                    14.512        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT3_clock_generator  CLK_OUT1_clock_generator       -2.760     -906.857                    513                  513        0.013        0.000                      0                  513  
CLK_OUT5_clock_generator  CLK_OUT1_clock_generator        6.878        0.000                      0                    1        0.462        0.000                      0                    1  
CLK_OUT1_clock_generator  CLK_OUT3_clock_generator       -2.705    -1053.607                    448                  448        0.125        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         CLK_OUT1_clock_generator  CLK_OUT1_clock_generator        7.172        0.000                      0                   15        0.466        0.000                      0                   15  
**async_default**         CLK_OUT1_ftdi_clock_gen   CLK_OUT1_ftdi_clock_gen        13.787        0.000                      0                   14        0.445        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_P
  To Clock:  CLK_IN1_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_P
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_IN1_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.952ns (14.377%)  route 5.670ns (85.623%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          2.786    12.867    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X71Y99         FDRE                                         r  multiplexer/o_funnel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.510    15.894    multiplexer/CLK_OUT1
    SLICE_X71Y99         FDRE                                         r  multiplexer/o_funnel_data_reg[7]/C
                         clock pessimism              0.312    16.206    
                         clock uncertainty           -0.095    16.111    
    SLICE_X71Y99         FDRE (Setup_fdre_C_R)       -0.429    15.682    multiplexer/o_funnel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 0.952ns (14.653%)  route 5.545ns (85.347%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          2.661    12.742    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X68Y99         FDRE                                         r  multiplexer/o_funnel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.510    15.894    multiplexer/CLK_OUT1
    SLICE_X68Y99         FDRE                                         r  multiplexer/o_funnel_data_reg[2]/C
                         clock pessimism              0.312    16.206    
                         clock uncertainty           -0.095    16.111    
    SLICE_X68Y99         FDRE (Setup_fdre_C_R)       -0.429    15.682    multiplexer/o_funnel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.952ns (14.646%)  route 5.548ns (85.354%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          2.665    12.745    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X72Y99         FDRE                                         r  multiplexer/o_funnel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.593    15.977    multiplexer/CLK_OUT1
    SLICE_X72Y99         FDRE                                         r  multiplexer/o_funnel_data_reg[0]/C
                         clock pessimism              0.312    16.289    
                         clock uncertainty           -0.095    16.194    
    SLICE_X72Y99         FDRE (Setup_fdre_C_R)       -0.429    15.765    multiplexer/o_funnel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.765    
                         arrival time                         -12.745    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.952ns (15.341%)  route 5.254ns (84.659%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 15.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          2.370    12.451    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X73Y97         FDRE                                         r  multiplexer/o_funnel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.593    15.977    multiplexer/CLK_OUT1
    SLICE_X73Y97         FDRE                                         r  multiplexer/o_funnel_data_reg[6]/C
                         clock pessimism              0.312    16.289    
                         clock uncertainty           -0.095    16.194    
    SLICE_X73Y97         FDRE (Setup_fdre_C_R)       -0.429    15.765    multiplexer/o_funnel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.765    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 0.952ns (16.137%)  route 4.947ns (83.863%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 15.976 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          2.064    12.144    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X72Y96         FDRE                                         r  multiplexer/o_funnel_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.592    15.976    multiplexer/CLK_OUT1
    SLICE_X72Y96         FDRE                                         r  multiplexer/o_funnel_data_reg[10]/C
                         clock pessimism              0.312    16.288    
                         clock uncertainty           -0.095    16.193    
    SLICE_X72Y96         FDRE (Setup_fdre_C_R)       -0.429    15.764    multiplexer/o_funnel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.952ns (16.428%)  route 4.843ns (83.572%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 15.892 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          1.960    12.040    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X71Y92         FDRE                                         r  multiplexer/o_funnel_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.508    15.892    multiplexer/CLK_OUT1
    SLICE_X71Y92         FDRE                                         r  multiplexer/o_funnel_data_reg[9]/C
                         clock pessimism              0.312    16.204    
                         clock uncertainty           -0.095    16.109    
    SLICE_X71Y92         FDRE (Setup_fdre_C_R)       -0.429    15.680    multiplexer/o_funnel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.680    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.952ns (17.240%)  route 4.570ns (82.760%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 15.893 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          1.687    11.767    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X71Y95         FDRE                                         r  multiplexer/o_funnel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.509    15.893    multiplexer/CLK_OUT1
    SLICE_X71Y95         FDRE                                         r  multiplexer/o_funnel_data_reg[3]/C
                         clock pessimism              0.312    16.205    
                         clock uncertainty           -0.095    16.110    
    SLICE_X71Y95         FDRE (Setup_fdre_C_R)       -0.429    15.681    multiplexer/o_funnel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.952ns (17.574%)  route 4.465ns (82.426%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 15.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          1.582    11.662    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X64Y97         FDRE                                         r  multiplexer/o_funnel_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.510    15.894    multiplexer/CLK_OUT1
    SLICE_X64Y97         FDRE                                         r  multiplexer/o_funnel_data_reg[8]/C
                         clock pessimism              0.329    16.223    
                         clock uncertainty           -0.095    16.128    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.429    15.699    multiplexer/o_funnel_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.699    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.952ns (17.718%)  route 4.421ns (82.282%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 15.893 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          1.537    11.618    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X69Y94         FDRE                                         r  multiplexer/o_funnel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.509    15.893    multiplexer/CLK_OUT1
    SLICE_X69Y94         FDRE                                         r  multiplexer/o_funnel_data_reg[4]/C
                         clock pessimism              0.312    16.205    
                         clock uncertainty           -0.095    16.110    
    SLICE_X69Y94         FDRE (Setup_fdre_C_R)       -0.429    15.681    multiplexer/o_funnel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 multiplexer/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.952ns (18.221%)  route 4.273ns (81.779%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 15.893 - 10.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.629     6.245    multiplexer/CLK_OUT1
    SLICE_X65Y89         FDRE                                         r  multiplexer/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  multiplexer/counter_reg[16]/Q
                         net (fo=5, routed)           0.837     7.537    multiplexer/counter_reg__0[16]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.661 r  multiplexer/o_funnel_data[15]_i_8/O
                         net (fo=1, routed)           0.452     8.113    multiplexer/o_funnel_data[15]_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.237 r  multiplexer/o_funnel_data[15]_i_7/O
                         net (fo=1, routed)           0.662     8.900    multiplexer/o_funnel_data[15]_i_7_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.024 f  multiplexer/o_funnel_data[15]_i_4/O
                         net (fo=1, routed)           0.933     9.956    multiplexer/o_funnel_data[15]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.080 r  multiplexer/o_funnel_data[15]_i_1/O
                         net (fo=16, routed)          1.389    11.469    multiplexer/o_funnel_data[15]_i_1_n_0
    SLICE_X69Y93         FDRE                                         r  multiplexer/o_funnel_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.509    15.893    multiplexer/CLK_OUT1
    SLICE_X69Y93         FDRE                                         r  multiplexer/o_funnel_data_reg[1]/C
                         clock pessimism              0.312    16.205    
                         clock uncertainty           -0.095    16.110    
    SLICE_X69Y93         FDRE (Setup_fdre_C_R)       -0.429    15.681    multiplexer/o_funnel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  4.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.416%)  route 0.169ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.588     1.854    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y83         FDCE (Prop_fdce_C_Q)         0.141     1.995 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=6, routed)           0.169     2.165    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X2Y16         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.900     2.445    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y16         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.535     1.911    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.094    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 funnel_queue/fifo2/dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/o_funnel_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.280ns (58.302%)  route 0.200ns (41.697%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.565     1.831    funnel_queue/fifo2/CLK_OUT1
    SLICE_X67Y100        FDRE                                         r  funnel_queue/fifo2/dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  funnel_queue/fifo2/dataout_reg[6]/Q
                         net (fo=1, routed)           0.200     2.173    funnel_queue/fifo3/dataout_reg[13]_0[4]
    SLICE_X69Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.218 r  funnel_queue/fifo3/o_funnel_data[4]_i_4/O
                         net (fo=1, routed)           0.000     2.218    funnel_queue/fifo3/o_funnel_data[4]_i_4_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I0_O)      0.071     2.289 r  funnel_queue/fifo3/o_funnel_data_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     2.289    funnel_queue/fifo3/o_funnel_data_reg[4]_i_2_n_0
    SLICE_X69Y94         MUXF8 (Prop_muxf8_I0_O)      0.023     2.312 r  funnel_queue/fifo3/o_funnel_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.312    multiplexer/counter_reg[3]_7
    SLICE_X69Y94         FDRE                                         r  multiplexer/o_funnel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.838     2.383    multiplexer/CLK_OUT1
    SLICE_X69Y94         FDRE                                         r  multiplexer/o_funnel_data_reg[4]/C
                         clock pessimism             -0.279     2.104    
    SLICE_X69Y94         FDRE (Hold_fdre_C_D)         0.105     2.209    multiplexer/o_funnel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.598     1.864    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.141     2.005 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     2.061    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.868     2.414    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X85Y114        FDCE (Hold_fdce_C_D)         0.078     1.942    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.598     1.864    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.141     2.005 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.061    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.868     2.414    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X85Y114        FDCE (Hold_fdce_C_D)         0.076     1.940    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.592     1.858    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X79Y113        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDCE (Prop_fdce_C_Q)         0.141     1.999 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.055    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X79Y113        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.862     2.408    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X79Y113        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.549     1.858    
    SLICE_X79Y113        FDCE (Hold_fdce_C_D)         0.076     1.934    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.594%)  route 0.224ns (61.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.589     1.855    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y85         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDCE (Prop_fdce_C_Q)         0.141     1.996 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]/Q
                         net (fo=6, routed)           0.224     2.221    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[9]
    RAMB36_X2Y17         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.905     2.450    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y17         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.535     1.916    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.099    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.598     1.864    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.141     2.005 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.061    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.868     2.414    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y114        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X85Y114        FDCE (Hold_fdce_C_D)         0.075     1.939    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.561     1.827    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDCE (Prop_fdce_C_Q)         0.141     1.968 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/Q
                         net (fo=1, routed)           0.056     2.024    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[12]
    SLICE_X67Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.831     2.376    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X67Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.549     1.827    
    SLICE_X67Y83         FDCE (Hold_fdce_C_D)         0.075     1.902    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.592     1.858    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X79Y113        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDCE (Prop_fdce_C_Q)         0.141     1.999 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.055    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X79Y113        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.862     2.408    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X79Y113        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.549     1.858    
    SLICE_X79Y113        FDCE (Hold_fdce_C_D)         0.075     1.933    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.559     1.825    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X65Y81         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.966 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     2.022    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[11]
    SLICE_X65Y81         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.829     2.374    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y81         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.549     1.825    
    SLICE_X65Y81         FDCE (Hold_fdce_C_D)         0.075     1.900    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46     BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MAIN_CLOCK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X73Y85     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X72Y83     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X73Y85     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X69Y84     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X69Y84     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X69Y84     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X69Y84     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y119    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y119    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X75Y119    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X74Y119    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X74Y119    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y120    COMMAND/pipo/code_reg[2][6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X73Y88     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X73Y88     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X73Y88     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y90     funnel_queue/fifo13/readptr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y87     multiplexer/counter_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X73Y90     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X73Y90     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X73Y88     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y87     multiplexer/o_funnel_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y87     multiplexer/o_funnel_data_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_clock_generator
  To Clock:  CLK_OUT3_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        9.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 ADC/adc15/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc15/o_adc_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 1.603ns (24.729%)  route 4.879ns (75.271%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 21.515 - 15.625 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.629     6.245    ADC/adc15/CLK_OUT3
    SLICE_X59Y98         FDRE                                         r  ADC/adc15/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  ADC/adc15/counter_reg[18]/Q
                         net (fo=7, routed)           1.288     7.988    ADC/adc15/counter_reg[18]
    SLICE_X60Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.145 f  ADC/adc15/memory_reg_0_15_0_5_i_8__14/O
                         net (fo=1, routed)           0.713     8.859    ADC/adc15/memory_reg_0_15_0_5_i_8__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.355     9.214 f  ADC/adc15/memory_reg_0_15_0_5_i_7__14/O
                         net (fo=1, routed)           0.452     9.666    ADC/adc15/memory_reg_0_15_0_5_i_7__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.790 r  ADC/adc15/memory_reg_0_15_0_5_i_5__14/O
                         net (fo=2, routed)           1.051    10.841    ADC/adc15/writeptr_reg[3]_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.156    10.997 r  ADC/adc15/o_adc_data[13]_i_4__14/O
                         net (fo=14, routed)          1.375    12.372    ADC/adc15/o_adc_data[13]_i_4__14_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I3_O)        0.355    12.727 r  ADC/adc15/o_adc_data[9]_i_1__14/O
                         net (fo=1, routed)           0.000    12.727    ADC/adc15/o_adc_data[9]_i_1__14_n_0
    SLICE_X63Y90         FDRE                                         r  ADC/adc15/o_adc_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.506    21.515    ADC/adc15/CLK_OUT3
    SLICE_X63Y90         FDRE                                         r  ADC/adc15/o_adc_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.312    21.827    
                         clock uncertainty           -0.114    21.712    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.034    21.746    ADC/adc15/o_adc_data_reg[9]
  -------------------------------------------------------------------
                         required time                         21.746    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 ADC/adc15/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc15/o_adc_data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.603ns (25.330%)  route 4.725ns (74.670%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 21.514 - 15.625 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.629     6.245    ADC/adc15/CLK_OUT3
    SLICE_X59Y98         FDRE                                         r  ADC/adc15/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  ADC/adc15/counter_reg[18]/Q
                         net (fo=7, routed)           1.288     7.988    ADC/adc15/counter_reg[18]
    SLICE_X60Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.145 f  ADC/adc15/memory_reg_0_15_0_5_i_8__14/O
                         net (fo=1, routed)           0.713     8.859    ADC/adc15/memory_reg_0_15_0_5_i_8__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.355     9.214 f  ADC/adc15/memory_reg_0_15_0_5_i_7__14/O
                         net (fo=1, routed)           0.452     9.666    ADC/adc15/memory_reg_0_15_0_5_i_7__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.790 r  ADC/adc15/memory_reg_0_15_0_5_i_5__14/O
                         net (fo=2, routed)           1.051    10.841    ADC/adc15/writeptr_reg[3]_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.156    10.997 r  ADC/adc15/o_adc_data[13]_i_4__14/O
                         net (fo=14, routed)          1.221    12.218    ADC/adc15/o_adc_data[13]_i_4__14_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I1_O)        0.355    12.573 r  ADC/adc15/o_adc_data[2]_i_1__14/O
                         net (fo=1, routed)           0.000    12.573    ADC/adc15/o_adc_data[2]_i_1__14_n_0
    SLICE_X61Y92         FDRE                                         r  ADC/adc15/o_adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.505    21.514    ADC/adc15/CLK_OUT3
    SLICE_X61Y92         FDRE                                         r  ADC/adc15/o_adc_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.329    21.843    
                         clock uncertainty           -0.114    21.728    
    SLICE_X61Y92         FDRE (Setup_fdre_C_D)        0.034    21.762    ADC/adc15/o_adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.762    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 ADC/adc15/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc15/o_adc_data_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.603ns (25.343%)  route 4.722ns (74.657%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.516 - 15.625 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.629     6.245    ADC/adc15/CLK_OUT3
    SLICE_X59Y98         FDRE                                         r  ADC/adc15/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  ADC/adc15/counter_reg[18]/Q
                         net (fo=7, routed)           1.288     7.988    ADC/adc15/counter_reg[18]
    SLICE_X60Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.145 f  ADC/adc15/memory_reg_0_15_0_5_i_8__14/O
                         net (fo=1, routed)           0.713     8.859    ADC/adc15/memory_reg_0_15_0_5_i_8__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.355     9.214 f  ADC/adc15/memory_reg_0_15_0_5_i_7__14/O
                         net (fo=1, routed)           0.452     9.666    ADC/adc15/memory_reg_0_15_0_5_i_7__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.790 r  ADC/adc15/memory_reg_0_15_0_5_i_5__14/O
                         net (fo=2, routed)           1.051    10.841    ADC/adc15/writeptr_reg[3]_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.156    10.997 r  ADC/adc15/o_adc_data[13]_i_4__14/O
                         net (fo=14, routed)          1.218    12.215    ADC/adc15/o_adc_data[13]_i_4__14_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I1_O)        0.355    12.570 r  ADC/adc15/o_adc_data[4]_i_1__14/O
                         net (fo=1, routed)           0.000    12.570    ADC/adc15/o_adc_data[4]_i_1__14_n_0
    SLICE_X62Y91         FDRE                                         r  ADC/adc15/o_adc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.507    21.516    ADC/adc15/CLK_OUT3
    SLICE_X62Y91         FDRE                                         r  ADC/adc15/o_adc_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.312    21.828    
                         clock uncertainty           -0.114    21.713    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.084    21.797    ADC/adc15/o_adc_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.797    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.257ns  (required time - arrival time)
  Source:                 ADC/adc9/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc9/o_adc_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 1.138ns (18.395%)  route 5.049ns (81.605%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 21.607 - 15.625 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.701     6.316    ADC/adc9/CLK_OUT3
    SLICE_X74Y110        FDRE                                         r  ADC/adc9/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     6.834 f  ADC/adc9/counter_reg[19]/Q
                         net (fo=7, routed)           1.035     7.869    ADC/adc9/counter_reg[19]
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.993 f  ADC/adc9/memory_reg_0_15_0_5_i_8__8/O
                         net (fo=1, routed)           0.890     8.884    ADC/adc9/memory_reg_0_15_0_5_i_8__8_n_0
    SLICE_X72Y110        LUT6 (Prop_lut6_I3_O)        0.124     9.008 f  ADC/adc9/memory_reg_0_15_0_5_i_7__8/O
                         net (fo=1, routed)           0.416     9.424    ADC/adc9/memory_reg_0_15_0_5_i_7__8_n_0
    SLICE_X72Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.548 r  ADC/adc9/memory_reg_0_15_0_5_i_5__8/O
                         net (fo=2, routed)           1.183    10.730    ADC/adc9/writeptr_reg[3]_0
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.124    10.854 r  ADC/adc9/o_adc_data[13]_i_4__8/O
                         net (fo=14, routed)          1.525    12.379    ADC/adc9/o_adc_data[13]_i_4__8_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.503 r  ADC/adc9/o_adc_data[9]_i_1__8/O
                         net (fo=1, routed)           0.000    12.503    ADC/adc9/o_adc_data[9]_i_1__8_n_0
    SLICE_X79Y99         FDRE                                         r  ADC/adc9/o_adc_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.598    21.607    ADC/adc9/CLK_OUT3
    SLICE_X79Y99         FDRE                                         r  ADC/adc9/o_adc_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.232    21.839    
                         clock uncertainty           -0.114    21.724    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)        0.035    21.759    ADC/adc9/o_adc_data_reg[9]
  -------------------------------------------------------------------
                         required time                         21.759    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  9.257    

Slack (MET) :             9.261ns  (required time - arrival time)
  Source:                 ADC/adc9/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc9/o_adc_data_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.138ns (18.410%)  route 5.044ns (81.590%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 21.607 - 15.625 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.701     6.316    ADC/adc9/CLK_OUT3
    SLICE_X74Y110        FDRE                                         r  ADC/adc9/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     6.834 f  ADC/adc9/counter_reg[19]/Q
                         net (fo=7, routed)           1.035     7.869    ADC/adc9/counter_reg[19]
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.993 f  ADC/adc9/memory_reg_0_15_0_5_i_8__8/O
                         net (fo=1, routed)           0.890     8.884    ADC/adc9/memory_reg_0_15_0_5_i_8__8_n_0
    SLICE_X72Y110        LUT6 (Prop_lut6_I3_O)        0.124     9.008 f  ADC/adc9/memory_reg_0_15_0_5_i_7__8/O
                         net (fo=1, routed)           0.416     9.424    ADC/adc9/memory_reg_0_15_0_5_i_7__8_n_0
    SLICE_X72Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.548 r  ADC/adc9/memory_reg_0_15_0_5_i_5__8/O
                         net (fo=2, routed)           1.183    10.730    ADC/adc9/writeptr_reg[3]_0
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.124    10.854 r  ADC/adc9/o_adc_data[13]_i_4__8/O
                         net (fo=14, routed)          1.520    12.374    ADC/adc9/o_adc_data[13]_i_4__8_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.498 r  ADC/adc9/o_adc_data[5]_i_1__8/O
                         net (fo=1, routed)           0.000    12.498    ADC/adc9/o_adc_data[5]_i_1__8_n_0
    SLICE_X79Y99         FDRE                                         r  ADC/adc9/o_adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.598    21.607    ADC/adc9/CLK_OUT3
    SLICE_X79Y99         FDRE                                         r  ADC/adc9/o_adc_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.232    21.839    
                         clock uncertainty           -0.114    21.724    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)        0.034    21.758    ADC/adc9/o_adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.758    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  9.261    

Slack (MET) :             9.288ns  (required time - arrival time)
  Source:                 ADC/adc9/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc9/o_adc_data_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.138ns (18.341%)  route 5.067ns (81.659%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 21.607 - 15.625 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.701     6.316    ADC/adc9/CLK_OUT3
    SLICE_X74Y110        FDRE                                         r  ADC/adc9/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     6.834 f  ADC/adc9/counter_reg[19]/Q
                         net (fo=7, routed)           1.035     7.869    ADC/adc9/counter_reg[19]
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.993 f  ADC/adc9/memory_reg_0_15_0_5_i_8__8/O
                         net (fo=1, routed)           0.890     8.884    ADC/adc9/memory_reg_0_15_0_5_i_8__8_n_0
    SLICE_X72Y110        LUT6 (Prop_lut6_I3_O)        0.124     9.008 f  ADC/adc9/memory_reg_0_15_0_5_i_7__8/O
                         net (fo=1, routed)           0.416     9.424    ADC/adc9/memory_reg_0_15_0_5_i_7__8_n_0
    SLICE_X72Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.548 r  ADC/adc9/memory_reg_0_15_0_5_i_5__8/O
                         net (fo=2, routed)           1.183    10.730    ADC/adc9/writeptr_reg[3]_0
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.124    10.854 r  ADC/adc9/o_adc_data[13]_i_4__8/O
                         net (fo=14, routed)          1.543    12.397    ADC/adc9/o_adc_data[13]_i_4__8_n_0
    SLICE_X78Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.521 r  ADC/adc9/o_adc_data[8]_i_1__8/O
                         net (fo=1, routed)           0.000    12.521    ADC/adc9/o_adc_data[8]_i_1__8_n_0
    SLICE_X78Y99         FDRE                                         r  ADC/adc9/o_adc_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.598    21.607    ADC/adc9/CLK_OUT3
    SLICE_X78Y99         FDRE                                         r  ADC/adc9/o_adc_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.232    21.839    
                         clock uncertainty           -0.114    21.724    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)        0.084    21.808    ADC/adc9/o_adc_data_reg[8]
  -------------------------------------------------------------------
                         required time                         21.808    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  9.288    

Slack (MET) :             9.293ns  (required time - arrival time)
  Source:                 ADC/adc15/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc15/o_adc_data_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 1.603ns (25.828%)  route 4.603ns (74.172%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 21.515 - 15.625 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.629     6.245    ADC/adc15/CLK_OUT3
    SLICE_X59Y98         FDRE                                         r  ADC/adc15/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  ADC/adc15/counter_reg[18]/Q
                         net (fo=7, routed)           1.288     7.988    ADC/adc15/counter_reg[18]
    SLICE_X60Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.145 f  ADC/adc15/memory_reg_0_15_0_5_i_8__14/O
                         net (fo=1, routed)           0.713     8.859    ADC/adc15/memory_reg_0_15_0_5_i_8__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.355     9.214 f  ADC/adc15/memory_reg_0_15_0_5_i_7__14/O
                         net (fo=1, routed)           0.452     9.666    ADC/adc15/memory_reg_0_15_0_5_i_7__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.790 r  ADC/adc15/memory_reg_0_15_0_5_i_5__14/O
                         net (fo=2, routed)           1.051    10.841    ADC/adc15/writeptr_reg[3]_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.156    10.997 r  ADC/adc15/o_adc_data[13]_i_4__14/O
                         net (fo=14, routed)          1.099    12.096    ADC/adc15/o_adc_data[13]_i_4__14_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I3_O)        0.355    12.451 r  ADC/adc15/o_adc_data[13]_i_1__14/O
                         net (fo=1, routed)           0.000    12.451    ADC/adc15/o_adc_data[13]_i_1__14_n_0
    SLICE_X63Y90         FDRE                                         r  ADC/adc15/o_adc_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.506    21.515    ADC/adc15/CLK_OUT3
    SLICE_X63Y90         FDRE                                         r  ADC/adc15/o_adc_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.312    21.827    
                         clock uncertainty           -0.114    21.712    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.032    21.744    ADC/adc15/o_adc_data_reg[13]
  -------------------------------------------------------------------
                         required time                         21.744    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  9.293    

Slack (MET) :             9.298ns  (required time - arrival time)
  Source:                 ADC/adc15/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc15/o_adc_data_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.603ns (25.841%)  route 4.600ns (74.159%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 21.515 - 15.625 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.629     6.245    ADC/adc15/CLK_OUT3
    SLICE_X59Y98         FDRE                                         r  ADC/adc15/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  ADC/adc15/counter_reg[18]/Q
                         net (fo=7, routed)           1.288     7.988    ADC/adc15/counter_reg[18]
    SLICE_X60Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.145 f  ADC/adc15/memory_reg_0_15_0_5_i_8__14/O
                         net (fo=1, routed)           0.713     8.859    ADC/adc15/memory_reg_0_15_0_5_i_8__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.355     9.214 f  ADC/adc15/memory_reg_0_15_0_5_i_7__14/O
                         net (fo=1, routed)           0.452     9.666    ADC/adc15/memory_reg_0_15_0_5_i_7__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.790 r  ADC/adc15/memory_reg_0_15_0_5_i_5__14/O
                         net (fo=2, routed)           1.051    10.841    ADC/adc15/writeptr_reg[3]_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.156    10.997 r  ADC/adc15/o_adc_data[13]_i_4__14/O
                         net (fo=14, routed)          1.096    12.093    ADC/adc15/o_adc_data[13]_i_4__14_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I3_O)        0.355    12.448 r  ADC/adc15/o_adc_data[5]_i_1__14/O
                         net (fo=1, routed)           0.000    12.448    ADC/adc15/o_adc_data[5]_i_1__14_n_0
    SLICE_X63Y90         FDRE                                         r  ADC/adc15/o_adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.506    21.515    ADC/adc15/CLK_OUT3
    SLICE_X63Y90         FDRE                                         r  ADC/adc15/o_adc_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.312    21.827    
                         clock uncertainty           -0.114    21.712    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)        0.034    21.746    ADC/adc15/o_adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.746    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  9.298    

Slack (MET) :             9.307ns  (required time - arrival time)
  Source:                 ADC/adc9/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc9/o_adc_data_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 1.138ns (18.398%)  route 5.048ns (81.602%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 21.607 - 15.625 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.701     6.316    ADC/adc9/CLK_OUT3
    SLICE_X74Y110        FDRE                                         r  ADC/adc9/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     6.834 f  ADC/adc9/counter_reg[19]/Q
                         net (fo=7, routed)           1.035     7.869    ADC/adc9/counter_reg[19]
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.993 f  ADC/adc9/memory_reg_0_15_0_5_i_8__8/O
                         net (fo=1, routed)           0.890     8.884    ADC/adc9/memory_reg_0_15_0_5_i_8__8_n_0
    SLICE_X72Y110        LUT6 (Prop_lut6_I3_O)        0.124     9.008 f  ADC/adc9/memory_reg_0_15_0_5_i_7__8/O
                         net (fo=1, routed)           0.416     9.424    ADC/adc9/memory_reg_0_15_0_5_i_7__8_n_0
    SLICE_X72Y109        LUT6 (Prop_lut6_I5_O)        0.124     9.548 r  ADC/adc9/memory_reg_0_15_0_5_i_5__8/O
                         net (fo=2, routed)           1.183    10.730    ADC/adc9/writeptr_reg[3]_0
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.124    10.854 r  ADC/adc9/o_adc_data[13]_i_4__8/O
                         net (fo=14, routed)          1.524    12.378    ADC/adc9/o_adc_data[13]_i_4__8_n_0
    SLICE_X78Y99         LUT5 (Prop_lut5_I2_O)        0.124    12.502 r  ADC/adc9/o_adc_data[6]_i_1__8/O
                         net (fo=1, routed)           0.000    12.502    ADC/adc9/o_adc_data[6]_i_1__8_n_0
    SLICE_X78Y99         FDRE                                         r  ADC/adc9/o_adc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.598    21.607    ADC/adc9/CLK_OUT3
    SLICE_X78Y99         FDRE                                         r  ADC/adc9/o_adc_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.232    21.839    
                         clock uncertainty           -0.114    21.724    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)        0.084    21.808    ADC/adc9/o_adc_data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.808    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  9.307    

Slack (MET) :             9.332ns  (required time - arrival time)
  Source:                 ADC/adc15/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/adc15/o_adc_data_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.603ns (25.783%)  route 4.614ns (74.217%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 21.515 - 15.625 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.629     6.245    ADC/adc15/CLK_OUT3
    SLICE_X59Y98         FDRE                                         r  ADC/adc15/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  ADC/adc15/counter_reg[18]/Q
                         net (fo=7, routed)           1.288     7.988    ADC/adc15/counter_reg[18]
    SLICE_X60Y100        LUT2 (Prop_lut2_I1_O)        0.157     8.145 f  ADC/adc15/memory_reg_0_15_0_5_i_8__14/O
                         net (fo=1, routed)           0.713     8.859    ADC/adc15/memory_reg_0_15_0_5_i_8__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.355     9.214 f  ADC/adc15/memory_reg_0_15_0_5_i_7__14/O
                         net (fo=1, routed)           0.452     9.666    ADC/adc15/memory_reg_0_15_0_5_i_7__14_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.790 r  ADC/adc15/memory_reg_0_15_0_5_i_5__14/O
                         net (fo=2, routed)           1.051    10.841    ADC/adc15/writeptr_reg[3]_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.156    10.997 r  ADC/adc15/o_adc_data[13]_i_4__14/O
                         net (fo=14, routed)          1.110    12.107    ADC/adc15/o_adc_data[13]_i_4__14_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.355    12.462 r  ADC/adc15/o_adc_data[7]_i_1__14/O
                         net (fo=1, routed)           0.000    12.462    ADC/adc15/o_adc_data[7]_i_1__14_n_0
    SLICE_X62Y90         FDRE                                         r  ADC/adc15/o_adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.506    21.515    ADC/adc15/CLK_OUT3
    SLICE_X62Y90         FDRE                                         r  ADC/adc15/o_adc_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.312    21.827    
                         clock uncertainty           -0.114    21.712    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.082    21.794    ADC/adc15/o_adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.794    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  9.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo4/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo4/memory_reg_0_15_12_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.333%)  route 0.421ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo4/CLK_OUT3
    SLICE_X68Y97         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  funnel_queue/fifo4/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.421     2.382    funnel_queue/fifo4/memory_reg_0_15_12_13/ADDRD1
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo4/memory_reg_0_15_12_13/WCLK
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMA/CLK
                         clock pessimism             -0.279     2.102    
    SLICE_X70Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.357    funnel_queue/fifo4/memory_reg_0_15_12_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo4/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo4/memory_reg_0_15_12_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.333%)  route 0.421ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo4/CLK_OUT3
    SLICE_X68Y97         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  funnel_queue/fifo4/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.421     2.382    funnel_queue/fifo4/memory_reg_0_15_12_13/ADDRD1
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo4/memory_reg_0_15_12_13/WCLK
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMA_D1/CLK
                         clock pessimism             -0.279     2.102    
    SLICE_X70Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.357    funnel_queue/fifo4/memory_reg_0_15_12_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo4/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo4/memory_reg_0_15_12_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.333%)  route 0.421ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo4/CLK_OUT3
    SLICE_X68Y97         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  funnel_queue/fifo4/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.421     2.382    funnel_queue/fifo4/memory_reg_0_15_12_13/ADDRD1
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo4/memory_reg_0_15_12_13/WCLK
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMB/CLK
                         clock pessimism             -0.279     2.102    
    SLICE_X70Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.357    funnel_queue/fifo4/memory_reg_0_15_12_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo4/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo4/memory_reg_0_15_12_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.333%)  route 0.421ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo4/CLK_OUT3
    SLICE_X68Y97         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  funnel_queue/fifo4/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.421     2.382    funnel_queue/fifo4/memory_reg_0_15_12_13/ADDRD1
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo4/memory_reg_0_15_12_13/WCLK
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMB_D1/CLK
                         clock pessimism             -0.279     2.102    
    SLICE_X70Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.357    funnel_queue/fifo4/memory_reg_0_15_12_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo4/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo4/memory_reg_0_15_12_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.333%)  route 0.421ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo4/CLK_OUT3
    SLICE_X68Y97         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  funnel_queue/fifo4/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.421     2.382    funnel_queue/fifo4/memory_reg_0_15_12_13/ADDRD1
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo4/memory_reg_0_15_12_13/WCLK
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMC/CLK
                         clock pessimism             -0.279     2.102    
    SLICE_X70Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.357    funnel_queue/fifo4/memory_reg_0_15_12_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo4/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo4/memory_reg_0_15_12_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.333%)  route 0.421ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo4/CLK_OUT3
    SLICE_X68Y97         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  funnel_queue/fifo4/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.421     2.382    funnel_queue/fifo4/memory_reg_0_15_12_13/ADDRD1
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo4/memory_reg_0_15_12_13/WCLK
    SLICE_X70Y103        RAMD32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMC_D1/CLK
                         clock pessimism             -0.279     2.102    
    SLICE_X70Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.357    funnel_queue/fifo4/memory_reg_0_15_12_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo4/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo4/memory_reg_0_15_12_13/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.333%)  route 0.421ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo4/CLK_OUT3
    SLICE_X68Y97         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  funnel_queue/fifo4/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.421     2.382    funnel_queue/fifo4/memory_reg_0_15_12_13/ADDRD1
    SLICE_X70Y103        RAMS32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo4/memory_reg_0_15_12_13/WCLK
    SLICE_X70Y103        RAMS32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMD/CLK
                         clock pessimism             -0.279     2.102    
    SLICE_X70Y103        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.357    funnel_queue/fifo4/memory_reg_0_15_12_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo4/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo4/memory_reg_0_15_12_13/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.128ns (23.333%)  route 0.421ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo4/CLK_OUT3
    SLICE_X68Y97         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  funnel_queue/fifo4/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.421     2.382    funnel_queue/fifo4/memory_reg_0_15_12_13/ADDRD1
    SLICE_X70Y103        RAMS32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo4/memory_reg_0_15_12_13/WCLK
    SLICE_X70Y103        RAMS32                                       r  funnel_queue/fifo4/memory_reg_0_15_12_13/RAMD_D1/CLK
                         clock pessimism             -0.279     2.102    
    SLICE_X70Y103        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.357    funnel_queue/fifo4/memory_reg_0_15_12_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 funnel_queue/fifo7/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo7/memory_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.429%)  route 0.281ns (66.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.566     1.832    funnel_queue/fifo7/CLK_OUT3
    SLICE_X69Y96         FDRE                                         r  funnel_queue/fifo7/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo7/writeptr_reg[0]/Q
                         net (fo=32, routed)          0.281     2.254    funnel_queue/fifo7/memory_reg_0_15_6_11/ADDRD0
    SLICE_X70Y95         RAMD32                                       r  funnel_queue/fifo7/memory_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.838     2.383    funnel_queue/fifo7/memory_reg_0_15_6_11/WCLK
    SLICE_X70Y95         RAMD32                                       r  funnel_queue/fifo7/memory_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.535     1.848    
    SLICE_X70Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.158    funnel_queue/fifo7/memory_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 funnel_queue/fifo7/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo7/memory_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.429%)  route 0.281ns (66.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.566     1.832    funnel_queue/fifo7/CLK_OUT3
    SLICE_X69Y96         FDRE                                         r  funnel_queue/fifo7/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo7/writeptr_reg[0]/Q
                         net (fo=32, routed)          0.281     2.254    funnel_queue/fifo7/memory_reg_0_15_6_11/ADDRD0
    SLICE_X70Y95         RAMD32                                       r  funnel_queue/fifo7/memory_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.838     2.383    funnel_queue/fifo7/memory_reg_0_15_6_11/WCLK
    SLICE_X70Y95         RAMD32                                       r  funnel_queue/fifo7/memory_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.535     1.848    
    SLICE_X70Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.158    funnel_queue/fifo7/memory_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT3_clock_generator
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y0    MAIN_CLOCK/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X72Y108    ADC/adc0/conv_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X79Y111    ADC/adc10/counter_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X79Y104    ADC/adc10/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X79Y111    ADC/adc10/counter_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X79Y111    ADC/adc10/counter_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X79Y104    ADC/adc10/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X79Y105    ADC/adc10/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X79Y105    ADC/adc10/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X66Y96     funnel_queue/fifo14/memory_reg_0_15_12_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X66Y96     funnel_queue/fifo14/memory_reg_0_15_12_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X66Y96     funnel_queue/fifo14/memory_reg_0_15_12_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y101    funnel_queue/fifo0/memory_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y101    funnel_queue/fifo0/memory_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y101    funnel_queue/fifo0/memory_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y101    funnel_queue/fifo0/memory_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y101    funnel_queue/fifo0/memory_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y101    funnel_queue/fifo0/memory_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y101    funnel_queue/fifo0/memory_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X70Y93     funnel_queue/fifo5/memory_reg_0_15_12_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT5_clock_generator
  To Clock:  CLK_OUT5_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack      152.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             152.024ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 2.647ns (34.948%)  route 4.927ns (65.052%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 165.963 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          1.175    13.893    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y118        FDRE                                         r  program_sfera/count_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.580   165.963    program_sfera/CLK_OUT5
    SLICE_X81Y118        FDRE                                         r  program_sfera/count_1_reg[0]/C
                         clock pessimism              0.310   166.273    
                         clock uncertainty           -0.151   166.123    
    SLICE_X81Y118        FDRE (Setup_fdre_C_CE)      -0.205   165.918    program_sfera/count_1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.918    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                152.024    

Slack (MET) :             152.024ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 2.647ns (34.948%)  route 4.927ns (65.052%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 165.963 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          1.175    13.893    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y118        FDRE                                         r  program_sfera/count_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.580   165.963    program_sfera/CLK_OUT5
    SLICE_X81Y118        FDRE                                         r  program_sfera/count_1_reg[1]/C
                         clock pessimism              0.310   166.273    
                         clock uncertainty           -0.151   166.123    
    SLICE_X81Y118        FDRE (Setup_fdre_C_CE)      -0.205   165.918    program_sfera/count_1_reg[1]
  -------------------------------------------------------------------
                         required time                        165.918    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                152.024    

Slack (MET) :             152.024ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 2.647ns (34.948%)  route 4.927ns (65.052%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 165.963 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          1.175    13.893    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y118        FDRE                                         r  program_sfera/count_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.580   165.963    program_sfera/CLK_OUT5
    SLICE_X81Y118        FDRE                                         r  program_sfera/count_1_reg[2]/C
                         clock pessimism              0.310   166.273    
                         clock uncertainty           -0.151   166.123    
    SLICE_X81Y118        FDRE (Setup_fdre_C_CE)      -0.205   165.918    program_sfera/count_1_reg[2]
  -------------------------------------------------------------------
                         required time                        165.918    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                152.024    

Slack (MET) :             152.024ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 2.647ns (34.948%)  route 4.927ns (65.052%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 165.963 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          1.175    13.893    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y118        FDRE                                         r  program_sfera/count_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.580   165.963    program_sfera/CLK_OUT5
    SLICE_X81Y118        FDRE                                         r  program_sfera/count_1_reg[3]/C
                         clock pessimism              0.310   166.273    
                         clock uncertainty           -0.151   166.123    
    SLICE_X81Y118        FDRE (Setup_fdre_C_CE)      -0.205   165.918    program_sfera/count_1_reg[3]
  -------------------------------------------------------------------
                         required time                        165.918    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                152.024    

Slack (MET) :             152.163ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.647ns (35.606%)  route 4.787ns (64.394%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 165.962 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          1.035    13.754    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y119        FDRE                                         r  program_sfera/count_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.579   165.962    program_sfera/CLK_OUT5
    SLICE_X81Y119        FDRE                                         r  program_sfera/count_1_reg[4]/C
                         clock pessimism              0.310   166.272    
                         clock uncertainty           -0.151   166.122    
    SLICE_X81Y119        FDRE (Setup_fdre_C_CE)      -0.205   165.917    program_sfera/count_1_reg[4]
  -------------------------------------------------------------------
                         required time                        165.917    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                152.163    

Slack (MET) :             152.163ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.647ns (35.606%)  route 4.787ns (64.394%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 165.962 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          1.035    13.754    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y119        FDRE                                         r  program_sfera/count_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.579   165.962    program_sfera/CLK_OUT5
    SLICE_X81Y119        FDRE                                         r  program_sfera/count_1_reg[5]/C
                         clock pessimism              0.310   166.272    
                         clock uncertainty           -0.151   166.122    
    SLICE_X81Y119        FDRE (Setup_fdre_C_CE)      -0.205   165.917    program_sfera/count_1_reg[5]
  -------------------------------------------------------------------
                         required time                        165.917    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                152.163    

Slack (MET) :             152.163ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.647ns (35.606%)  route 4.787ns (64.394%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 165.962 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          1.035    13.754    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y119        FDRE                                         r  program_sfera/count_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.579   165.962    program_sfera/CLK_OUT5
    SLICE_X81Y119        FDRE                                         r  program_sfera/count_1_reg[6]/C
                         clock pessimism              0.310   166.272    
                         clock uncertainty           -0.151   166.122    
    SLICE_X81Y119        FDRE (Setup_fdre_C_CE)      -0.205   165.917    program_sfera/count_1_reg[6]
  -------------------------------------------------------------------
                         required time                        165.917    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                152.163    

Slack (MET) :             152.163ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.647ns (35.606%)  route 4.787ns (64.394%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 165.962 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          1.035    13.754    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y119        FDRE                                         r  program_sfera/count_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.579   165.962    program_sfera/CLK_OUT5
    SLICE_X81Y119        FDRE                                         r  program_sfera/count_1_reg[7]/C
                         clock pessimism              0.310   166.272    
                         clock uncertainty           -0.151   166.122    
    SLICE_X81Y119        FDRE (Setup_fdre_C_CE)      -0.205   165.917    program_sfera/count_1_reg[7]
  -------------------------------------------------------------------
                         required time                        165.917    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                152.163    

Slack (MET) :             152.288ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 2.647ns (36.244%)  route 4.656ns (63.756%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 165.956 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          0.904    13.623    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  program_sfera/count_1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.573   165.956    program_sfera/CLK_OUT5
    SLICE_X81Y125        FDRE                                         r  program_sfera/count_1_reg[28]/C
                         clock pessimism              0.310   166.266    
                         clock uncertainty           -0.151   166.116    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.205   165.911    program_sfera/count_1_reg[28]
  -------------------------------------------------------------------
                         required time                        165.911    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                152.288    

Slack (MET) :             152.288ns  (required time - arrival time)
  Source:                 program_sfera/count_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (CLK_OUT5_clock_generator rise@160.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 2.647ns (36.244%)  route 4.656ns (63.756%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 165.956 - 160.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.704     6.319    program_sfera/CLK_OUT5
    SLICE_X88Y121        FDRE                                         r  program_sfera/count_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     6.837 r  program_sfera/count_2_reg[1]/Q
                         net (fo=5, routed)           0.832     7.669    program_sfera/count_2_reg_n_0_[1]
    SLICE_X86Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.325 r  program_sfera/count_2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    program_sfera/count_2_reg[4]_i_2_n_0
    SLICE_X86Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  program_sfera/count_2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    program_sfera/count_2_reg[8]_i_2_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  program_sfera/count_2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    program_sfera/count_2_reg[12]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.667 r  program_sfera/count_2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.667    program_sfera/count_2_reg[16]_i_2_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.781 r  program_sfera/count_2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.790    program_sfera/count_2_reg[20]_i_2_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  program_sfera/count_2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.904    program_sfera/count_2_reg[24]_i_2_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  program_sfera/count_2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.018    program_sfera/count_2_reg[28]_i_2_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.257 f  program_sfera/count_2_reg[31]_i_6/O[2]
                         net (fo=2, routed)           0.881    10.138    program_sfera/count_20[31]
    SLICE_X87Y127        LUT6 (Prop_lut6_I1_O)        0.302    10.440 r  program_sfera/count_1[0]_i_9/O
                         net (fo=1, routed)           0.997    11.437    program_sfera/count_1[0]_i_9_n_0
    SLICE_X85Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  program_sfera/count_1[0]_i_3/O
                         net (fo=1, routed)           1.033    12.594    program_sfera/count_1[0]_i_3_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.718 r  program_sfera/count_1[0]_i_1/O
                         net (fo=32, routed)          0.904    13.623    program_sfera/count_1[0]_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  program_sfera/count_1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                    160.000   160.000 r  
    P17                                               0.000   160.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   160.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   161.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083   162.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.630   164.292    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   164.383 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.573   165.956    program_sfera/CLK_OUT5
    SLICE_X81Y125        FDRE                                         r  program_sfera/count_1_reg[29]/C
                         clock pessimism              0.310   166.266    
                         clock uncertainty           -0.151   166.116    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.205   165.911    program_sfera/count_1_reg[29]
  -------------------------------------------------------------------
                         required time                        165.911    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                152.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 program_sfera/count_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.096%)  route 0.139ns (39.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.590     1.856    program_sfera/CLK_OUT5
    SLICE_X88Y125        FDRE                                         r  program_sfera/count_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.164     2.020 r  program_sfera/count_2_reg[20]/Q
                         net (fo=4, routed)           0.139     2.159    program_sfera/count_2_reg_n_0_[20]
    SLICE_X88Y125        LUT4 (Prop_lut4_I1_O)        0.045     2.204 r  program_sfera/count_2[20]_i_1/O
                         net (fo=1, routed)           0.000     2.204    program_sfera/count_2[20]_i_1_n_0
    SLICE_X88Y125        FDRE                                         r  program_sfera/count_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.858     2.404    program_sfera/CLK_OUT5
    SLICE_X88Y125        FDRE                                         r  program_sfera/count_2_reg[20]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X88Y125        FDRE (Hold_fdre_C_D)         0.121     1.977    program_sfera/count_2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 program_sfera/count_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.590     1.856    program_sfera/CLK_OUT5
    SLICE_X84Y123        FDRE                                         r  program_sfera/count_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     2.020 r  program_sfera/count_2_reg[10]/Q
                         net (fo=4, routed)           0.160     2.181    program_sfera/count_2_reg_n_0_[10]
    SLICE_X84Y123        LUT4 (Prop_lut4_I1_O)        0.045     2.226 r  program_sfera/count_2[10]_i_1/O
                         net (fo=1, routed)           0.000     2.226    program_sfera/count_2[10]_i_1_n_0
    SLICE_X84Y123        FDRE                                         r  program_sfera/count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.858     2.404    program_sfera/CLK_OUT5
    SLICE_X84Y123        FDRE                                         r  program_sfera/count_2_reg[10]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X84Y123        FDRE (Hold_fdre_C_D)         0.121     1.977    program_sfera/count_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 program_sfera/count_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.428%)  route 0.175ns (45.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.590     1.856    program_sfera/CLK_OUT5
    SLICE_X88Y124        FDRE                                         r  program_sfera/count_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     2.020 r  program_sfera/count_2_reg[17]/Q
                         net (fo=4, routed)           0.175     2.195    program_sfera/count_2_reg_n_0_[17]
    SLICE_X88Y124        LUT4 (Prop_lut4_I1_O)        0.045     2.240 r  program_sfera/count_2[17]_i_1/O
                         net (fo=1, routed)           0.000     2.240    program_sfera/count_2[17]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  program_sfera/count_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.858     2.404    program_sfera/CLK_OUT5
    SLICE_X88Y124        FDRE                                         r  program_sfera/count_2_reg[17]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.121     1.977    program_sfera/count_2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 program_sfera/count_2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.593     1.859    program_sfera/CLK_OUT5
    SLICE_X87Y127        FDRE                                         r  program_sfera/count_2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  program_sfera/count_2_reg[21]/Q
                         net (fo=4, routed)           0.168     2.169    program_sfera/count_2_reg_n_0_[21]
    SLICE_X87Y127        LUT4 (Prop_lut4_I1_O)        0.045     2.214 r  program_sfera/count_2[21]_i_1/O
                         net (fo=1, routed)           0.000     2.214    program_sfera/count_2[21]_i_1_n_0
    SLICE_X87Y127        FDRE                                         r  program_sfera/count_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.861     2.407    program_sfera/CLK_OUT5
    SLICE_X87Y127        FDRE                                         r  program_sfera/count_2_reg[21]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.091     1.950    program_sfera/count_2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 program_sfera/count_read_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_read_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.594     1.860    program_sfera/CLK_OUT5
    SLICE_X81Y114        FDRE                                         r  program_sfera/count_read_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  program_sfera/count_read_reg[16]/Q
                         net (fo=3, routed)           0.117     2.119    program_sfera/count_read_reg[16]
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.234 r  program_sfera/count_read_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.234    program_sfera/count_read_reg[16]_i_1_n_7
    SLICE_X81Y114        FDRE                                         r  program_sfera/count_read_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.864     2.410    program_sfera/CLK_OUT5
    SLICE_X81Y114        FDRE                                         r  program_sfera/count_read_reg[16]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X81Y114        FDRE (Hold_fdre_C_D)         0.105     1.965    program_sfera/count_read_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 program_sfera/count_read_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_read_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.594     1.860    program_sfera/CLK_OUT5
    SLICE_X81Y114        FDRE                                         r  program_sfera/count_read_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  program_sfera/count_read_reg[18]/Q
                         net (fo=3, routed)           0.122     2.123    program_sfera/count_read_reg[18]
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.234 r  program_sfera/count_read_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.234    program_sfera/count_read_reg[16]_i_1_n_5
    SLICE_X81Y114        FDRE                                         r  program_sfera/count_read_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.864     2.410    program_sfera/CLK_OUT5
    SLICE_X81Y114        FDRE                                         r  program_sfera/count_read_reg[18]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X81Y114        FDRE (Hold_fdre_C_D)         0.105     1.965    program_sfera/count_read_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 program_sfera/count_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.589     1.855    program_sfera/CLK_OUT5
    SLICE_X85Y125        FDRE                                         r  program_sfera/count_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  program_sfera/count_2_reg[24]/Q
                         net (fo=4, routed)           0.179     2.176    program_sfera/count_2_reg_n_0_[24]
    SLICE_X85Y125        LUT4 (Prop_lut4_I1_O)        0.045     2.221 r  program_sfera/count_2[24]_i_1/O
                         net (fo=1, routed)           0.000     2.221    program_sfera/count_2[24]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  program_sfera/count_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.857     2.403    program_sfera/CLK_OUT5
    SLICE_X85Y125        FDRE                                         r  program_sfera/count_2_reg[24]/C
                         clock pessimism             -0.547     1.855    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.091     1.946    program_sfera/count_2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 program_sfera/count_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.590     1.856    program_sfera/CLK_OUT5
    SLICE_X84Y123        FDRE                                         r  program_sfera/count_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     2.020 r  program_sfera/count_2_reg[11]/Q
                         net (fo=4, routed)           0.186     2.207    program_sfera/count_2_reg_n_0_[11]
    SLICE_X84Y123        LUT4 (Prop_lut4_I1_O)        0.045     2.252 r  program_sfera/count_2[11]_i_1/O
                         net (fo=1, routed)           0.000     2.252    program_sfera/count_2[11]_i_1_n_0
    SLICE_X84Y123        FDRE                                         r  program_sfera/count_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.858     2.404    program_sfera/CLK_OUT5
    SLICE_X84Y123        FDRE                                         r  program_sfera/count_2_reg[11]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X84Y123        FDRE (Hold_fdre_C_D)         0.120     1.976    program_sfera/count_2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 program_sfera/count_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.592     1.858    program_sfera/CLK_OUT5
    SLICE_X85Y122        FDRE                                         r  program_sfera/count_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDRE (Prop_fdre_C_Q)         0.141     1.999 r  program_sfera/count_2_reg[12]/Q
                         net (fo=4, routed)           0.180     2.180    program_sfera/count_2_reg_n_0_[12]
    SLICE_X85Y122        LUT4 (Prop_lut4_I1_O)        0.045     2.225 r  program_sfera/count_2[12]_i_1/O
                         net (fo=1, routed)           0.000     2.225    program_sfera/count_2[12]_i_1_n_0
    SLICE_X85Y122        FDRE                                         r  program_sfera/count_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.860     2.406    program_sfera/CLK_OUT5
    SLICE_X85Y122        FDRE                                         r  program_sfera/count_2_reg[12]/C
                         clock pessimism             -0.547     1.858    
    SLICE_X85Y122        FDRE (Hold_fdre_C_D)         0.091     1.949    program_sfera/count_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 program_sfera/count_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_sfera/count_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             CLK_OUT5_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT5_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.593     1.859    program_sfera/CLK_OUT5
    SLICE_X87Y121        FDRE                                         r  program_sfera/count_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  program_sfera/count_2_reg[4]/Q
                         net (fo=4, routed)           0.180     2.181    program_sfera/count_2_reg_n_0_[4]
    SLICE_X87Y121        LUT4 (Prop_lut4_I1_O)        0.045     2.226 r  program_sfera/count_2[4]_i_1/O
                         net (fo=1, routed)           0.000     2.226    program_sfera/count_2[4]_i_1_n_0
    SLICE_X87Y121        FDRE                                         r  program_sfera/count_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.862     2.408    program_sfera/CLK_OUT5
    SLICE_X87Y121        FDRE                                         r  program_sfera/count_2_reg[4]/C
                         clock pessimism             -0.548     1.859    
    SLICE_X87Y121        FDRE (Hold_fdre_C_D)         0.091     1.950    program_sfera/count_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT5_clock_generator
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y2    MAIN_CLOCK/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X81Y118    program_sfera/count_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X81Y120    program_sfera/count_1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X81Y120    program_sfera/count_1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X81Y121    program_sfera/count_1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X81Y121    program_sfera/count_1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X81Y121    program_sfera/count_1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X81Y121    program_sfera/count_1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X81Y122    program_sfera/count_1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y119    program_sfera/count_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y119    program_sfera/count_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y119    program_sfera/count_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y119    program_sfera/count_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y118    program_sfera/count_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y120    program_sfera/count_1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y120    program_sfera/count_1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y122    program_sfera/count_1_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y122    program_sfera/count_1_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y122    program_sfera/count_1_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y118    program_sfera/count_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y120    program_sfera/count_1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y120    program_sfera/count_1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y120    program_sfera/count_1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y120    program_sfera/count_1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y121    program_sfera/count_1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y121    program_sfera/count_1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y121    program_sfera/count_1_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y121    program_sfera/count_1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X81Y118    program_sfera/count_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_ftdi_clock_gen
  To Clock:  CLK_OUT1_ftdi_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack        7.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 1.259ns (14.992%)  route 7.139ns (85.008%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.249     6.577    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.701 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.777     7.477    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y17         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.633    15.269    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y17         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.559    15.829    
                         clock uncertainty           -0.101    15.728    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.285    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 1.259ns (15.128%)  route 7.064ns (84.872%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 15.185 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.254     6.582    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.706 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.696     7.402    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y17         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.549    15.185    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y17         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    15.762    
                         clock uncertainty           -0.101    15.661    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.218    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 1.259ns (15.832%)  route 6.693ns (84.168%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 15.180 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.088     6.416    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.540 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.492     7.032    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[13]
    RAMB36_X1Y16         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.544    15.180    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y16         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    15.757    
                         clock uncertainty           -0.101    15.656    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.213    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 1.259ns (16.204%)  route 6.511ns (83.796%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 15.264 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          0.809     6.137    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X65Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.261 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.588     6.849    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y16         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.628    15.264    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y16         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.559    15.824    
                         clock uncertainty           -0.101    15.723    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.280    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.135ns (16.165%)  route 5.886ns (83.835%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          0.773     6.101    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X64Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506    15.143    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.559    15.702    
                         clock uncertainty           -0.101    15.602    
    SLICE_X64Y84         FDCE (Setup_fdce_C_CE)      -0.205    15.397    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.135ns (16.165%)  route 5.886ns (83.835%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          0.773     6.101    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X64Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506    15.143    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.559    15.702    
                         clock uncertainty           -0.101    15.602    
    SLICE_X64Y84         FDCE (Setup_fdce_C_CE)      -0.205    15.397    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.135ns (16.165%)  route 5.886ns (83.835%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          0.773     6.101    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X64Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506    15.143    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.559    15.702    
                         clock uncertainty           -0.101    15.602    
    SLICE_X64Y84         FDCE (Setup_fdce_C_CE)      -0.205    15.397    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.135ns (16.165%)  route 5.886ns (83.835%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          0.773     6.101    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X64Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506    15.143    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.559    15.702    
                         clock uncertainty           -0.101    15.602    
    SLICE_X64Y84         FDCE (Setup_fdce_C_CE)      -0.205    15.397    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             9.333ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 1.259ns (17.437%)  route 5.961ns (82.563%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          0.848     6.176    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_7_out
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.300 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     6.300    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.506    15.143    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/rd_clk
    SLICE_X65Y84         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.559    15.702    
                         clock uncertainty           -0.101    15.602    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)        0.031    15.633    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  9.333    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 1.135ns (16.337%)  route 5.812ns (83.663%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 15.142 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.629    -0.921    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDPE (Prop_fdpe_C_Q)         0.478    -0.443 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           2.243     1.800    BRIDGE/transmitter_machine/empty
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.330     2.130 r  BRIDGE/transmitter_machine/ftdi_dq_out_buf[7]_i_1/O
                         net (fo=16, routed)          2.871     5.001    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.327     5.328 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          0.699     6.027    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X64Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.505    15.142    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.559    15.701    
                         clock uncertainty           -0.101    15.601    
    SLICE_X64Y83         FDCE (Setup_fdce_C_CE)      -0.205    15.396    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  9.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 BRIDGE/register_and_buffer/ftdi_dq_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.344%)  route 0.309ns (68.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/register_and_buffer/CLK_OUT1
    SLICE_X86Y114        FDRE                                         r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[3]/Q
                         net (fo=1, routed)           0.309    -0.127    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y46         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.901    -0.782    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y46         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.507    
    RAMB18_X3Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.211    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 BRIDGE/register_and_buffer/ftdi_dq_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.579%)  route 0.320ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.579    BRIDGE/register_and_buffer/CLK_OUT1
    SLICE_X86Y117        FDRE                                         r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[4]/Q
                         net (fo=1, routed)           0.320    -0.118    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y46         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.901    -0.782    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y46         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.507    
    RAMB18_X3Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.211    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.384%)  route 0.192ns (57.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.564    -0.610    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y84         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.278    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][4]
    RAMB36_X1Y16         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.872    -0.811    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y16         RAMB36E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.374    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.563    -0.611    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.414    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X63Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.832    -0.851    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.240    -0.611    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.076    -0.535    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X85Y112        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.380    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X85Y112        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.868    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X85Y112        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X85Y112        FDCE (Hold_fdce_C_D)         0.076    -0.501    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.561    -0.613    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y81         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.416    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X63Y81         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.830    -0.853    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y81         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X63Y81         FDCE (Hold_fdce_C_D)         0.075    -0.538    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.565    -0.609    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y87         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.412    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[11]
    SLICE_X63Y87         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.835    -0.848    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y87         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X63Y87         FDCE (Hold_fdce_C_D)         0.075    -0.534    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.380    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.238    -0.577    
    SLICE_X89Y113        FDPE (Hold_fdpe_C_D)         0.075    -0.502    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.562    -0.612    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y85         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.415    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[10]
    SLICE_X61Y85         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.832    -0.851    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y85         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.075    -0.537    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.563    -0.611    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.414    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X63Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.832    -0.851    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y83         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.240    -0.611    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.075    -0.536    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_ftdi_clock_gen
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y17     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X3Y46     BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y16     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y16     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y17     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.512     BUFGCTRL_X0Y16   BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         16.667      15.667     SLICE_X88Y113    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X87Y111    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         16.667      15.667     SLICE_X89Y110    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y111    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y111    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y111    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y86     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X66Y86     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X66Y85     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y86     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X66Y85     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X66Y86     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y86     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X88Y113    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y111    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X89Y110    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y111    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y111    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X86Y110    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y110    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y110    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y110    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X87Y110    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ftdi_clock_gen
  To Clock:  clkfbout_ftdi_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ftdi_clock_gen
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.667      14.512     BUFGCTRL_X0Y17   BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :          513  Failing Endpoints,  Worst Slack       -2.760ns,  Total Violation     -906.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.760ns  (required time - arrival time)
  Source:                 funnel_queue/fifo4/writeptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            multiplexer/funnel_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.518ns  (logic 0.952ns (27.058%)  route 2.566ns (72.942%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 225.893 - 220.000 ) 
    Source Clock Delay      (SCD):    6.329ns = ( 225.079 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.713   225.079    funnel_queue/fifo4/CLK_OUT3
    SLICE_X73Y96         FDRE                                         r  funnel_queue/fifo4/writeptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDRE (Prop_fdre_C_Q)         0.456   225.535 r  funnel_queue/fifo4/writeptr_reg[2]/Q
                         net (fo=30, routed)          0.692   226.227    funnel_queue/fifo4/writeptr_0[2]
    SLICE_X71Y97         LUT6 (Prop_lut6_I5_O)        0.124   226.351 f  funnel_queue/fifo4/funnel_ready_i_23/O
                         net (fo=1, routed)           0.451   226.802    multiplexer/readptr_reg[2]_10
    SLICE_X67Y95         LUT6 (Prop_lut6_I4_O)        0.124   226.926 r  multiplexer/funnel_ready_i_9/O
                         net (fo=1, routed)           0.788   227.714    multiplexer/funnel_ready_i_9_n_0
    SLICE_X69Y95         LUT6 (Prop_lut6_I3_O)        0.124   227.838 r  multiplexer/funnel_ready_i_2/O
                         net (fo=1, routed)           0.635   228.473    multiplexer/funnel_ready_i_2_n_0
    SLICE_X69Y95         LUT4 (Prop_lut4_I0_O)        0.124   228.597 r  multiplexer/funnel_ready_i_1/O
                         net (fo=1, routed)           0.000   228.597    multiplexer/funnel_ready_reg0__0
    SLICE_X69Y95         FDRE                                         r  multiplexer/funnel_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.509   225.893    multiplexer/CLK_OUT1
    SLICE_X69Y95         FDRE                                         r  multiplexer/funnel_ready_reg/C
                         clock pessimism              0.147   226.039    
                         clock uncertainty           -0.234   225.805    
    SLICE_X69Y95         FDRE (Setup_fdre_C_D)        0.032   225.837    multiplexer/funnel_ready_reg
  -------------------------------------------------------------------
                         required time                        225.837    
                         arrival time                        -228.597    
  -------------------------------------------------------------------
                         slack                                 -2.760    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 funnel_queue/fifo8/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo8/dataout_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.066ns  (logic 0.840ns (27.394%)  route 2.226ns (72.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 225.979 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo8/CLK_OUT3
    SLICE_X75Y94         FDRE                                         r  funnel_queue/fifo8/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo8/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.874   226.374    funnel_queue/fifo8/writeptr_0[1]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.297   226.671 r  funnel_queue/fifo8/dataout[13]_i_2__7/O
                         net (fo=1, routed)           0.684   227.355    funnel_queue/fifo8/dataout[13]_i_2__7_n_0
    SLICE_X75Y97         LUT4 (Prop_lut4_I1_O)        0.124   227.479 r  funnel_queue/fifo8/dataout[13]_i_1__7/O
                         net (fo=20, routed)          0.668   228.147    funnel_queue/fifo8/dataout1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.595   225.979    funnel_queue/fifo8/CLK_OUT1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[10]/C
                         clock pessimism              0.147   226.125    
                         clock uncertainty           -0.234   225.891    
    SLICE_X75Y97         FDRE (Setup_fdre_C_CE)      -0.205   225.686    funnel_queue/fifo8/dataout_reg[10]
  -------------------------------------------------------------------
                         required time                        225.686    
                         arrival time                        -228.147    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 funnel_queue/fifo8/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo8/dataout_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.066ns  (logic 0.840ns (27.394%)  route 2.226ns (72.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 225.979 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo8/CLK_OUT3
    SLICE_X75Y94         FDRE                                         r  funnel_queue/fifo8/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo8/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.874   226.374    funnel_queue/fifo8/writeptr_0[1]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.297   226.671 r  funnel_queue/fifo8/dataout[13]_i_2__7/O
                         net (fo=1, routed)           0.684   227.355    funnel_queue/fifo8/dataout[13]_i_2__7_n_0
    SLICE_X75Y97         LUT4 (Prop_lut4_I1_O)        0.124   227.479 r  funnel_queue/fifo8/dataout[13]_i_1__7/O
                         net (fo=20, routed)          0.668   228.147    funnel_queue/fifo8/dataout1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.595   225.979    funnel_queue/fifo8/CLK_OUT1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[12]/C
                         clock pessimism              0.147   226.125    
                         clock uncertainty           -0.234   225.891    
    SLICE_X75Y97         FDRE (Setup_fdre_C_CE)      -0.205   225.686    funnel_queue/fifo8/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                        225.686    
                         arrival time                        -228.147    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 funnel_queue/fifo8/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo8/dataout_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.066ns  (logic 0.840ns (27.394%)  route 2.226ns (72.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 225.979 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo8/CLK_OUT3
    SLICE_X75Y94         FDRE                                         r  funnel_queue/fifo8/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo8/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.874   226.374    funnel_queue/fifo8/writeptr_0[1]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.297   226.671 r  funnel_queue/fifo8/dataout[13]_i_2__7/O
                         net (fo=1, routed)           0.684   227.355    funnel_queue/fifo8/dataout[13]_i_2__7_n_0
    SLICE_X75Y97         LUT4 (Prop_lut4_I1_O)        0.124   227.479 r  funnel_queue/fifo8/dataout[13]_i_1__7/O
                         net (fo=20, routed)          0.668   228.147    funnel_queue/fifo8/dataout1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.595   225.979    funnel_queue/fifo8/CLK_OUT1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[13]/C
                         clock pessimism              0.147   226.125    
                         clock uncertainty           -0.234   225.891    
    SLICE_X75Y97         FDRE (Setup_fdre_C_CE)      -0.205   225.686    funnel_queue/fifo8/dataout_reg[13]
  -------------------------------------------------------------------
                         required time                        225.686    
                         arrival time                        -228.147    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 funnel_queue/fifo8/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo8/dataout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.066ns  (logic 0.840ns (27.394%)  route 2.226ns (72.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 225.979 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo8/CLK_OUT3
    SLICE_X75Y94         FDRE                                         r  funnel_queue/fifo8/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo8/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.874   226.374    funnel_queue/fifo8/writeptr_0[1]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.297   226.671 r  funnel_queue/fifo8/dataout[13]_i_2__7/O
                         net (fo=1, routed)           0.684   227.355    funnel_queue/fifo8/dataout[13]_i_2__7_n_0
    SLICE_X75Y97         LUT4 (Prop_lut4_I1_O)        0.124   227.479 r  funnel_queue/fifo8/dataout[13]_i_1__7/O
                         net (fo=20, routed)          0.668   228.147    funnel_queue/fifo8/dataout1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.595   225.979    funnel_queue/fifo8/CLK_OUT1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[2]/C
                         clock pessimism              0.147   226.125    
                         clock uncertainty           -0.234   225.891    
    SLICE_X75Y97         FDRE (Setup_fdre_C_CE)      -0.205   225.686    funnel_queue/fifo8/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                        225.686    
                         arrival time                        -228.147    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 funnel_queue/fifo8/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo8/dataout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.066ns  (logic 0.840ns (27.394%)  route 2.226ns (72.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 225.979 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo8/CLK_OUT3
    SLICE_X75Y94         FDRE                                         r  funnel_queue/fifo8/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo8/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.874   226.374    funnel_queue/fifo8/writeptr_0[1]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.297   226.671 r  funnel_queue/fifo8/dataout[13]_i_2__7/O
                         net (fo=1, routed)           0.684   227.355    funnel_queue/fifo8/dataout[13]_i_2__7_n_0
    SLICE_X75Y97         LUT4 (Prop_lut4_I1_O)        0.124   227.479 r  funnel_queue/fifo8/dataout[13]_i_1__7/O
                         net (fo=20, routed)          0.668   228.147    funnel_queue/fifo8/dataout1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.595   225.979    funnel_queue/fifo8/CLK_OUT1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[3]/C
                         clock pessimism              0.147   226.125    
                         clock uncertainty           -0.234   225.891    
    SLICE_X75Y97         FDRE (Setup_fdre_C_CE)      -0.205   225.686    funnel_queue/fifo8/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                        225.686    
                         arrival time                        -228.147    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 funnel_queue/fifo8/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo8/dataout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.066ns  (logic 0.840ns (27.394%)  route 2.226ns (72.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 225.979 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo8/CLK_OUT3
    SLICE_X75Y94         FDRE                                         r  funnel_queue/fifo8/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo8/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.874   226.374    funnel_queue/fifo8/writeptr_0[1]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.297   226.671 r  funnel_queue/fifo8/dataout[13]_i_2__7/O
                         net (fo=1, routed)           0.684   227.355    funnel_queue/fifo8/dataout[13]_i_2__7_n_0
    SLICE_X75Y97         LUT4 (Prop_lut4_I1_O)        0.124   227.479 r  funnel_queue/fifo8/dataout[13]_i_1__7/O
                         net (fo=20, routed)          0.668   228.147    funnel_queue/fifo8/dataout1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.595   225.979    funnel_queue/fifo8/CLK_OUT1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[4]/C
                         clock pessimism              0.147   226.125    
                         clock uncertainty           -0.234   225.891    
    SLICE_X75Y97         FDRE (Setup_fdre_C_CE)      -0.205   225.686    funnel_queue/fifo8/dataout_reg[4]
  -------------------------------------------------------------------
                         required time                        225.686    
                         arrival time                        -228.147    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 funnel_queue/fifo8/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo8/dataout_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.066ns  (logic 0.840ns (27.394%)  route 2.226ns (72.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 225.979 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo8/CLK_OUT3
    SLICE_X75Y94         FDRE                                         r  funnel_queue/fifo8/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo8/writeptr_reg[1]/Q
                         net (fo=31, routed)          0.874   226.374    funnel_queue/fifo8/writeptr_0[1]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.297   226.671 r  funnel_queue/fifo8/dataout[13]_i_2__7/O
                         net (fo=1, routed)           0.684   227.355    funnel_queue/fifo8/dataout[13]_i_2__7_n_0
    SLICE_X75Y97         LUT4 (Prop_lut4_I1_O)        0.124   227.479 r  funnel_queue/fifo8/dataout[13]_i_1__7/O
                         net (fo=20, routed)          0.668   228.147    funnel_queue/fifo8/dataout1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.595   225.979    funnel_queue/fifo8/CLK_OUT1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[5]/C
                         clock pessimism              0.147   226.125    
                         clock uncertainty           -0.234   225.891    
    SLICE_X75Y97         FDRE (Setup_fdre_C_CE)      -0.205   225.686    funnel_queue/fifo8/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                        225.686    
                         arrival time                        -228.147    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/writeptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo9/dataout_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.023ns  (logic 0.715ns (23.653%)  route 2.308ns (76.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 225.976 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo9/CLK_OUT3
    SLICE_X75Y95         FDRE                                         r  funnel_queue/fifo9/writeptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo9/writeptr_reg[3]/Q
                         net (fo=28, routed)          1.380   226.880    funnel_queue/fifo9/writeptr[0]
    SLICE_X73Y95         LUT4 (Prop_lut4_I0_O)        0.296   227.176 r  funnel_queue/fifo9/dataout[13]_i_1__8/O
                         net (fo=20, routed)          0.927   228.104    funnel_queue/fifo9/dataout1
    SLICE_X72Y95         FDRE                                         r  funnel_queue/fifo9/dataout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.592   225.976    funnel_queue/fifo9/CLK_OUT1
    SLICE_X72Y95         FDRE                                         r  funnel_queue/fifo9/dataout_reg[12]/C
                         clock pessimism              0.147   226.122    
                         clock uncertainty           -0.234   225.888    
    SLICE_X72Y95         FDRE (Setup_fdre_C_CE)      -0.205   225.683    funnel_queue/fifo9/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                        225.683    
                         arrival time                        -228.104    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/writeptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo9/dataout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.023ns  (logic 0.715ns (23.653%)  route 2.308ns (76.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 225.976 - 220.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 225.081 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.715   225.081    funnel_queue/fifo9/CLK_OUT3
    SLICE_X75Y95         FDRE                                         r  funnel_queue/fifo9/writeptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.419   225.500 r  funnel_queue/fifo9/writeptr_reg[3]/Q
                         net (fo=28, routed)          1.380   226.880    funnel_queue/fifo9/writeptr[0]
    SLICE_X73Y95         LUT4 (Prop_lut4_I0_O)        0.296   227.176 r  funnel_queue/fifo9/dataout[13]_i_1__8/O
                         net (fo=20, routed)          0.927   228.104    funnel_queue/fifo9/dataout1
    SLICE_X72Y95         FDRE                                         r  funnel_queue/fifo9/dataout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.592   225.976    funnel_queue/fifo9/CLK_OUT1
    SLICE_X72Y95         FDRE                                         r  funnel_queue/fifo9/dataout_reg[3]/C
                         clock pessimism              0.147   226.122    
                         clock uncertainty           -0.234   225.888    
    SLICE_X72Y95         FDRE (Setup_fdre_C_CE)      -0.205   225.683    funnel_queue/fifo9/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                        225.683    
                         arrival time                        -228.104    
  -------------------------------------------------------------------
                         slack                                 -2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 funnel_queue/fifo8/memory_reg_0_15_12_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo8/dataout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.478ns (77.646%)  route 0.138ns (22.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.595     1.861    funnel_queue/fifo8/memory_reg_0_15_12_13/WCLK
    SLICE_X74Y96         RAMD32                                       r  funnel_queue/fifo8/memory_reg_0_15_12_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.339 r  funnel_queue/fifo8/memory_reg_0_15_12_13/RAMA_D1/O
                         net (fo=1, routed)           0.138     2.477    funnel_queue/fifo8/memory_reg_0_15_12_13_n_0
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.869     2.414    funnel_queue/fifo8/CLK_OUT1
    SLICE_X75Y97         FDRE                                         r  funnel_queue/fifo8/dataout_reg[13]/C
                         clock pessimism             -0.231     2.183    
                         clock uncertainty            0.234     2.417    
    SLICE_X75Y97         FDRE (Hold_fdre_C_D)         0.047     2.464    funnel_queue/fifo8/dataout_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 funnel_queue/fifo15/memory_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo15/dataout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.394ns (68.437%)  route 0.182ns (31.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.566     1.832    funnel_queue/fifo15/memory_reg_0_15_6_11/WCLK
    SLICE_X62Y96         RAMD32                                       r  funnel_queue/fifo15/memory_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.226 r  funnel_queue/fifo15/memory_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.182     2.408    funnel_queue/fifo15/memory_reg_0_15_6_11_n_3
    SLICE_X63Y95         FDRE                                         r  funnel_queue/fifo15/dataout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.837     2.382    funnel_queue/fifo15/CLK_OUT1
    SLICE_X63Y95         FDRE                                         r  funnel_queue/fifo15/dataout_reg[8]/C
                         clock pessimism             -0.231     2.151    
                         clock uncertainty            0.234     2.385    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.003     2.388    funnel_queue/fifo15/dataout_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 funnel_queue/fifo13/memory_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo13/dataout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.394ns (68.981%)  route 0.177ns (31.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.565     1.831    funnel_queue/fifo13/memory_reg_0_15_6_11/WCLK
    SLICE_X66Y92         RAMD32                                       r  funnel_queue/fifo13/memory_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.225 r  funnel_queue/fifo13/memory_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.177     2.403    funnel_queue/fifo13/memory_reg_0_15_6_11_n_3
    SLICE_X68Y92         FDRE                                         r  funnel_queue/fifo13/dataout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.837     2.382    funnel_queue/fifo13/CLK_OUT1
    SLICE_X68Y92         FDRE                                         r  funnel_queue/fifo13/dataout_reg[8]/C
                         clock pessimism             -0.231     2.151    
                         clock uncertainty            0.234     2.385    
    SLICE_X68Y92         FDRE (Hold_fdre_C_D)        -0.003     2.382    funnel_queue/fifo13/dataout_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 funnel_queue/fifo13/memory_reg_0_15_12_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo13/dataout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.478ns (73.848%)  route 0.169ns (26.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.565     1.831    funnel_queue/fifo13/memory_reg_0_15_12_13/WCLK
    SLICE_X66Y91         RAMD32                                       r  funnel_queue/fifo13/memory_reg_0_15_12_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.309 r  funnel_queue/fifo13/memory_reg_0_15_12_13/RAMA_D1/O
                         net (fo=1, routed)           0.169     2.479    funnel_queue/fifo13/memory_reg_0_15_12_13_n_0
    SLICE_X69Y91         FDRE                                         r  funnel_queue/fifo13/dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.837     2.382    funnel_queue/fifo13/CLK_OUT1
    SLICE_X69Y91         FDRE                                         r  funnel_queue/fifo13/dataout_reg[13]/C
                         clock pessimism             -0.231     2.151    
                         clock uncertainty            0.234     2.385    
    SLICE_X69Y91         FDRE (Hold_fdre_C_D)         0.070     2.455    funnel_queue/fifo13/dataout_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 funnel_queue/fifo11/memory_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo11/dataout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.394ns (68.286%)  route 0.183ns (31.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.595     1.861    funnel_queue/fifo11/memory_reg_0_15_6_11/WCLK
    SLICE_X74Y93         RAMD32                                       r  funnel_queue/fifo11/memory_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.255 r  funnel_queue/fifo11/memory_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.183     2.438    funnel_queue/fifo11/memory_reg_0_15_6_11_n_3
    SLICE_X72Y92         FDRE                                         r  funnel_queue/fifo11/dataout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.864     2.409    funnel_queue/fifo11/CLK_OUT1
    SLICE_X72Y92         FDRE                                         r  funnel_queue/fifo11/dataout_reg[8]/C
                         clock pessimism             -0.231     2.178    
                         clock uncertainty            0.234     2.412    
    SLICE_X72Y92         FDRE (Hold_fdre_C_D)         0.002     2.414    funnel_queue/fifo11/dataout_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 funnel_queue/fifo3/memory_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo3/dataout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.172%)  route 0.184ns (31.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.565     1.831    funnel_queue/fifo3/memory_reg_0_15_0_5/WCLK
    SLICE_X66Y102        RAMD32                                       r  funnel_queue/fifo3/memory_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.225 r  funnel_queue/fifo3/memory_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.184     2.409    funnel_queue/fifo3/memory_reg_0_15_0_5_n_3
    SLICE_X68Y102        FDRE                                         r  funnel_queue/fifo3/dataout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.837     2.382    funnel_queue/fifo3/CLK_OUT1
    SLICE_X68Y102        FDRE                                         r  funnel_queue/fifo3/dataout_reg[2]/C
                         clock pessimism             -0.231     2.151    
                         clock uncertainty            0.234     2.385    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)        -0.001     2.384    funnel_queue/fifo3/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo12/dataout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.478ns (73.487%)  route 0.172ns (26.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.565     1.831    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.309 r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA_D1/O
                         net (fo=1, routed)           0.172     2.482    funnel_queue/fifo12/memory_reg_0_15_12_13_n_0
    SLICE_X67Y91         FDRE                                         r  funnel_queue/fifo12/dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.837     2.382    funnel_queue/fifo12/CLK_OUT1
    SLICE_X67Y91         FDRE                                         r  funnel_queue/fifo12/dataout_reg[13]/C
                         clock pessimism             -0.231     2.151    
                         clock uncertainty            0.234     2.385    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.070     2.455    funnel_queue/fifo12/dataout_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 funnel_queue/fifo13/memory_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo13/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.478ns (73.411%)  route 0.173ns (26.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.565     1.831    funnel_queue/fifo13/memory_reg_0_15_6_11/WCLK
    SLICE_X66Y92         RAMD32                                       r  funnel_queue/fifo13/memory_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.309 r  funnel_queue/fifo13/memory_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.173     2.483    funnel_queue/fifo13/memory_reg_0_15_6_11_n_0
    SLICE_X68Y90         FDRE                                         r  funnel_queue/fifo13/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.837     2.382    funnel_queue/fifo13/CLK_OUT1
    SLICE_X68Y90         FDRE                                         r  funnel_queue/fifo13/dataout_reg[7]/C
                         clock pessimism             -0.231     2.151    
                         clock uncertainty            0.234     2.385    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.070     2.455    funnel_queue/fifo13/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 funnel_queue/fifo6/memory_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo6/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.478ns (73.181%)  route 0.175ns (26.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.567     1.833    funnel_queue/fifo6/memory_reg_0_15_6_11/WCLK
    SLICE_X62Y98         RAMD32                                       r  funnel_queue/fifo6/memory_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.311 r  funnel_queue/fifo6/memory_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.175     2.487    funnel_queue/fifo6/memory_reg_0_15_6_11_n_0
    SLICE_X65Y99         FDRE                                         r  funnel_queue/fifo6/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.839     2.384    funnel_queue/fifo6/CLK_OUT1
    SLICE_X65Y99         FDRE                                         r  funnel_queue/fifo6/dataout_reg[7]/C
                         clock pessimism             -0.231     2.153    
                         clock uncertainty            0.234     2.387    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.071     2.458    funnel_queue/fifo6/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 funnel_queue/fifo3/memory_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            funnel_queue/fifo3/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.478ns (73.649%)  route 0.171ns (26.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.564     1.830    funnel_queue/fifo3/memory_reg_0_15_6_11/WCLK
    SLICE_X66Y103        RAMD32                                       r  funnel_queue/fifo3/memory_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.308 r  funnel_queue/fifo3/memory_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.171     2.479    funnel_queue/fifo3/memory_reg_0_15_6_11_n_0
    SLICE_X68Y102        FDRE                                         r  funnel_queue/fifo3/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.837     2.382    funnel_queue/fifo3/CLK_OUT1
    SLICE_X68Y102        FDRE                                         r  funnel_queue/fifo3/dataout_reg[7]/C
                         clock pessimism             -0.231     2.151    
                         clock uncertainty            0.234     2.385    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)         0.066     2.451    funnel_queue/fifo3/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.028    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT5_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 program_sfera/program_written_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.642ns (23.981%)  route 2.035ns (76.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 15.972 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          1.707     6.322    program_sfera/CLK_OUT5
    SLICE_X84Y117        FDRE                                         r  program_sfera/program_written_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.518     6.840 r  program_sfera/program_written_signal_reg/Q
                         net (fo=6, routed)           2.035     8.875    program_sfera/program_written
    SLICE_X83Y117        LUT2 (Prop_lut2_I0_O)        0.124     8.999 r  program_sfera/program_reset_i_1/O
                         net (fo=1, routed)           0.000     8.999    program_reset0
    SLICE_X83Y117        FDRE                                         r  program_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.589    15.972    CLK
    SLICE_X83Y117        FDRE                                         r  program_reset_reg/C
                         clock pessimism              0.147    16.119    
                         clock uncertainty           -0.271    15.848    
    SLICE_X83Y117        FDRE (Setup_fdre_C_D)        0.029    15.877    program_reset_reg
  -------------------------------------------------------------------
                         required time                         15.877    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 program_sfera/program_written_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT5_clock_generator  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            program_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT5_clock_generator rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.209ns (18.316%)  route 0.932ns (81.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.293ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT5_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT5_clock_generator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout5_buf/O
                         net (fo=98, routed)          0.596     1.862    program_sfera/CLK_OUT5
    SLICE_X84Y117        FDRE                                         r  program_sfera/program_written_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.164     2.026 r  program_sfera/program_written_signal_reg/Q
                         net (fo=6, routed)           0.932     2.959    program_sfera/program_written
    SLICE_X83Y117        LUT2 (Prop_lut2_I0_O)        0.045     3.004 r  program_sfera/program_reset_i_1/O
                         net (fo=1, routed)           0.000     3.004    program_reset0
    SLICE_X83Y117        FDRE                                         r  program_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.865     2.411    CLK
    SLICE_X83Y117        FDRE                                         r  program_reset_reg/C
                         clock pessimism             -0.231     2.180    
                         clock uncertainty            0.271     2.451    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.091     2.542    program_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_clock_generator
  To Clock:  CLK_OUT3_clock_generator

Setup :          448  Failing Endpoints,  Worst Slack       -2.705ns,  Total Violation    -1053.607ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo9/memory_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.982ns  (logic 0.840ns (28.168%)  route 2.142ns (71.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 37.229 - 31.250 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 36.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.715    36.331    funnel_queue/fifo9/CLK_OUT1
    SLICE_X77Y96         FDRE                                         r  funnel_queue/fifo9/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    36.750 r  funnel_queue/fifo9/readptr_reg[2]/Q
                         net (fo=6, routed)           0.739    37.488    funnel_queue/fifo9/readptr_reg_n_0_[2]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.297    37.785 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8/O
                         net (fo=1, routed)           0.579    38.364    funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    38.488 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_1__8/O
                         net (fo=28, routed)          0.824    39.313    funnel_queue/fifo9/memory_reg_0_15_0_5/WE
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.595    37.229    funnel_queue/fifo9/memory_reg_0_15_0_5/WCLK
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.147    37.376    
                         clock uncertainty           -0.234    37.141    
    SLICE_X76Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.608    funnel_queue/fifo9/memory_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -39.313    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo9/memory_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.982ns  (logic 0.840ns (28.168%)  route 2.142ns (71.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 37.229 - 31.250 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 36.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.715    36.331    funnel_queue/fifo9/CLK_OUT1
    SLICE_X77Y96         FDRE                                         r  funnel_queue/fifo9/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    36.750 r  funnel_queue/fifo9/readptr_reg[2]/Q
                         net (fo=6, routed)           0.739    37.488    funnel_queue/fifo9/readptr_reg_n_0_[2]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.297    37.785 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8/O
                         net (fo=1, routed)           0.579    38.364    funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    38.488 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_1__8/O
                         net (fo=28, routed)          0.824    39.313    funnel_queue/fifo9/memory_reg_0_15_0_5/WE
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.595    37.229    funnel_queue/fifo9/memory_reg_0_15_0_5/WCLK
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.147    37.376    
                         clock uncertainty           -0.234    37.141    
    SLICE_X76Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.608    funnel_queue/fifo9/memory_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -39.313    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo9/memory_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.982ns  (logic 0.840ns (28.168%)  route 2.142ns (71.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 37.229 - 31.250 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 36.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.715    36.331    funnel_queue/fifo9/CLK_OUT1
    SLICE_X77Y96         FDRE                                         r  funnel_queue/fifo9/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    36.750 r  funnel_queue/fifo9/readptr_reg[2]/Q
                         net (fo=6, routed)           0.739    37.488    funnel_queue/fifo9/readptr_reg_n_0_[2]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.297    37.785 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8/O
                         net (fo=1, routed)           0.579    38.364    funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    38.488 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_1__8/O
                         net (fo=28, routed)          0.824    39.313    funnel_queue/fifo9/memory_reg_0_15_0_5/WE
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.595    37.229    funnel_queue/fifo9/memory_reg_0_15_0_5/WCLK
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.147    37.376    
                         clock uncertainty           -0.234    37.141    
    SLICE_X76Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.608    funnel_queue/fifo9/memory_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -39.313    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo9/memory_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.982ns  (logic 0.840ns (28.168%)  route 2.142ns (71.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 37.229 - 31.250 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 36.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.715    36.331    funnel_queue/fifo9/CLK_OUT1
    SLICE_X77Y96         FDRE                                         r  funnel_queue/fifo9/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    36.750 r  funnel_queue/fifo9/readptr_reg[2]/Q
                         net (fo=6, routed)           0.739    37.488    funnel_queue/fifo9/readptr_reg_n_0_[2]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.297    37.785 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8/O
                         net (fo=1, routed)           0.579    38.364    funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    38.488 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_1__8/O
                         net (fo=28, routed)          0.824    39.313    funnel_queue/fifo9/memory_reg_0_15_0_5/WE
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.595    37.229    funnel_queue/fifo9/memory_reg_0_15_0_5/WCLK
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.147    37.376    
                         clock uncertainty           -0.234    37.141    
    SLICE_X76Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.608    funnel_queue/fifo9/memory_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -39.313    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo9/memory_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.982ns  (logic 0.840ns (28.168%)  route 2.142ns (71.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 37.229 - 31.250 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 36.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.715    36.331    funnel_queue/fifo9/CLK_OUT1
    SLICE_X77Y96         FDRE                                         r  funnel_queue/fifo9/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    36.750 r  funnel_queue/fifo9/readptr_reg[2]/Q
                         net (fo=6, routed)           0.739    37.488    funnel_queue/fifo9/readptr_reg_n_0_[2]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.297    37.785 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8/O
                         net (fo=1, routed)           0.579    38.364    funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    38.488 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_1__8/O
                         net (fo=28, routed)          0.824    39.313    funnel_queue/fifo9/memory_reg_0_15_0_5/WE
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.595    37.229    funnel_queue/fifo9/memory_reg_0_15_0_5/WCLK
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.147    37.376    
                         clock uncertainty           -0.234    37.141    
    SLICE_X76Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.608    funnel_queue/fifo9/memory_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -39.313    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo9/memory_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.982ns  (logic 0.840ns (28.168%)  route 2.142ns (71.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 37.229 - 31.250 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 36.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.715    36.331    funnel_queue/fifo9/CLK_OUT1
    SLICE_X77Y96         FDRE                                         r  funnel_queue/fifo9/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    36.750 r  funnel_queue/fifo9/readptr_reg[2]/Q
                         net (fo=6, routed)           0.739    37.488    funnel_queue/fifo9/readptr_reg_n_0_[2]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.297    37.785 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8/O
                         net (fo=1, routed)           0.579    38.364    funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    38.488 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_1__8/O
                         net (fo=28, routed)          0.824    39.313    funnel_queue/fifo9/memory_reg_0_15_0_5/WE
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.595    37.229    funnel_queue/fifo9/memory_reg_0_15_0_5/WCLK
    SLICE_X76Y99         RAMD32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.147    37.376    
                         clock uncertainty           -0.234    37.141    
    SLICE_X76Y99         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.608    funnel_queue/fifo9/memory_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -39.313    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo9/memory_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.982ns  (logic 0.840ns (28.168%)  route 2.142ns (71.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 37.229 - 31.250 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 36.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.715    36.331    funnel_queue/fifo9/CLK_OUT1
    SLICE_X77Y96         FDRE                                         r  funnel_queue/fifo9/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    36.750 r  funnel_queue/fifo9/readptr_reg[2]/Q
                         net (fo=6, routed)           0.739    37.488    funnel_queue/fifo9/readptr_reg_n_0_[2]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.297    37.785 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8/O
                         net (fo=1, routed)           0.579    38.364    funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    38.488 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_1__8/O
                         net (fo=28, routed)          0.824    39.313    funnel_queue/fifo9/memory_reg_0_15_0_5/WE
    SLICE_X76Y99         RAMS32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.595    37.229    funnel_queue/fifo9/memory_reg_0_15_0_5/WCLK
    SLICE_X76Y99         RAMS32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.147    37.376    
                         clock uncertainty           -0.234    37.141    
    SLICE_X76Y99         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    36.608    funnel_queue/fifo9/memory_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -39.313    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 funnel_queue/fifo9/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo9/memory_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.982ns  (logic 0.840ns (28.168%)  route 2.142ns (71.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 37.229 - 31.250 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 36.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.715    36.331    funnel_queue/fifo9/CLK_OUT1
    SLICE_X77Y96         FDRE                                         r  funnel_queue/fifo9/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    36.750 r  funnel_queue/fifo9/readptr_reg[2]/Q
                         net (fo=6, routed)           0.739    37.488    funnel_queue/fifo9/readptr_reg_n_0_[2]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.297    37.785 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8/O
                         net (fo=1, routed)           0.579    38.364    funnel_queue/fifo9/memory_reg_0_15_0_5_i_3__8_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    38.488 r  funnel_queue/fifo9/memory_reg_0_15_0_5_i_1__8/O
                         net (fo=28, routed)          0.824    39.313    funnel_queue/fifo9/memory_reg_0_15_0_5/WE
    SLICE_X76Y99         RAMS32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.595    37.229    funnel_queue/fifo9/memory_reg_0_15_0_5/WCLK
    SLICE_X76Y99         RAMS32                                       r  funnel_queue/fifo9/memory_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.147    37.376    
                         clock uncertainty           -0.234    37.141    
    SLICE_X76Y99         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    36.608    funnel_queue/fifo9/memory_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -39.313    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.702ns  (required time - arrival time)
  Source:                 funnel_queue/fifo7/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo7/memory_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.978ns  (logic 0.704ns (23.643%)  route 2.274ns (76.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 37.143 - 31.250 ) 
    Source Clock Delay      (SCD):    6.247ns = ( 36.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.631    36.247    funnel_queue/fifo7/CLK_OUT1
    SLICE_X68Y95         FDRE                                         r  funnel_queue/fifo7/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.456    36.703 r  funnel_queue/fifo7/readptr_reg[0]/Q
                         net (fo=8, routed)           0.870    37.573    funnel_queue/fifo7/readptr_reg_n_0_[0]
    SLICE_X69Y95         LUT6 (Prop_lut6_I2_O)        0.124    37.697 r  funnel_queue/fifo7/memory_reg_0_15_0_5_i_3__6/O
                         net (fo=1, routed)           0.573    38.270    funnel_queue/fifo7/memory_reg_0_15_0_5_i_3__6_n_0
    SLICE_X71Y94         LUT6 (Prop_lut6_I2_O)        0.124    38.394 r  funnel_queue/fifo7/memory_reg_0_15_0_5_i_1__6/O
                         net (fo=28, routed)          0.830    39.224    funnel_queue/fifo7/memory_reg_0_15_0_5/WE
    SLICE_X70Y94         RAMD32                                       r  funnel_queue/fifo7/memory_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.509    37.143    funnel_queue/fifo7/memory_reg_0_15_0_5/WCLK
    SLICE_X70Y94         RAMD32                                       r  funnel_queue/fifo7/memory_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.147    37.290    
                         clock uncertainty           -0.234    37.055    
    SLICE_X70Y94         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.522    funnel_queue/fifo7/memory_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         36.522    
                         arrival time                         -39.224    
  -------------------------------------------------------------------
                         slack                                 -2.702    

Slack (VIOLATED) :        -2.702ns  (required time - arrival time)
  Source:                 funnel_queue/fifo7/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo7/memory_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT1_clock_generator rise@30.000ns)
  Data Path Delay:        2.978ns  (logic 0.704ns (23.643%)  route 2.274ns (76.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 37.143 - 31.250 ) 
    Source Clock Delay      (SCD):    6.247ns = ( 36.247 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    30.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488    31.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    34.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.631    36.247    funnel_queue/fifo7/CLK_OUT1
    SLICE_X68Y95         FDRE                                         r  funnel_queue/fifo7/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.456    36.703 r  funnel_queue/fifo7/readptr_reg[0]/Q
                         net (fo=8, routed)           0.870    37.573    funnel_queue/fifo7/readptr_reg_n_0_[0]
    SLICE_X69Y95         LUT6 (Prop_lut6_I2_O)        0.124    37.697 r  funnel_queue/fifo7/memory_reg_0_15_0_5_i_3__6/O
                         net (fo=1, routed)           0.573    38.270    funnel_queue/fifo7/memory_reg_0_15_0_5_i_3__6_n_0
    SLICE_X71Y94         LUT6 (Prop_lut6_I2_O)        0.124    38.394 r  funnel_queue/fifo7/memory_reg_0_15_0_5_i_1__6/O
                         net (fo=28, routed)          0.830    39.224    funnel_queue/fifo7/memory_reg_0_15_0_5/WE
    SLICE_X70Y94         RAMD32                                       r  funnel_queue/fifo7/memory_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        1.509    37.143    funnel_queue/fifo7/memory_reg_0_15_0_5/WCLK
    SLICE_X70Y94         RAMD32                                       r  funnel_queue/fifo7/memory_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.147    37.290    
                         clock uncertainty           -0.234    37.055    
    SLICE_X70Y94         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.522    funnel_queue/fifo7/memory_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.522    
                         arrival time                         -39.224    
  -------------------------------------------------------------------
                         slack                                 -2.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.905%)  route 0.493ns (68.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    funnel_queue/fifo12/CLK_OUT1
    SLICE_X64Y93         FDRE                                         r  funnel_queue/fifo12/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo12/readptr_reg[0]/Q
                         net (fo=8, routed)           0.121     2.095    funnel_queue/fifo12/readptr_reg_n_0_[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11/O
                         net (fo=1, routed)           0.139     2.279    funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_1__11/O
                         net (fo=28, routed)          0.233     2.556    funnel_queue/fifo12/memory_reg_0_15_12_13/WE
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA/CLK
                         clock pessimism             -0.231     2.150    
                         clock uncertainty            0.234     2.384    
    SLICE_X62Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     2.431    funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.905%)  route 0.493ns (68.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    funnel_queue/fifo12/CLK_OUT1
    SLICE_X64Y93         FDRE                                         r  funnel_queue/fifo12/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo12/readptr_reg[0]/Q
                         net (fo=8, routed)           0.121     2.095    funnel_queue/fifo12/readptr_reg_n_0_[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11/O
                         net (fo=1, routed)           0.139     2.279    funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_1__11/O
                         net (fo=28, routed)          0.233     2.556    funnel_queue/fifo12/memory_reg_0_15_12_13/WE
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA_D1/CLK
                         clock pessimism             -0.231     2.150    
                         clock uncertainty            0.234     2.384    
    SLICE_X62Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     2.431    funnel_queue/fifo12/memory_reg_0_15_12_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo12/memory_reg_0_15_12_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.905%)  route 0.493ns (68.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    funnel_queue/fifo12/CLK_OUT1
    SLICE_X64Y93         FDRE                                         r  funnel_queue/fifo12/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo12/readptr_reg[0]/Q
                         net (fo=8, routed)           0.121     2.095    funnel_queue/fifo12/readptr_reg_n_0_[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11/O
                         net (fo=1, routed)           0.139     2.279    funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_1__11/O
                         net (fo=28, routed)          0.233     2.556    funnel_queue/fifo12/memory_reg_0_15_12_13/WE
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMB/CLK
                         clock pessimism             -0.231     2.150    
                         clock uncertainty            0.234     2.384    
    SLICE_X62Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     2.431    funnel_queue/fifo12/memory_reg_0_15_12_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo12/memory_reg_0_15_12_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.905%)  route 0.493ns (68.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    funnel_queue/fifo12/CLK_OUT1
    SLICE_X64Y93         FDRE                                         r  funnel_queue/fifo12/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo12/readptr_reg[0]/Q
                         net (fo=8, routed)           0.121     2.095    funnel_queue/fifo12/readptr_reg_n_0_[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11/O
                         net (fo=1, routed)           0.139     2.279    funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_1__11/O
                         net (fo=28, routed)          0.233     2.556    funnel_queue/fifo12/memory_reg_0_15_12_13/WE
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMB_D1/CLK
                         clock pessimism             -0.231     2.150    
                         clock uncertainty            0.234     2.384    
    SLICE_X62Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     2.431    funnel_queue/fifo12/memory_reg_0_15_12_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo12/memory_reg_0_15_12_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.905%)  route 0.493ns (68.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    funnel_queue/fifo12/CLK_OUT1
    SLICE_X64Y93         FDRE                                         r  funnel_queue/fifo12/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo12/readptr_reg[0]/Q
                         net (fo=8, routed)           0.121     2.095    funnel_queue/fifo12/readptr_reg_n_0_[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11/O
                         net (fo=1, routed)           0.139     2.279    funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_1__11/O
                         net (fo=28, routed)          0.233     2.556    funnel_queue/fifo12/memory_reg_0_15_12_13/WE
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMC/CLK
                         clock pessimism             -0.231     2.150    
                         clock uncertainty            0.234     2.384    
    SLICE_X62Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     2.431    funnel_queue/fifo12/memory_reg_0_15_12_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo12/memory_reg_0_15_12_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.905%)  route 0.493ns (68.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    funnel_queue/fifo12/CLK_OUT1
    SLICE_X64Y93         FDRE                                         r  funnel_queue/fifo12/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo12/readptr_reg[0]/Q
                         net (fo=8, routed)           0.121     2.095    funnel_queue/fifo12/readptr_reg_n_0_[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11/O
                         net (fo=1, routed)           0.139     2.279    funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_1__11/O
                         net (fo=28, routed)          0.233     2.556    funnel_queue/fifo12/memory_reg_0_15_12_13/WE
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMD32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMC_D1/CLK
                         clock pessimism             -0.231     2.150    
                         clock uncertainty            0.234     2.384    
    SLICE_X62Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     2.431    funnel_queue/fifo12/memory_reg_0_15_12_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo12/memory_reg_0_15_12_13/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.905%)  route 0.493ns (68.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    funnel_queue/fifo12/CLK_OUT1
    SLICE_X64Y93         FDRE                                         r  funnel_queue/fifo12/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo12/readptr_reg[0]/Q
                         net (fo=8, routed)           0.121     2.095    funnel_queue/fifo12/readptr_reg_n_0_[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11/O
                         net (fo=1, routed)           0.139     2.279    funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_1__11/O
                         net (fo=28, routed)          0.233     2.556    funnel_queue/fifo12/memory_reg_0_15_12_13/WE
    SLICE_X62Y92         RAMS32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMS32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMD/CLK
                         clock pessimism             -0.231     2.150    
                         clock uncertainty            0.234     2.384    
    SLICE_X62Y92         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.047     2.431    funnel_queue/fifo12/memory_reg_0_15_12_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 funnel_queue/fifo12/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo12/memory_reg_0_15_12_13/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.905%)  route 0.493ns (68.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    funnel_queue/fifo12/CLK_OUT1
    SLICE_X64Y93         FDRE                                         r  funnel_queue/fifo12/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  funnel_queue/fifo12/readptr_reg[0]/Q
                         net (fo=8, routed)           0.121     2.095    funnel_queue/fifo12/readptr_reg_n_0_[0]
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.140 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11/O
                         net (fo=1, routed)           0.139     2.279    funnel_queue/fifo12/memory_reg_0_15_0_5_i_3__11_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.324 r  funnel_queue/fifo12/memory_reg_0_15_0_5_i_1__11/O
                         net (fo=28, routed)          0.233     2.556    funnel_queue/fifo12/memory_reg_0_15_12_13/WE
    SLICE_X62Y92         RAMS32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.836     2.381    funnel_queue/fifo12/memory_reg_0_15_12_13/WCLK
    SLICE_X62Y92         RAMS32                                       r  funnel_queue/fifo12/memory_reg_0_15_12_13/RAMD_D1/CLK
                         clock pessimism             -0.231     2.150    
                         clock uncertainty            0.234     2.384    
    SLICE_X62Y92         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.047     2.431    funnel_queue/fifo12/memory_reg_0_15_12_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 funnel_queue/fifo10/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo10/memory_reg_0_15_12_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.632%)  route 0.499ns (68.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.595     1.861    funnel_queue/fifo10/CLK_OUT1
    SLICE_X77Y93         FDRE                                         r  funnel_queue/fifo10/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y93         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  funnel_queue/fifo10/readptr_reg[1]/Q
                         net (fo=7, routed)           0.140     2.143    funnel_queue/fifo10/readptr_reg_n_0_[1]
    SLICE_X75Y93         LUT6 (Prop_lut6_I4_O)        0.045     2.188 r  funnel_queue/fifo10/memory_reg_0_15_0_5_i_2__9/O
                         net (fo=1, routed)           0.136     2.324    funnel_queue/fifo10/memory_reg_0_15_0_5_i_2__9_n_0
    SLICE_X75Y92         LUT6 (Prop_lut6_I0_O)        0.045     2.369 r  funnel_queue/fifo10/memory_reg_0_15_0_5_i_1__9/O
                         net (fo=28, routed)          0.223     2.592    funnel_queue/fifo10/memory_reg_0_15_12_13/WE
    SLICE_X74Y92         RAMD32                                       r  funnel_queue/fifo10/memory_reg_0_15_12_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.867     2.412    funnel_queue/fifo10/memory_reg_0_15_12_13/WCLK
    SLICE_X74Y92         RAMD32                                       r  funnel_queue/fifo10/memory_reg_0_15_12_13/RAMA/CLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.234     2.415    
    SLICE_X74Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     2.462    funnel_queue/fifo10/memory_reg_0_15_12_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 funnel_queue/fifo10/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            funnel_queue/fifo10/memory_reg_0_15_12_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.632%)  route 0.499ns (68.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.595     1.861    funnel_queue/fifo10/CLK_OUT1
    SLICE_X77Y93         FDRE                                         r  funnel_queue/fifo10/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y93         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  funnel_queue/fifo10/readptr_reg[1]/Q
                         net (fo=7, routed)           0.140     2.143    funnel_queue/fifo10/readptr_reg_n_0_[1]
    SLICE_X75Y93         LUT6 (Prop_lut6_I4_O)        0.045     2.188 r  funnel_queue/fifo10/memory_reg_0_15_0_5_i_2__9/O
                         net (fo=1, routed)           0.136     2.324    funnel_queue/fifo10/memory_reg_0_15_0_5_i_2__9_n_0
    SLICE_X75Y92         LUT6 (Prop_lut6_I0_O)        0.045     2.369 r  funnel_queue/fifo10/memory_reg_0_15_0_5_i_1__9/O
                         net (fo=28, routed)          0.223     2.592    funnel_queue/fifo10/memory_reg_0_15_12_13/WE
    SLICE_X74Y92         RAMD32                                       r  funnel_queue/fifo10/memory_reg_0_15_12_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=1221, routed)        0.867     2.412    funnel_queue/fifo10/memory_reg_0_15_12_13/WCLK
    SLICE_X74Y92         RAMD32                                       r  funnel_queue/fifo10/memory_reg_0_15_12_13/RAMA_D1/CLK
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.234     2.415    
    SLICE_X74Y92         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.047     2.462    funnel_queue/fifo10/memory_reg_0_15_12_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.773ns (32.957%)  route 1.572ns (67.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 15.974 - 10.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.712     6.328    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X74Y88         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.478     6.806 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.659    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X74Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.954 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.719     8.673    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X74Y87         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.590    15.974    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y87         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.328    16.302    
                         clock uncertainty           -0.095    16.207    
    SLICE_X74Y87         FDPE (Recov_fdpe_C_PRE)     -0.361    15.846    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.773ns (32.957%)  route 1.572ns (67.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 15.974 - 10.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.712     6.328    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X74Y88         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.478     6.806 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.659    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X74Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.954 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.719     8.673    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X74Y87         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.590    15.974    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y87         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.328    16.302    
                         clock uncertainty           -0.095    16.207    
    SLICE_X74Y87         FDPE (Recov_fdpe_C_PRE)     -0.361    15.846    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.773ns (32.957%)  route 1.572ns (67.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 15.974 - 10.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.712     6.328    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X74Y88         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.478     6.806 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.659    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X74Y88         LUT2 (Prop_lut2_I1_O)        0.295     7.954 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.719     8.673    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X74Y87         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.590    15.974    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y87         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.328    16.302    
                         clock uncertainty           -0.095    16.207    
    SLICE_X74Y87         FDPE (Recov_fdpe_C_PRE)     -0.361    15.846    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.773ns (36.510%)  route 1.344ns (63.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.691     6.306    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X76Y119        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.478     6.784 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.638    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X76Y119        LUT2 (Prop_lut2_I1_O)        0.295     7.933 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491     8.424    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X76Y117        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.576    15.959    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y117        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.326    16.285    
                         clock uncertainty           -0.095    16.190    
    SLICE_X76Y117        FDPE (Recov_fdpe_C_PRE)     -0.361    15.829    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.829    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.773ns (36.510%)  route 1.344ns (63.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.691     6.306    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X76Y119        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.478     6.784 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.638    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X76Y119        LUT2 (Prop_lut2_I1_O)        0.295     7.933 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491     8.424    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X76Y117        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.576    15.959    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y117        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.326    16.285    
                         clock uncertainty           -0.095    16.190    
    SLICE_X76Y117        FDPE (Recov_fdpe_C_PRE)     -0.361    15.829    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.829    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.773ns (36.510%)  route 1.344ns (63.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.691     6.306    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X76Y119        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y119        FDRE (Prop_fdre_C_Q)         0.478     6.784 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.638    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X76Y119        LUT2 (Prop_lut2_I1_O)        0.295     7.933 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491     8.424    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X76Y117        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.576    15.959    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y117        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.326    16.285    
                         clock uncertainty           -0.095    16.190    
    SLICE_X76Y117        FDPE (Recov_fdpe_C_PRE)     -0.361    15.829    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.829    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.419ns (29.395%)  route 1.006ns (70.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 15.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.710     6.326    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDPE (Prop_fdpe_C_Q)         0.419     6.745 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.006     7.751    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X71Y85         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.504    15.888    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X71Y85         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.312    16.200    
                         clock uncertainty           -0.095    16.105    
    SLICE_X71Y85         FDPE (Recov_fdpe_C_PRE)     -0.534    15.571    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.419ns (37.524%)  route 0.698ns (62.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.710     6.326    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDPE (Prop_fdpe_C_Q)         0.419     6.745 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.698     7.442    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X73Y84         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.586    15.970    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X73Y84         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.328    16.298    
                         clock uncertainty           -0.095    16.203    
    SLICE_X73Y84         FDPE (Recov_fdpe_C_PRE)     -0.534    15.669    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.669    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  8.226    

Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.419ns (37.524%)  route 0.698ns (62.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 15.970 - 10.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.710     6.326    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDPE (Prop_fdpe_C_Q)         0.419     6.745 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.698     7.442    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X73Y84         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.586    15.970    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X73Y84         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.328    16.298    
                         clock uncertainty           -0.095    16.203    
    SLICE_X73Y84         FDPE (Recov_fdpe_C_PRE)     -0.534    15.669    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.669    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  8.226    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 multiplexer/funnel_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/start_counter_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.903%)  route 0.814ns (64.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 15.891 - 10.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.631     6.247    multiplexer/CLK_OUT1
    SLICE_X69Y95         FDRE                                         r  multiplexer/funnel_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.456     6.703 f  multiplexer/funnel_ready_reg/Q
                         net (fo=18, routed)          0.814     7.517    multiplexer/funnel_ready
    SLICE_X69Y90         FDPE                                         f  multiplexer/start_counter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         1.507    15.891    multiplexer/CLK_OUT1
    SLICE_X69Y90         FDPE                                         r  multiplexer/start_counter_reg/C
                         clock pessimism              0.329    16.220    
                         clock uncertainty           -0.095    16.125    
    SLICE_X69Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    15.766    multiplexer/start_counter_reg
  -------------------------------------------------------------------
                         required time                         15.766    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  8.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.585     1.851    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y119        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDPE (Prop_fdpe_C_Q)         0.148     1.999 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     2.182    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X75Y119        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.855     2.401    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y119        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.536     1.864    
    SLICE_X75Y119        FDPE (Remov_fdpe_C_PRE)     -0.148     1.716    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.613%)  route 0.242ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.592     1.858    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y90         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDPE (Prop_fdpe_C_Q)         0.128     1.986 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.242     2.228    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y88         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.863     2.408    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X73Y88         FDPE (Remov_fdpe_C_PRE)     -0.149     1.724    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.613%)  route 0.242ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.592     1.858    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y90         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDPE (Prop_fdpe_C_Q)         0.128     1.986 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.242     2.228    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y88         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.863     2.408    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X73Y88         FDPE (Remov_fdpe_C_PRE)     -0.149     1.724    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.613%)  route 0.242ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.592     1.858    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y90         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDPE (Prop_fdpe_C_Q)         0.128     1.986 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.242     2.228    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y88         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.863     2.408    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X73Y88         FDPE (Remov_fdpe_C_PRE)     -0.149     1.724    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.613%)  route 0.242ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.592     1.858    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y90         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDPE (Prop_fdpe_C_Q)         0.128     1.986 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.242     2.228    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y88         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.863     2.408    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X73Y88         FDPE (Remov_fdpe_C_PRE)     -0.149     1.724    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.518%)  route 0.266ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.591     1.857    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDPE (Prop_fdpe_C_Q)         0.128     1.985 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.266     2.251    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X73Y84         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.859     2.404    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X73Y84         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.535     1.869    
    SLICE_X73Y84         FDPE (Remov_fdpe_C_PRE)     -0.149     1.720    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.518%)  route 0.266ns (67.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.591     1.857    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y88         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDPE (Prop_fdpe_C_Q)         0.128     1.985 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.266     2.251    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X73Y84         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.859     2.404    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X73Y84         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.535     1.869    
    SLICE_X73Y84         FDPE (Remov_fdpe_C_PRE)     -0.149     1.720    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 multiplexer/funnel_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer/start_counter_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.127%)  route 0.343ns (70.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.566     1.832    multiplexer/CLK_OUT1
    SLICE_X69Y95         FDRE                                         r  multiplexer/funnel_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  multiplexer/funnel_ready_reg/Q
                         net (fo=18, routed)          0.343     2.316    multiplexer/funnel_ready
    SLICE_X69Y90         FDPE                                         f  multiplexer/start_counter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.837     2.382    multiplexer/CLK_OUT1
    SLICE_X69Y90         FDPE                                         r  multiplexer/start_counter_reg/C
                         clock pessimism             -0.535     1.847    
    SLICE_X69Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     1.752    multiplexer/start_counter_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.453%)  route 0.370ns (66.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.585     1.851    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y119        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.992 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.197     2.190    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X76Y119        LUT2 (Prop_lut2_I0_O)        0.045     2.235 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     2.407    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X76Y117        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.858     2.403    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y117        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.535     1.867    
    SLICE_X76Y117        FDPE (Remov_fdpe_C_PRE)     -0.071     1.796    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.453%)  route 0.370ns (66.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.585     1.851    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y119        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDPE (Prop_fdpe_C_Q)         0.141     1.992 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.197     2.190    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X76Y119        LUT2 (Prop_lut2_I0_O)        0.045     2.235 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     2.407    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X76Y117        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=763, routed)         0.858     2.403    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y117        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.535     1.867    
    SLICE_X76Y117        FDPE (Remov_fdpe_C_PRE)     -0.071     1.796    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_ftdi_clock_gen
  To Clock:  CLK_OUT1_ftdi_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.787ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.718ns (31.308%)  route 1.575ns (68.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 15.145 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.712    -0.838    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y88         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.419 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.430    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y88         LUT2 (Prop_lut2_I1_O)        0.299     0.729 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.727     1.456    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X66Y87         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.508    15.145    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y87         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.559    15.704    
                         clock uncertainty           -0.101    15.604    
    SLICE_X66Y87         FDPE (Recov_fdpe_C_PRE)     -0.361    15.243    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 13.787    

Slack (MET) :             13.787ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.718ns (31.308%)  route 1.575ns (68.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 15.145 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.712    -0.838    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y88         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.419 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.430    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y88         LUT2 (Prop_lut2_I1_O)        0.299     0.729 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.727     1.456    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X66Y87         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.508    15.145    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y87         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.559    15.704    
                         clock uncertainty           -0.101    15.604    
    SLICE_X66Y87         FDPE (Recov_fdpe_C_PRE)     -0.361    15.243    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 13.787    

Slack (MET) :             13.787ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.718ns (31.308%)  route 1.575ns (68.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 15.145 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.712    -0.838    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y88         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.419 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.430    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y88         LUT2 (Prop_lut2_I1_O)        0.299     0.729 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.727     1.456    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X66Y87         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.508    15.145    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y87         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.559    15.704    
                         clock uncertainty           -0.101    15.604    
    SLICE_X66Y87         FDPE (Recov_fdpe_C_PRE)     -0.361    15.243    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                 13.787    

Slack (MET) :             13.861ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.718ns (30.915%)  route 1.605ns (69.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 15.228 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.711    -0.839    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X89Y114        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.999     0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X89Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.878 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.605     1.483    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X89Y112        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.592    15.228    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y112        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.576    15.804    
                         clock uncertainty           -0.101    15.703    
    SLICE_X89Y112        FDPE (Recov_fdpe_C_PRE)     -0.359    15.344    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 13.861    

Slack (MET) :             13.861ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.718ns (30.915%)  route 1.605ns (69.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 15.228 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.711    -0.839    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X89Y114        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.999     0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X89Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.878 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.605     1.483    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X89Y112        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.592    15.228    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y112        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.576    15.804    
                         clock uncertainty           -0.101    15.703    
    SLICE_X89Y112        FDPE (Recov_fdpe_C_PRE)     -0.359    15.344    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 13.861    

Slack (MET) :             13.861ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.718ns (30.915%)  route 1.605ns (69.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 15.228 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.711    -0.839    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X89Y114        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.999     0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X89Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.878 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.605     1.483    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X89Y112        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.592    15.228    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y112        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.576    15.804    
                         clock uncertainty           -0.101    15.703    
    SLICE_X89Y112        FDPE (Recov_fdpe_C_PRE)     -0.359    15.344    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 13.861    

Slack (MET) :             14.809ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.419ns (34.935%)  route 0.780ns (65.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 15.227 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.711    -0.839    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.419    -0.420 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.780     0.360    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.591    15.227    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.579    15.806    
                         clock uncertainty           -0.101    15.705    
    SLICE_X88Y113        FDPE (Recov_fdpe_C_PRE)     -0.536    15.169    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 14.809    

Slack (MET) :             14.809ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.419ns (34.935%)  route 0.780ns (65.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 15.227 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.711    -0.839    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.419    -0.420 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.780     0.360    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.591    15.227    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.579    15.806    
                         clock uncertainty           -0.101    15.705    
    SLICE_X88Y113        FDPE (Recov_fdpe_C_PRE)     -0.536    15.169    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 14.809    

Slack (MET) :             14.851ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.419ns (34.935%)  route 0.780ns (65.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 15.227 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.711    -0.839    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.419    -0.420 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.780     0.360    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.591    15.227    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.579    15.806    
                         clock uncertainty           -0.101    15.705    
    SLICE_X88Y113        FDPE (Recov_fdpe_C_PRE)     -0.494    15.211    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 14.851    

Slack (MET) :             15.049ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 15.227 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.711    -0.839    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y114        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.478    -0.361 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.484     0.123    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X89Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         1.591    15.227    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.576    15.803    
                         clock uncertainty           -0.101    15.702    
    SLICE_X89Y113        FDPE (Recov_fdpe_C_PRE)     -0.530    15.172    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                 15.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.202%)  route 0.183ns (58.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.594    -0.580    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y90         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDPE (Prop_fdpe_C_Q)         0.128    -0.452 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183    -0.270    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X72Y89         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.818    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y89         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.253    -0.565    
    SLICE_X72Y89         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.714    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y114        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.148    -0.429 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.178    -0.251    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X89Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.253    -0.562    
    SLICE_X89Y113        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.710    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y114        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.148    -0.429 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.178    -0.251    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X89Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.253    -0.562    
    SLICE_X89Y113        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.710    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y114        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.148    -0.429 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.178    -0.251    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X89Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.253    -0.562    
    SLICE_X89Y113        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.710    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y114        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.148    -0.429 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.178    -0.251    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X89Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.253    -0.562    
    SLICE_X89Y113        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.710    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.476%)  route 0.254ns (66.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.128    -0.449 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.254    -0.195    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.251    -0.564    
    SLICE_X88Y113        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.689    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.476%)  route 0.254ns (66.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.128    -0.449 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.254    -0.195    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.251    -0.564    
    SLICE_X88Y113        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.689    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.476%)  route 0.254ns (66.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.128    -0.449 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.254    -0.195    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y113        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.251    -0.564    
    SLICE_X88Y113        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.689    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.348%)  route 0.448ns (70.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.242    -0.194    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X89Y113        LUT2 (Prop_lut2_I0_O)        0.045    -0.149 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.205     0.057    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X89Y112        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.868    -0.814    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y112        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X89Y112        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.656    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.348%)  route 0.448ns (70.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.597    -0.577    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y113        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.242    -0.194    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X89Y113        LUT2 (Prop_lut2_I0_O)        0.045    -0.149 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.205     0.057    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X89Y112        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=266, routed)         0.868    -0.814    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y112        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X89Y112        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.656    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.713    





