Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Sep  9 20:54:52 2024
| Host         : DESKTOP-4A51OPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_out_timing_summary_routed.rpt -pb seven_seg_out_timing_summary_routed.pb -rpx seven_seg_out_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_out
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_in[3]
                            (input port)
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 5.398ns (52.694%)  route 4.846ns (47.306%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b_in[3] (IN)
                         net (fo=0)                   0.000     0.000    b_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  b_in_IBUF[3]_inst/O
                         net (fo=7, routed)           2.154     3.631    u2/b_in_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.152     3.783 r  u2/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.692     6.475    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    10.244 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.244    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[0]
                            (input port)
  Destination:            inv_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.206ns  (logic 5.412ns (53.024%)  route 4.794ns (46.976%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  b_in[0] (IN)
                         net (fo=0)                   0.000     0.000    b_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  b_in_IBUF[0]_inst/O
                         net (fo=7, routed)           2.003     3.480    u2/b_in_IBUF[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.154     3.634 r  u2/inv_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.792     6.426    inv_leds_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    10.206 r  inv_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.206    inv_leds[0]
    T10                                                               r  inv_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[3]
                            (input port)
  Destination:            inv_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.960ns  (logic 5.157ns (51.772%)  route 4.804ns (48.228%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b_in[3] (IN)
                         net (fo=0)                   0.000     0.000    b_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  b_in_IBUF[3]_inst/O
                         net (fo=7, routed)           2.161     3.638    u2/b_in_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.762 r  u2/inv_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.642     6.405    inv_leds_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.960 r  inv_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.960    inv_leds[1]
    R10                                                               r  inv_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[3]
                            (input port)
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 5.151ns (52.490%)  route 4.663ns (47.510%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b_in[3] (IN)
                         net (fo=0)                   0.000     0.000    b_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  b_in_IBUF[3]_inst/O
                         net (fo=7, routed)           2.154     3.631    u2/b_in_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.755 r  u2/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.509     6.264    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.814 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.814    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[3]
                            (input port)
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.589ns  (logic 5.324ns (55.524%)  route 4.265ns (44.476%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b_in[3] (IN)
                         net (fo=0)                   0.000     0.000    b_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  b_in_IBUF[3]_inst/O
                         net (fo=7, routed)           2.161     3.638    u2/b_in_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.152     3.790 r  u2/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.104     5.894    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695     9.589 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.589    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[0]
                            (input port)
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.246ns  (logic 5.135ns (55.537%)  route 4.111ns (44.463%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  b_in[0] (IN)
                         net (fo=0)                   0.000     0.000    b_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  b_in_IBUF[0]_inst/O
                         net (fo=7, routed)           2.003     3.480    u2/b_in_IBUF[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     3.604 r  u2/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.109     5.713    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.246 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.246    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[3]
                            (input port)
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 5.138ns (57.501%)  route 3.798ns (42.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  b_in[3] (IN)
                         net (fo=0)                   0.000     0.000    b_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  b_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.944     3.421    u2/b_in_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.545 r  u2/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.854     5.399    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.936 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.936    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_in[2]
                            (input port)
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.536ns (62.852%)  route 0.908ns (37.148%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  b_in[2] (IN)
                         net (fo=0)                   0.000     0.000    b_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  b_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.499     0.752    u2/b_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  u2/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.206    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.444 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.444    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[2]
                            (input port)
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.557ns (63.569%)  route 0.892ns (36.431%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  b_in[2] (IN)
                         net (fo=0)                   0.000     0.000    b_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  b_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.373     0.626    u2/b_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.048     0.674 r  u2/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.520     1.193    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.256     2.450 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.450    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[2]
                            (input port)
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.532ns (59.795%)  route 1.030ns (40.205%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  b_in[2] (IN)
                         net (fo=0)                   0.000     0.000    b_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  b_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.502     0.755    u2/b_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.800 r  u2/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.328    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.563 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.563    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[2]
                            (input port)
  Destination:            inv_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.554ns (58.461%)  route 1.104ns (41.539%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  b_in[2] (IN)
                         net (fo=0)                   0.000     0.000    b_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  b_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.373     0.626    u2/b_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     0.671 r  u2/inv_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.731     1.402    inv_leds_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.658 r  inv_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.658    inv_leds[1]
    R10                                                               r  inv_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[2]
                            (input port)
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.549ns (58.085%)  route 1.118ns (41.915%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  b_in[2] (IN)
                         net (fo=0)                   0.000     0.000    b_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  b_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.434     0.687    u2/b_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.732 r  u2/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.684     1.416    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.667 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.667    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[2]
                            (input port)
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.839ns  (logic 1.624ns (57.206%)  route 1.215ns (42.794%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  b_in[2] (IN)
                         net (fo=0)                   0.000     0.000    b_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  b_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.434     0.687    u2/b_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.043     0.730 r  u2/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.781     1.511    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     2.839 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.839    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_in[2]
                            (input port)
  Destination:            inv_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.639ns (55.165%)  route 1.332ns (44.835%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  b_in[2] (IN)
                         net (fo=0)                   0.000     0.000    b_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  b_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.502     0.755    u2/b_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.044     0.799 r  u2/inv_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.831     1.629    inv_leds_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.342     2.972 r  inv_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.972    inv_leds[0]
    T10                                                               r  inv_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





