<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/k60/include/cpu_conf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_ae4c51b0ca8ff8591027142ad2bf0d4e.html">k60</a></li><li class="navelem"><a class="el" href="dir_bf0cab1a1770da77e2ead4aaae2da92d.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">cpu_conf.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">Cpu</a> &raquo; <a class="el" href="group__cpu__k60.html">Freescale Kinetis K60</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Implementation specific CPU configuration options.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="cpu__conf__common_8h_source.html">cpu_conf_common.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;<a class="el" href="_m_k60-comp_8h_source.html">MK60-comp.h</a>&quot;</code><br />
</div>
<p><a href="cpu_2k60_2include_2cpu__conf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab712ca401a695e745c52a9ef296312f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gab712ca401a695e745c52a9ef296312f9">KINETIS_LLWU_WAKEUP_MODULE_LPTMR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab712ca401a695e745c52a9ef296312f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up source number for the LPTMR0.  <a href="group__cpu__k60.html#gab712ca401a695e745c52a9ef296312f9">More...</a><br /></td></tr>
<tr class="separator:gab712ca401a695e745c52a9ef296312f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac1340ae1c336a1c9980971849d05c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga7ac1340ae1c336a1c9980971849d05c3">KINETIS_LLWU_IRQ</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a></td></tr>
<tr class="memdesc:ga7ac1340ae1c336a1c9980971849d05c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQn name to enable LLWU IRQ in NVIC.  <a href="group__cpu__k60.html#ga7ac1340ae1c336a1c9980971849d05c3">More...</a><br /></td></tr>
<tr class="separator:ga7ac1340ae1c336a1c9980971849d05c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad47d24d46569d2169910255b5da2985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gaad47d24d46569d2169910255b5da2985">LLWU_UNLOCK</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga37763000b56156827c51239c40115100">SIM_SCGC4_LLWU_SHIFT</a>) = 1)</td></tr>
<tr class="memdesc:gaad47d24d46569d2169910255b5da2985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clock gate on LLWU module.  <a href="group__cpu__k60.html#gaad47d24d46569d2169910255b5da2985">More...</a><br /></td></tr>
<tr class="separator:gaad47d24d46569d2169910255b5da2985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ga811633719ff60ee247e64b333d4b8675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga811633719ff60ee247e64b333d4b8675"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-M specific CPU configuration.  <a href="group__cpu__k60.html#ga811633719ff60ee247e64b333d4b8675">More...</a><br /></td></tr>
<tr class="separator:ga811633719ff60ee247e64b333d4b8675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c13d219504576c5c69399033b0ae39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gaf6c13d219504576c5c69399033b0ae39">CPU_IRQ_NUMOF</a>&#160;&#160;&#160;(104U)</td></tr>
<tr class="separator:gaf6c13d219504576c5c69399033b0ae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gad33eb792f7cf98b55b73fea8239c5f45">CPU_FLASH_BASE</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr class="separator:gad33eb792f7cf98b55b73fea8239c5f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GPIO pin mux function numbers</div></td></tr>
<tr class="memitem:ga21f0c367a7f77ddbd62cfc37334a9a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga21f0c367a7f77ddbd62cfc37334a9a6a">PIN_MUX_FUNCTION_ANALOG</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga21f0c367a7f77ddbd62cfc37334a9a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e37e9750baecb31d8ed4678b60aace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga68e37e9750baecb31d8ed4678b60aace">PIN_MUX_FUNCTION_GPIO</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga68e37e9750baecb31d8ed4678b60aace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GPIO interrupt flank settings</div></td></tr>
<tr class="memitem:ga7790bbe1375efdbd46829f817f5b75df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga7790bbe1375efdbd46829f817f5b75df">PIN_INTERRUPT_RISING</a>&#160;&#160;&#160;0b1001</td></tr>
<tr class="separator:ga7790bbe1375efdbd46829f817f5b75df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1899fbecedb27ab0fbe76ff793743b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gad1899fbecedb27ab0fbe76ff793743b9">PIN_INTERRUPT_FALLING</a>&#160;&#160;&#160;0b1010</td></tr>
<tr class="separator:gad1899fbecedb27ab0fbe76ff793743b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9931495749a4fdaed6872cc2e6bb57d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga9931495749a4fdaed6872cc2e6bb57d3">PIN_INTERRUPT_EDGE</a>&#160;&#160;&#160;0b1011</td></tr>
<tr class="separator:ga9931495749a4fdaed6872cc2e6bb57d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PORT module clock gates</div></td></tr>
<tr class="memitem:gabe4282505363532d13883df6e13b8a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gabe4282505363532d13883df6e13b8a1a">PORTA_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a">SIM_SCGC5_PORTA_SHIFT</a>))</td></tr>
<tr class="separator:gabe4282505363532d13883df6e13b8a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c0d9df9aacbac6bdadc0f2daef5ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gaa1c0d9df9aacbac6bdadc0f2daef5ea1">PORTB_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d">SIM_SCGC5_PORTB_SHIFT</a>))</td></tr>
<tr class="separator:gaa1c0d9df9aacbac6bdadc0f2daef5ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1389fe98fc359f00fc8fd16948b07c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga1389fe98fc359f00fc8fd16948b07c2f">PORTC_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f">SIM_SCGC5_PORTC_SHIFT</a>))</td></tr>
<tr class="separator:ga1389fe98fc359f00fc8fd16948b07c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b764a31deee00296051494fc12c884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga99b764a31deee00296051494fc12c884">PORTD_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb">SIM_SCGC5_PORTD_SHIFT</a>))</td></tr>
<tr class="separator:ga99b764a31deee00296051494fc12c884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0692ea6c21e184339d51c6a3b443c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gaa0692ea6c21e184339d51c6a3b443c5d">PORTE_CLOCK_GATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc">SIM_SCGC5_PORTE_SHIFT</a>))</td></tr>
<tr class="separator:gaa0692ea6c21e184339d51c6a3b443c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UART driver settings</div></td></tr>
<tr class="memitem:ga0384d1df32f29154daf64cc80e4dcb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga0384d1df32f29154daf64cc80e4dcb4c">KINETIS_UART</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a></td></tr>
<tr class="separator:ga0384d1df32f29154daf64cc80e4dcb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clock settings for the LPTMR0 timer</div></td></tr>
<tr class="memitem:ga3d979f979ae56a642e29a6616c46d200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga3d979f979ae56a642e29a6616c46d200">LPTIMER_DEV</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85">LPTMR0</a>)</td></tr>
<tr class="separator:ga3d979f979ae56a642e29a6616c46d200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5a3c96f09a7e15b7dba71f079f9bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga7c5a3c96f09a7e15b7dba71f079f9bcc">LPTIMER_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___backward___compatibility___symbols.html#ga1ec7e922a8cb572c9725097c52fca617">SIM_SCGC5_LPTIMER_SHIFT</a>) = 1)</td></tr>
<tr class="separator:ga7c5a3c96f09a7e15b7dba71f079f9bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab1b54b2a49d03fe5adea14f4cf844c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga6ab1b54b2a49d03fe5adea14f4cf844c">LPTIMER_CLKDIS</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___backward___compatibility___symbols.html#ga1ec7e922a8cb572c9725097c52fca617">SIM_SCGC5_LPTIMER_SHIFT</a>) = 0)</td></tr>
<tr class="separator:ga6ab1b54b2a49d03fe5adea14f4cf844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1671cb3ef93e3926b661ac8da4d4ac48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga1671cb3ef93e3926b661ac8da4d4ac48">LPTIMER_CLKSRC_MCGIRCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1671cb3ef93e3926b661ac8da4d4ac48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946b6b307db9084168a7e8084bd2fba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga946b6b307db9084168a7e8084bd2fba9">LPTIMER_CLKSRC_LPO</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga946b6b307db9084168a7e8084bd2fba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf10bed713f69327d3803d17839d47f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gacf10bed713f69327d3803d17839d47f2">LPTIMER_CLKSRC_ERCLK32K</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacf10bed713f69327d3803d17839d47f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1136c5d73d874f0550c4e3e6fbdde6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga1136c5d73d874f0550c4e3e6fbdde6dd">LPTIMER_CLKSRC_OSCERCLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1136c5d73d874f0550c4e3e6fbdde6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f184bcd17e87770b5f0bdbb32d43447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga9f184bcd17e87770b5f0bdbb32d43447">LPTIMER_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="group__cpu__k60.html#gacf10bed713f69327d3803d17839d47f2">LPTIMER_CLKSRC_ERCLK32K</a></td></tr>
<tr class="separator:ga9f184bcd17e87770b5f0bdbb32d43447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65f87fcc51b7550108d12406a875c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gae65f87fcc51b7550108d12406a875c5c">LPTIMER_CLK_PRESCALE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae65f87fcc51b7550108d12406a875c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08959ea75343c072cbc82d2fdb78ad7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga08959ea75343c072cbc82d2fdb78ad7f">LPTIMER_SPEED</a>&#160;&#160;&#160;32768</td></tr>
<tr class="separator:ga08959ea75343c072cbc82d2fdb78ad7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae590b543f74442f1c394ae6395f7ed97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gae590b543f74442f1c394ae6395f7ed97">LPTIMER_IRQ_PRIO</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae590b543f74442f1c394ae6395f7ed97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527f1b54c113087481e1a92fd47f907c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga527f1b54c113087481e1a92fd47f907c">LPTIMER_IRQ_CHAN</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></td></tr>
<tr class="separator:ga527f1b54c113087481e1a92fd47f907c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">STOP mode bitfield values</div></td></tr>
<tr class="memitem:ga3fc59f95efa621e821e403333081cf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga3fc59f95efa621e821e403333081cf84">KINETIS_POWER_MODE_NORMAL</a>&#160;&#160;&#160;(0b000)</td></tr>
<tr class="memdesc:ga3fc59f95efa621e821e403333081cf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal STOP.  <a href="group__cpu__k60.html#ga3fc59f95efa621e821e403333081cf84">More...</a><br /></td></tr>
<tr class="separator:ga3fc59f95efa621e821e403333081cf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98281eadf6c78dc39a2ff50f6becc02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga98281eadf6c78dc39a2ff50f6becc02e">KINETIS_POWER_MODE_VLPS</a>&#160;&#160;&#160;(0b010)</td></tr>
<tr class="memdesc:ga98281eadf6c78dc39a2ff50f6becc02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VLPS STOP.  <a href="group__cpu__k60.html#ga98281eadf6c78dc39a2ff50f6becc02e">More...</a><br /></td></tr>
<tr class="separator:ga98281eadf6c78dc39a2ff50f6becc02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ab85bdc46ccaeb1dead904a33b9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga89ab85bdc46ccaeb1dead904a33b9d74">KINETIS_POWER_MODE_LLS</a>&#160;&#160;&#160;(0b011)</td></tr>
<tr class="memdesc:ga89ab85bdc46ccaeb1dead904a33b9d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">LLS STOP.  <a href="group__cpu__k60.html#ga89ab85bdc46ccaeb1dead904a33b9d74">More...</a><br /></td></tr>
<tr class="separator:ga89ab85bdc46ccaeb1dead904a33b9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit band macros</div></td></tr>
<tr class="memitem:a4c20b2667c9adcd0d5a7976d1e8d5a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a4c20b2667c9adcd0d5a7976d1e8d5a66">BITBAND_ADDR</a>(<a class="el" href="x86__ports_8h.html#ad5907c05bc1cbb4a164dc96ee0ee8225">addr</a>,  bit)&#160;&#160;&#160;((((uint32_t) (<a class="el" href="x86__ports_8h.html#ad5907c05bc1cbb4a164dc96ee0ee8225">addr</a>)) &amp; 0xF0000000u) + 0x2000000 + ((((uint32_t) (addr)) &amp; 0xFFFFF) &lt;&lt; 5) + ((bit) &lt;&lt; 2))</td></tr>
<tr class="memdesc:a4c20b2667c9adcd0d5a7976d1e8d5a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert bit-band region address and bit number to bit-band alias address.  <a href="#a4c20b2667c9adcd0d5a7976d1e8d5a66">More...</a><br /></td></tr>
<tr class="separator:a4c20b2667c9adcd0d5a7976d1e8d5a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2d6817ad2f82eb16cb535fe5761454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a6b2d6817ad2f82eb16cb535fe5761454">BITBAND_VAR32</a>(var,  bit)&#160;&#160;&#160;(*((uint32_t volatile*) <a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a4c20b2667c9adcd0d5a7976d1e8d5a66">BITBAND_ADDR</a>(&amp;(var), (bit))))</td></tr>
<tr class="memdesc:a6b2d6817ad2f82eb16cb535fe5761454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitband 32 bit access to variable stored in SRAM_U.  <a href="#a6b2d6817ad2f82eb16cb535fe5761454">More...</a><br /></td></tr>
<tr class="separator:a6b2d6817ad2f82eb16cb535fe5761454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a29178ae3dc1141cdd5acf822b3d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a48a29178ae3dc1141cdd5acf822b3d6b">BITBAND_VAR16</a>(var,  bit)&#160;&#160;&#160;(*((uint16_t volatile*) <a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a4c20b2667c9adcd0d5a7976d1e8d5a66">BITBAND_ADDR</a>(&amp;(var), (bit))))</td></tr>
<tr class="memdesc:a48a29178ae3dc1141cdd5acf822b3d6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitband 16 bit access to variable stored in SRAM_U.  <a href="#a48a29178ae3dc1141cdd5acf822b3d6b">More...</a><br /></td></tr>
<tr class="separator:a48a29178ae3dc1141cdd5acf822b3d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffc8978a63d52ebf35d0fe23803ae8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#abffc8978a63d52ebf35d0fe23803ae8f">BITBAND_VAR8</a>(var,  bit)&#160;&#160;&#160;(*((uint8_t volatile*) <a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a4c20b2667c9adcd0d5a7976d1e8d5a66">BITBAND_ADDR</a>(&amp;(var), (bit))))</td></tr>
<tr class="memdesc:abffc8978a63d52ebf35d0fe23803ae8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitband 8 bit access to variable stored in SRAM_U.  <a href="#abffc8978a63d52ebf35d0fe23803ae8f">More...</a><br /></td></tr>
<tr class="separator:abffc8978a63d52ebf35d0fe23803ae8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4782a9e71ab2cc7c1b042627f8fc27d4"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__cpu__k60.html#ga464e8d5ff4358445fa745e75b50e8594">llwu_wakeup_module</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga4782a9e71ab2cc7c1b042627f8fc27d4">llwu_wakeup_module_t</a></td></tr>
<tr class="memdesc:ga4782a9e71ab2cc7c1b042627f8fc27d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal modules whose interrupts are mapped to LLWU wake up sources.  <a href="group__cpu__k60.html#ga4782a9e71ab2cc7c1b042627f8fc27d4">More...</a><br /></td></tr>
<tr class="separator:ga4782a9e71ab2cc7c1b042627f8fc27d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cf33bc4b339e7a1e1717b3c016d605"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__cpu__k60.html#gaf3e53c3beca34d5a690cd04fcdd8b4f8">llwu_wakeup_pin</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga05cf33bc4b339e7a1e1717b3c016d605">llwu_wakeup_pin_t</a></td></tr>
<tr class="memdesc:ga05cf33bc4b339e7a1e1717b3c016d605"><td class="mdescLeft">&#160;</td><td class="mdescRight">enum that maps physical pins to wakeup pin numbers in LLWU module  <a href="group__cpu__k60.html#ga05cf33bc4b339e7a1e1717b3c016d605">More...</a><br /></td></tr>
<tr class="separator:ga05cf33bc4b339e7a1e1717b3c016d605"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga464e8d5ff4358445fa745e75b50e8594"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#ga464e8d5ff4358445fa745e75b50e8594">llwu_wakeup_module</a> { <br />
&#160;&#160;<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594a2ede2f4f25374efba0560aaff6d3ee45">KINETIS_LPM_WAKEUP_MODULE_LPTMR</a> = 0, 
<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594a2e586e652a338d4677d64303fc13dcc0">KINETIS_LPM_WAKEUP_MODULE_CMP0</a> = 1, 
<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594a2681b72950b817461f142e8166ebccea">KINETIS_LPM_WAKEUP_MODULE_CMP1</a> = 2, 
<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594a41bf42d1981542ee7ed258499681e92f">KINETIS_LPM_WAKEUP_MODULE_CMP2</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594a54337a46e9afd48ea80c57e40cd2a7ff">KINETIS_LPM_WAKEUP_MODULE_TSI</a> = 4, 
<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594a659aefe8544edf4dfd19733e86fa2051">KINETIS_LPM_WAKEUP_MODULE_RTC_ALARM</a> = 5, 
<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594aabeb65061cc9f6c7d1fb56574c27392f">KINETIS_LPM_WAKEUP_MODULE_RESERVED</a> = 6, 
<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594a98938c9ae73340b32248d9faf7f7dc76">KINETIS_LPM_WAKEUP_MODULE_RTC_SECONDS</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group__cpu__k60.html#gga464e8d5ff4358445fa745e75b50e8594aac0aa2339a02a5235984c643e2a619f6">KINETIS_LPM_WAKEUP_MODULE_END</a>
<br />
 }<tr class="memdesc:ga464e8d5ff4358445fa745e75b50e8594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal modules whose interrupts are mapped to LLWU wake up sources.  <a href="group__cpu__k60.html#ga464e8d5ff4358445fa745e75b50e8594">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga464e8d5ff4358445fa745e75b50e8594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e53c3beca34d5a690cd04fcdd8b4f8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__k60.html#gaf3e53c3beca34d5a690cd04fcdd8b4f8">llwu_wakeup_pin</a> { <br />
&#160;&#160;<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8ac2f1760d80588361fe73b17cc5ca7528">KINETIS_LPM_WAKEUP_PIN_PTE1</a> = 0, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a3d3fa11e4475f2b888be754fc8ec8915">KINETIS_LPM_WAKEUP_PIN_PTE2</a> = 1, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a3e327c72c4207c4c3342673eb33792f7">KINETIS_LPM_WAKEUP_PIN_PTE4</a> = 2, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a3b0c1ec80c3c4ad3483b791be482c6c6">KINETIS_LPM_WAKEUP_PIN_PTA4</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a27ee59cda4a989f1913c1271bfa7b3b8">KINETIS_LPM_WAKEUP_PIN_PTA13</a> = 4, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a61f674b2dd718dddd139e6310d92eae8">KINETIS_LPM_WAKEUP_PIN_PTB0</a> = 5, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a234cb150db5a549593dbcf785edc9cee">KINETIS_LPM_WAKEUP_PIN_PTC1</a> = 6, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a50789ecc072e91c4fb2b1d8818c04ac0">KINETIS_LPM_WAKEUP_PIN_PTC3</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a4972d8bdc6d9151a63a26cdc728e42c9">KINETIS_LPM_WAKEUP_PIN_PTC4</a> = 8, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a499f5afc26376956f0740bc16e640980">KINETIS_LPM_WAKEUP_PIN_PTC5</a> = 9, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8adfc2bc0aa82945f4d878e9ae7e902570">KINETIS_LPM_WAKEUP_PIN_PTC6</a> = 10, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a5fee56a0e4112f2c889db0196eee4cfe">KINETIS_LPM_WAKEUP_PIN_PTC11</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a91455aa08a5cb772109032c9b833c79c">KINETIS_LPM_WAKEUP_PIN_PTD0</a> = 12, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8ab905491898091e90a841a1e695522849">KINETIS_LPM_WAKEUP_PIN_PTD2</a> = 13, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a48f1de14e912beb9bb6085093f8bcce0">KINETIS_LPM_WAKEUP_PIN_PTD4</a> = 14, 
<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8a706e0e1a905a91e5679daaa71f51be4d">KINETIS_LPM_WAKEUP_PIN_PTD6</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group__cpu__k60.html#ggaf3e53c3beca34d5a690cd04fcdd8b4f8ac6d1de2c7c13937d105628f9401aaa95">KINETIS_LPM_WAKEUP_PIN_END</a>
<br />
 }<tr class="memdesc:gaf3e53c3beca34d5a690cd04fcdd8b4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">enum that maps physical pins to wakeup pin numbers in LLWU module  <a href="group__cpu__k60.html#gaf3e53c3beca34d5a690cd04fcdd8b4f8">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaf3e53c3beca34d5a690cd04fcdd8b4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implementation specific CPU configuration options. </p>
<dl class="section author"><dt>Author</dt><dd>Joakim Nohlg√•rd <a href="#" onclick="location.href='mai'+'lto:'+'joa'+'ki'+'m.n'+'oh'+'lga'+'rd'+'@ei'+'st'+'ec.'+'se'; return false;">joaki<span style="display: none;">.nosp@m.</span>m.no<span style="display: none;">.nosp@m.</span>hlgar<span style="display: none;">.nosp@m.</span>d@ei<span style="display: none;">.nosp@m.</span>stec.<span style="display: none;">.nosp@m.</span>se</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a4c20b2667c9adcd0d5a7976d1e8d5a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c20b2667c9adcd0d5a7976d1e8d5a66">&#9670;&nbsp;</a></span>BITBAND_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITBAND_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__ports_8h.html#ad5907c05bc1cbb4a164dc96ee0ee8225">addr</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((((uint32_t) (<a class="el" href="x86__ports_8h.html#ad5907c05bc1cbb4a164dc96ee0ee8225">addr</a>)) &amp; 0xF0000000u) + 0x2000000 + ((((uint32_t) (addr)) &amp; 0xFFFFF) &lt;&lt; 5) + ((bit) &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert bit-band region address and bit number to bit-band alias address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>base address in non-bit-banded memory </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bit</td><td>bit number within the word</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the bit within the bit-band memory region </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html#l00263">263</a> of file <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="a48a29178ae3dc1141cdd5acf822b3d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a29178ae3dc1141cdd5acf822b3d6b">&#9670;&nbsp;</a></span>BITBAND_VAR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITBAND_VAR16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">var, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((uint16_t volatile*) <a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a4c20b2667c9adcd0d5a7976d1e8d5a66">BITBAND_ADDR</a>(&amp;(var), (bit))))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitband 16 bit access to variable stored in SRAM_U. </p>
<dl class="section note"><dt>Note</dt><dd>SRAM_L is not bit band aliased on the K60, only SRAM_U (0x20000000 and up) </dd>
<dd>
var must be declared 'volatile' </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html#l00279">279</a> of file <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="a6b2d6817ad2f82eb16cb535fe5761454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2d6817ad2f82eb16cb535fe5761454">&#9670;&nbsp;</a></span>BITBAND_VAR32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITBAND_VAR32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">var, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((uint32_t volatile*) <a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a4c20b2667c9adcd0d5a7976d1e8d5a66">BITBAND_ADDR</a>(&amp;(var), (bit))))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitband 32 bit access to variable stored in SRAM_U. </p>
<dl class="section note"><dt>Note</dt><dd>SRAM_L is not bit band aliased on the K60, only SRAM_U (0x20000000 and up) </dd>
<dd>
var must be declared 'volatile' </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html#l00271">271</a> of file <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
<a id="abffc8978a63d52ebf35d0fe23803ae8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffc8978a63d52ebf35d0fe23803ae8f">&#9670;&nbsp;</a></span>BITBAND_VAR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITBAND_VAR8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">var, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((uint8_t volatile*) <a class="el" href="cpu_2k60_2include_2cpu__conf_8h.html#a4c20b2667c9adcd0d5a7976d1e8d5a66">BITBAND_ADDR</a>(&amp;(var), (bit))))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitband 8 bit access to variable stored in SRAM_U. </p>
<dl class="section note"><dt>Note</dt><dd>SRAM_L is not bit band aliased on the K60, only SRAM_U (0x20000000 and up) </dd>
<dd>
var must be declared 'volatile' </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html#l00287">287</a> of file <a class="el" href="cpu_2k60_2include_2cpu__conf_8h_source.html">cpu_conf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:10 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
