#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar 31 17:19:28 2022
# Process ID: 264
# Current directory: D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10296 D:\Uklady_elektroniki_cyfrowej_2\Lab_3\build\vga_project.xpr
# Log file: D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vivado.log
# Journal file: D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 909.145 ; gain = 186.691
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_100Mhz_clk_wiz_0_en_clk, assumed default net type wire [D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:215]
INFO: [VRFC 10-2458] undeclared symbol clk_40Mhz_clk_wiz_0_en_clk, assumed default net type wire [D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:234]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/new/draw_background.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_background
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/new/draw_rect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sim_1/imports/sim/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/imports/rtl/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/imports/rtl/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sim_1/imports/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/imports/Lab_3/MouseDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MouseDisplay
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 66f872df491244bdb3231f021275aa26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.draw_background
Compiling module xil_defaultlib.draw_rect
Compiling architecture behavioral of entity xil_defaultlib.Ps2Interface [ps2interface_default]
Compiling architecture behavioral of entity xil_defaultlib.MouseCtl [mousectl_default]
Compiling architecture behavioral of entity xil_defaultlib.MouseDisplay [mousedisplay_default]
Compiling module xil_defaultlib.vga_example
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 31 17:24:44 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 917.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
Info: tiff_writer started frame           0
Info: negedge VS at          15973595000
Info: tiff writer finished frame           0
Info: tiff_writer started frame           1
Info: negedge VS at          32552795000
Simulation is over, check the waveforms.
run: Time (s): cpu = 00:00:23 ; elapsed = 00:04:35 . Memory (MB): peak = 949.340 ; gain = 31.980
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:04:37 . Memory (MB): peak = 949.340 ; gain = 31.980
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:04:47 . Memory (MB): peak = 949.340 ; gain = 31.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sim_1/imports/sim/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/imports/rtl/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sources_1/imports/rtl/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.srcs/sim_1/imports/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 66f872df491244bdb3231f021275aa26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.draw_background
Compiling module xil_defaultlib.draw_rect
Compiling architecture behavioral of entity xil_defaultlib.Ps2Interface [ps2interface_default]
Compiling architecture behavioral of entity xil_defaultlib.MouseCtl [mousectl_default]
Compiling architecture behavioral of entity xil_defaultlib.MouseDisplay [mousedisplay_default]
Compiling module xil_defaultlib.vga_example
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uklady_elektroniki_cyfrowej_2/Lab_3/build/vga_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
Info: tiff_writer started frame           0
Info: negedge VS at          15973620000
Info: tiff writer finished frame           0
Info: tiff_writer started frame           1
Info: negedge VS at          32552820000
Simulation is over, check the waveforms.
run: Time (s): cpu = 00:00:21 ; elapsed = 00:04:29 . Memory (MB): peak = 967.078 ; gain = 0.000
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:04:31 . Memory (MB): peak = 967.078 ; gain = 17.738
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:04:37 . Memory (MB): peak = 967.078 ; gain = 17.738
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 17:36:08 2022...
