
---------- Begin Simulation Statistics ----------
final_tick                                81417904806                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155979                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605696                       # Number of bytes of host memory used
host_op_rate                                   174664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   515.26                       # Real time elapsed on the host
host_tick_rate                              158012610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    80370148                       # Number of instructions simulated
sim_ops                                      89997616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081418                       # Number of seconds simulated
sim_ticks                                 81417904806                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    96.004976                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits      8791168                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups      9156992                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect       244189                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted     12016800                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits        97402                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups       102209                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         4807                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups     19763606                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS      3266007                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted        15229                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts       80370148                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps         89997616                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  2.837638                       # CPI: cycles per instruction
system.cpu_cluster.cpus.discardedOps           750880                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch2.amo_instructions         1098                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions     34503312                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions     20440954                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions      9351585                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions       464545                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.idleCycles          119359896                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.352406                       # IPC: instructions per cycle
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.numCycles           228061358                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass        75971      0.08%      0.08% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu     51180590     56.87%     56.95% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult        27399      0.03%     56.98% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv           51      0.00%     56.98% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd         5400      0.01%     56.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp           12      0.00%     56.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt         5401      0.01%     57.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     57.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     57.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv         5403      0.01%     57.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc        34189      0.04%     57.04% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     57.04% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd        27248      0.03%     57.07% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     57.07% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu        27355      0.03%     57.10% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp        34486      0.04%     57.14% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            2      0.00%     57.14% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc       298930      0.33%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            2      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     57.47% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead     22039006     24.49%     81.96% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite     16236171     18.04%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total     89997616                       # Class of committed instruction
system.cpu_cluster.cpus.tickCycles          108701462                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls        11122                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       635217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1271457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             596239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       214621                       # Transaction distribution
system.membus.trans_dist::CleanEvict           420595                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39987                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         184664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        411576                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port       553478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::total       553478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port      1354205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::total      1354205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1907683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port     11818432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::total     11818432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port     42635776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::total     42635776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54454208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            636241                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001773                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  636239    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              636241                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2608254297                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy          925638583                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2287128895                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON  81417904806                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst     30878128                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total     30878128                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst     30878128                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total     30878128                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst       184664                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total       184664                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst       184664                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total       184664                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst  12906907314                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total  12906907314                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst  12906907314                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total  12906907314                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst     31062792                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total     31062792                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst     31062792                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total     31062792                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.005945                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.005945                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.005945                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.005945                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 69894.009195                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 69894.009195                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 69894.009195                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 69894.009195                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst       184664                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total       184664                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst       184664                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total       184664                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst  12741906382                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total  12741906382                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst  12741906382                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total  12741906382                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.005945                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.005945                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.005945                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.005945                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 69000.489440                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 69000.489440                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 69000.489440                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 69000.489440                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements       184151                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst     30878128                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total     30878128                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst       184664                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total       184664                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst  12906907314                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total  12906907314                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst     31062792                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total     31062792                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.005945                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.005945                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 69894.009195                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 69894.009195                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst       184664                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total       184664                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst  12741906382                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total  12741906382                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.005945                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.005945                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 69000.489440                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 69000.489440                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   509.532081                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs     31062791                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs       184663                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs   168.213400                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        92000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   509.532081                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.995180                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.995180                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses     62310247                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses     62310247                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data     37810526                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total     37810526                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data     37810526                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total     37810526                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data       545969                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total       545969                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data       545969                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total       545969                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data  43781358816                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total  43781358816                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data  43781358816                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total  43781358816                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data     38356495                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total     38356495                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data     38356495                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total     38356495                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.014234                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.014234                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.014234                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.014234                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 80190.191780                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 80190.191780                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 80190.191780                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 80190.191780                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks       214621                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total       214621                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data        94396                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total        94396                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data        94396                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total        94396                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data       451573                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total       451573                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data       451573                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total       451573                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data  35786812418                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total  35786812418                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data  35786812418                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total  35786812418                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.011773                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.011773                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.011773                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.011773                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 79249.229733                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 79249.229733                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 79249.229733                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 79249.229733                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements       451065                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data     21627494                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total     21627494                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data       492303                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total       492303                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data  39774155830                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total  39774155830                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data     22119797                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total     22119797                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.022256                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.022256                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 80792.024079                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 80792.024079                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data        80683                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total        80683                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data       411620                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total       411620                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data  32727621155                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total  32727621155                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.018609                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.018609                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 79509.307504                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 79509.307504                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data     16183031                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total     16183031                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data        53652                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total        53652                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data   4007054117                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total   4007054117                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data     16236683                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total     16236683                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.003304                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.003304                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 74686.015750                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 74686.015750                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data        13713                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total        13713                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data        39939                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total        39939                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data   3059054745                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total   3059054745                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002460                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.002460                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 76593.173214                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 76593.173214                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::.cpu_cluster.cpus.data            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data           14                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total           14                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data       148869                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total       148869                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data     0.933333                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total     0.933333                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 10633.500000                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 10633.500000                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data           14                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total           14                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data       136518                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total       136518                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.933333                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  9751.285714                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total  9751.285714                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data       182070                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total       182070                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data       182070                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total       182070                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data       181330                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total       181330                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data       181330                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total       181330                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data         1089                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total         1089                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            3                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            3                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data       279531                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total       279531                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data         1092                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total         1092                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.002747                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.002747                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data        93177                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total        93177                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            3                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            3                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data       277211                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total       277211                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002747                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.002747                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 92403.666667                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total 92403.666667                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   511.447096                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs     38263239                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs       451577                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs    84.732480                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       170000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   511.447096                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.998920                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.998920                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses    153882117                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses    153882117                       # Number of data accesses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81417904806                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst     11818432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data     28900032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40718464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst     11818432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11818432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13735744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13735744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst       184663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data       451563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              636226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       214621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             214621                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst    145157653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data    354959171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             500116824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst    145157653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        145157653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168706675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168706675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168706675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst    145157653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data    354959171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            668823499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    426002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples    369328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples    799507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000582706134                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25277                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25277                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1952871                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             401396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      636227                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     214621                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1272454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   429242                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103619                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3240                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             91038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            152126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            192655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            104396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            133751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37053                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  31501798346                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5844175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54878498346                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26951.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46951.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   812603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  272213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1272454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               429242                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  542509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  541555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   41302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       510000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.066133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.230311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    75.397243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63         24890      4.88%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       321915     63.12%     68.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191       101991     20.00%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        29912      5.87%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319        12736      2.50%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         9149      1.79%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         2680      0.53%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         2121      0.42%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         4606      0.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       510000                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.239546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    140.064969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         24739     97.87%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          204      0.81%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           49      0.19%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           12      0.05%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           14      0.06%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           22      0.09%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           26      0.10%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           22      0.09%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           27      0.11%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           12      0.05%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           43      0.17%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           35      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           14      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           24      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           15      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25277                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.852672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.809051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.247808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16024     63.39%     63.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              737      2.92%     66.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6359     25.16%     91.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              808      3.20%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1142      4.52%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              152      0.60%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               46      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25277                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37402720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3315808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13631520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40718528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13735744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       459.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    500.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81417902307                       # Total gap between requests
system.mem_ctrls.avgGap                      95690.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst     11818496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data     25584224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13631520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 145158439.389477491379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 314233387.127331197262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167426563.388983696699                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst       369328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data       903126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       429242                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst  12987821478                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data  41890676868                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1940988545251                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     35166.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     46384.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4521898.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy            910357140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         479808000.000004                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1374548784                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          398721960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy        507127140                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3360204265.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     187276202.400019                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7218043491.900083                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         88.654253                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4913302032                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2726490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73778112774                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
