[09:14:44.591] <TB2>     INFO: *** Welcome to pxar ***
[09:14:44.591] <TB2>     INFO: *** Today: 2016/04/29
[09:14:44.603] <TB2>     INFO: *** Version: b2a7-dirty
[09:14:44.603] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C15.dat
[09:14:44.604] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:14:44.604] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//defaultMaskFile.dat
[09:14:44.604] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters_C15.dat
[09:14:44.684] <TB2>     INFO:         clk: 4
[09:14:44.684] <TB2>     INFO:         ctr: 4
[09:14:44.684] <TB2>     INFO:         sda: 19
[09:14:44.684] <TB2>     INFO:         tin: 9
[09:14:44.684] <TB2>     INFO:         level: 15
[09:14:44.684] <TB2>     INFO:         triggerdelay: 0
[09:14:44.684] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[09:14:44.684] <TB2>     INFO: Log level: DEBUG
[09:14:44.695] <TB2>     INFO: Found DTB DTB_WWXLHF
[09:14:44.702] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[09:14:44.706] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[09:14:44.708] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[09:14:46.274] <TB2>     INFO: DUT info: 
[09:14:46.274] <TB2>     INFO: The DUT currently contains the following objects:
[09:14:46.274] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:14:46.274] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[09:14:46.274] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[09:14:46.274] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:14:46.274] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:14:46.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:14:46.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:14:46.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:14:46.287] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:14:46.287] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:14:46.287] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:46.287] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:46.289] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29999104
[09:14:46.289] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xf67f90
[09:14:46.289] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xedc770
[09:14:46.289] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fcdbdd94010
[09:14:46.289] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fcdc3fff510
[09:14:46.289] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30064640 fPxarMemory = 0x7fcdbdd94010
[09:14:46.290] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 361.8mA
[09:14:46.291] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[09:14:46.291] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[09:14:46.291] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:14:46.691] <TB2>     INFO: enter 'restricted' command line mode
[09:14:46.691] <TB2>     INFO: enter test to run
[09:14:46.691] <TB2>     INFO:   test: FPIXTest no parameter change
[09:14:46.692] <TB2>     INFO:   running: fpixtest
[09:14:46.692] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:14:46.694] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:14:46.694] <TB2>     INFO: ######################################################################
[09:14:46.695] <TB2>     INFO: PixTestFPIXTest::doTest()
[09:14:46.695] <TB2>     INFO: ######################################################################
[09:14:46.698] <TB2>     INFO: ######################################################################
[09:14:46.698] <TB2>     INFO: PixTestPretest::doTest()
[09:14:46.698] <TB2>     INFO: ######################################################################
[09:14:46.701] <TB2>     INFO:    ----------------------------------------------------------------------
[09:14:46.701] <TB2>     INFO:    PixTestPretest::programROC() 
[09:14:46.701] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:04.717] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:15:04.717] <TB2>     INFO: IA differences per ROC:  15.3 16.1 17.7 16.9 16.1 18.5 16.9 17.7 17.7 18.5 18.5 20.1 20.1 19.3 17.7 18.5
[09:15:04.788] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:04.788] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:15:04.788] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:04.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 65.5312 mA
[09:15:04.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 19.6688 mA
[09:15:05.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana 104 Ia 24.4688 mA
[09:15:05.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana 102 Ia 24.4688 mA
[09:15:05.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana 100 Ia 23.6688 mA
[09:15:05.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana 102 Ia 24.4688 mA
[09:15:05.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana 100 Ia 23.6688 mA
[09:15:05.597] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana 102 Ia 24.4688 mA
[09:15:05.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana 100 Ia 23.6688 mA
[09:15:05.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana 102 Ia 24.4688 mA
[09:15:05.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana 100 Ia 24.4688 mA
[09:15:05.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  98 Ia 23.6688 mA
[09:15:06.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana 100 Ia 24.4688 mA
[09:15:06.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 20.4688 mA
[09:15:06.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  99 Ia 26.0687 mA
[09:15:06.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  88 Ia 22.8688 mA
[09:15:06.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  95 Ia 24.4688 mA
[09:15:06.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  93 Ia 23.6688 mA
[09:15:06.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  95 Ia 24.4688 mA
[09:15:06.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  93 Ia 23.6688 mA
[09:15:06.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  95 Ia 24.4688 mA
[09:15:07.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  93 Ia 23.6688 mA
[09:15:07.108] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  95 Ia 24.4688 mA
[09:15:07.209] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  93 Ia 23.6688 mA
[09:15:07.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  95 Ia 24.4688 mA
[09:15:07.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.2687 mA
[09:15:07.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 25.2688 mA
[09:15:07.612] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.6688 mA
[09:15:07.713] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  89 Ia 23.6688 mA
[09:15:07.814] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  91 Ia 24.4688 mA
[09:15:07.914] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  89 Ia 24.4688 mA
[09:15:08.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 23.6688 mA
[09:15:08.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  89 Ia 23.6688 mA
[09:15:08.217] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  91 Ia 24.4688 mA
[09:15:08.317] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  89 Ia 24.4688 mA
[09:15:08.418] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  87 Ia 23.6688 mA
[09:15:08.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  89 Ia 24.4688 mA
[09:15:08.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.0687 mA
[09:15:08.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  90 Ia 24.4688 mA
[09:15:08.820] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  88 Ia 23.6688 mA
[09:15:08.921] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  90 Ia 24.4688 mA
[09:15:09.022] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  88 Ia 23.6688 mA
[09:15:09.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  90 Ia 24.4688 mA
[09:15:09.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  88 Ia 24.4688 mA
[09:15:09.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  86 Ia 23.6688 mA
[09:15:09.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  88 Ia 23.6688 mA
[09:15:09.525] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  90 Ia 24.4688 mA
[09:15:09.626] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  88 Ia 23.6688 mA
[09:15:09.727] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  90 Ia 24.4688 mA
[09:15:09.829] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 20.4688 mA
[09:15:09.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  99 Ia 25.2688 mA
[09:15:10.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  92 Ia 23.6688 mA
[09:15:10.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  94 Ia 23.6688 mA
[09:15:10.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  96 Ia 24.4688 mA
[09:15:10.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  94 Ia 23.6688 mA
[09:15:10.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  96 Ia 24.4688 mA
[09:15:10.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  94 Ia 23.6688 mA
[09:15:10.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  96 Ia 23.6688 mA
[09:15:10.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  98 Ia 24.4688 mA
[09:15:10.837] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  96 Ia 24.4688 mA
[09:15:10.938] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  94 Ia 23.6688 mA
[09:15:11.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.8688 mA
[09:15:11.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 24.4688 mA
[09:15:11.241] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  83 Ia 24.4688 mA
[09:15:11.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  81 Ia 23.6688 mA
[09:15:11.443] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 24.4688 mA
[09:15:11.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 23.6688 mA
[09:15:11.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 24.4688 mA
[09:15:11.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.6688 mA
[09:15:11.847] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 24.4688 mA
[09:15:11.947] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  81 Ia 23.6688 mA
[09:15:12.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 24.4688 mA
[09:15:12.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  81 Ia 24.4688 mA
[09:15:12.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.0687 mA
[09:15:12.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  90 Ia 24.4688 mA
[09:15:12.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  88 Ia 23.6688 mA
[09:15:12.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  90 Ia 24.4688 mA
[09:15:12.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  88 Ia 23.6688 mA
[09:15:12.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  90 Ia 23.6688 mA
[09:15:12.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  92 Ia 24.4688 mA
[09:15:12.955] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  90 Ia 24.4688 mA
[09:15:13.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  88 Ia 23.6688 mA
[09:15:13.156] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  90 Ia 24.4688 mA
[09:15:13.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  88 Ia 23.6688 mA
[09:15:13.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  90 Ia 24.4688 mA
[09:15:13.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.0687 mA
[09:15:13.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  90 Ia 24.4688 mA
[09:15:13.661] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  88 Ia 23.6688 mA
[09:15:13.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  90 Ia 24.4688 mA
[09:15:13.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  88 Ia 24.4688 mA
[09:15:13.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  86 Ia 23.6688 mA
[09:15:14.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  88 Ia 23.6688 mA
[09:15:14.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  90 Ia 24.4688 mA
[09:15:14.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  88 Ia 23.6688 mA
[09:15:14.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  90 Ia 24.4688 mA
[09:15:14.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  88 Ia 23.6688 mA
[09:15:14.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  90 Ia 24.4688 mA
[09:15:14.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.8688 mA
[09:15:14.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  85 Ia 24.4688 mA
[09:15:14.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  83 Ia 24.4688 mA
[09:15:14.975] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  81 Ia 23.6688 mA
[09:15:15.075] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 23.6688 mA
[09:15:15.176] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  85 Ia 24.4688 mA
[09:15:15.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 23.6688 mA
[09:15:15.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  85 Ia 24.4688 mA
[09:15:15.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 23.6688 mA
[09:15:15.579] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 24.4688 mA
[09:15:15.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 24.4688 mA
[09:15:15.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  81 Ia 23.6688 mA
[09:15:15.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.8688 mA
[09:15:15.982] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 24.4688 mA
[09:15:16.083] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  83 Ia 23.6688 mA
[09:15:16.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.4688 mA
[09:15:16.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.6688 mA
[09:15:16.385] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 24.4688 mA
[09:15:16.487] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  83 Ia 24.4688 mA
[09:15:16.587] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 23.6688 mA
[09:15:16.688] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  83 Ia 23.6688 mA
[09:15:16.788] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.4688 mA
[09:15:16.889] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 24.4688 mA
[09:15:16.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  81 Ia 23.6688 mA
[09:15:17.092] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.8688 mA
[09:15:17.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 25.2688 mA
[09:15:17.293] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 22.8688 mA
[09:15:17.394] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.4688 mA
[09:15:17.494] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 23.6688 mA
[09:15:17.595] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  85 Ia 24.4688 mA
[09:15:17.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 24.4688 mA
[09:15:17.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 23.6688 mA
[09:15:17.898] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.4688 mA
[09:15:17.999] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 23.6688 mA
[09:15:18.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 24.4688 mA
[09:15:18.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 23.6688 mA
[09:15:18.302] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.4688 mA
[09:15:18.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  76 Ia 23.6688 mA
[09:15:18.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 23.6688 mA
[09:15:18.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  80 Ia 25.2688 mA
[09:15:18.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  73 Ia 22.8688 mA
[09:15:18.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 25.2688 mA
[09:15:18.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  73 Ia 22.8688 mA
[09:15:19.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  80 Ia 25.2688 mA
[09:15:19.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  73 Ia 22.8688 mA
[09:15:19.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  80 Ia 25.2688 mA
[09:15:19.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  73 Ia 22.8688 mA
[09:15:19.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 25.2688 mA
[09:15:19.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.6688 mA
[09:15:19.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  80 Ia 25.2688 mA
[09:15:19.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  73 Ia 23.6688 mA
[09:15:19.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  75 Ia 23.6688 mA
[09:15:19.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  77 Ia 24.4688 mA
[09:15:20.016] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  75 Ia 23.6688 mA
[09:15:20.117] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  77 Ia 23.6688 mA
[09:15:20.218] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  79 Ia 24.4688 mA
[09:15:20.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  77 Ia 23.6688 mA
[09:15:20.419] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 24.4688 mA
[09:15:20.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  77 Ia 23.6688 mA
[09:15:20.621] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  79 Ia 24.4688 mA
[09:15:20.722] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.8688 mA
[09:15:20.823] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 25.2688 mA
[09:15:20.923] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 22.8688 mA
[09:15:21.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 25.2688 mA
[09:15:21.125] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 22.8688 mA
[09:15:21.226] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 25.2688 mA
[09:15:21.327] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 22.8688 mA
[09:15:21.428] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  85 Ia 25.2688 mA
[09:15:21.528] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 22.8688 mA
[09:15:21.629] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 25.2688 mA
[09:15:21.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  78 Ia 22.8688 mA
[09:15:21.831] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  85 Ia 25.2688 mA
[09:15:21.932] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.0687 mA
[09:15:22.033] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  90 Ia 24.4688 mA
[09:15:22.135] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  88 Ia 23.6688 mA
[09:15:22.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  90 Ia 24.4688 mA
[09:15:22.336] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  88 Ia 23.6688 mA
[09:15:22.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  90 Ia 24.4688 mA
[09:15:22.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  88 Ia 23.6688 mA
[09:15:22.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  90 Ia 24.4688 mA
[09:15:22.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  88 Ia 24.4688 mA
[09:15:22.840] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  86 Ia 23.6688 mA
[09:15:22.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  88 Ia 23.6688 mA
[09:15:23.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  90 Ia 24.4688 mA
[09:15:23.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.8688 mA
[09:15:23.244] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 25.2688 mA
[09:15:23.345] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  78 Ia 22.8688 mA
[09:15:23.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 25.2688 mA
[09:15:23.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 22.8688 mA
[09:15:23.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 25.2688 mA
[09:15:23.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 22.8688 mA
[09:15:23.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 25.2688 mA
[09:15:23.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 22.8688 mA
[09:15:24.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 25.2688 mA
[09:15:24.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  78 Ia 22.8688 mA
[09:15:24.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  85 Ia 25.2688 mA
[09:15:24.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana 100
[09:15:24.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  95
[09:15:24.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  89
[09:15:24.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  90
[09:15:24.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  94
[09:15:24.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  90
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  90
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  79
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  85
[09:15:24.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  90
[09:15:24.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[09:15:26.110] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 395.5 mA = 24.7188 mA/ROC
[09:15:26.110] <TB2>     INFO: i(loss) [mA/ROC]:     20.9  20.9  20.9  20.9  20.1  20.1  20.1  20.9  19.3  20.1  20.1  21.7  20.9  20.9  20.9  21.7
[09:15:26.148] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:26.148] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[09:15:26.148] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:26.284] <TB2>     INFO: Expecting 231680 events.
[09:15:34.493] <TB2>     INFO: 231680 events read in total (7492ms).
[09:15:34.646] <TB2>     INFO: Test took 8495ms.
[09:15:34.847] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 62
[09:15:34.852] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 96 and Delta(CalDel) = 62
[09:15:34.855] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 61
[09:15:34.859] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 113 and Delta(CalDel) = 62
[09:15:34.863] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 80 and Delta(CalDel) = 63
[09:15:34.866] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 62
[09:15:34.870] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 65
[09:15:34.873] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 61
[09:15:34.877] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 58
[09:15:34.880] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 108 and Delta(CalDel) = 61
[09:15:34.883] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 101 and Delta(CalDel) = 60
[09:15:34.887] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 111 and Delta(CalDel) = 61
[09:15:34.890] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 105 and Delta(CalDel) = 63
[09:15:34.894] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 64
[09:15:34.898] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 61
[09:15:34.902] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 113 and Delta(CalDel) = 59
[09:15:34.950] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:15:34.989] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:34.989] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:15:34.989] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:35.126] <TB2>     INFO: Expecting 231680 events.
[09:15:43.365] <TB2>     INFO: 231680 events read in total (7524ms).
[09:15:43.370] <TB2>     INFO: Test took 8376ms.
[09:15:43.392] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[09:15:43.709] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[09:15:43.712] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[09:15:43.716] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[09:15:43.719] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[09:15:43.723] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[09:15:43.726] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32
[09:15:43.730] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[09:15:43.733] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29.5
[09:15:43.737] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[09:15:43.740] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[09:15:43.744] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[09:15:43.748] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[09:15:43.751] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[09:15:43.755] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[09:15:43.758] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[09:15:43.794] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:15:43.794] <TB2>     INFO: CalDel:      131   137   139   132   140   143   158   131   122   129   143   128   137   144   137   128
[09:15:43.794] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[09:15:43.799] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C0.dat
[09:15:43.799] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C1.dat
[09:15:43.799] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C2.dat
[09:15:43.799] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C3.dat
[09:15:43.799] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C4.dat
[09:15:43.799] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C5.dat
[09:15:43.800] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C6.dat
[09:15:43.800] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C7.dat
[09:15:43.800] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C8.dat
[09:15:43.800] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C9.dat
[09:15:43.800] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C10.dat
[09:15:43.800] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C11.dat
[09:15:43.800] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C12.dat
[09:15:43.800] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C13.dat
[09:15:43.801] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C14.dat
[09:15:43.801] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C15.dat
[09:15:43.801] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:15:43.801] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:15:43.801] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[09:15:43.801] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:15:43.892] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[09:15:43.892] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[09:15:43.892] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[09:15:43.892] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[09:15:43.896] <TB2>     INFO: ######################################################################
[09:15:43.896] <TB2>     INFO: PixTestTiming::doTest()
[09:15:43.896] <TB2>     INFO: ######################################################################
[09:15:43.896] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:43.896] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[09:15:43.896] <TB2>     INFO:    ----------------------------------------------------------------------
[09:15:43.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:15:45.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:15:48.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:15:50.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:15:52.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:15:54.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:15:57.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:15:59.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:16:01.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:16:03.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:16:05.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:16:07.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:16:09.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:16:11.602] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:16:13.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:16:16.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:16:17.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:16:19.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:16:20.718] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:16:22.238] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:16:23.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:16:25.277] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:16:26.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:16:28.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:16:29.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:16:42.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:16:54.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:17:07.156] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:17:19.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:17:32.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:17:43.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:17:56.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:18:08.596] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:18:20.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:18:32.533] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:18:44.156] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:18:56.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:19:08.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:19:20.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:19:32.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:19:45.352] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:19:47.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:19:49.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:19:50.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:19:52.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:19:53.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:19:55.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:19:56.747] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:19:58.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:20:00.541] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:20:02.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:20:05.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:20:07.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:20:09.634] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:20:11.907] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:20:14.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:20:16.453] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:20:18.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:20:20.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:20:23.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:20:25.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:20:27.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:20:30.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:20:32.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:20:34.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:20:36.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:20:39.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:20:41.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:20:43.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:20:46.006] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:20:48.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:20:50.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:20:52.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:20:54.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:20:55.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:20:57.386] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:20:58.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:21:00.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:21:01.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:21:03.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:21:04.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:21:07.818] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:21:11.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:21:15.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:21:19.520] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:21:23.107] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:21:27.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:21:31.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:21:34.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:21:35.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:21:37.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:21:38.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:21:40.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:21:42.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:21:43.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:21:45.088] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:21:46.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:21:48.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:21:49.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:21:51.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:21:52.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:21:54.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:21:55.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:21:57.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:21:58.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:22:01.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:22:02.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:22:04.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:22:05.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:22:07.127] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:22:08.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:22:10.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:22:11.687] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:22:13.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:22:16.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:22:18.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:22:20.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:22:23.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:22:25.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:22:27.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:22:29.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:22:32.149] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:22:34.422] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:22:35.943] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:22:38.217] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:22:40.490] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:22:42.763] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:22:45.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:22:47.696] <TB2>     INFO: TBM Phase Settings: 248
[09:22:47.696] <TB2>     INFO: 400MHz Phase: 6
[09:22:47.696] <TB2>     INFO: 160MHz Phase: 7
[09:22:47.696] <TB2>     INFO: Functional Phase Area: 3
[09:22:47.700] <TB2>     INFO: Test took 423804 ms.
[09:22:47.700] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[09:22:47.700] <TB2>     INFO:    ----------------------------------------------------------------------
[09:22:47.700] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[09:22:47.700] <TB2>     INFO:    ----------------------------------------------------------------------
[09:22:47.700] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[09:22:48.842] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[09:22:50.927] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[09:22:52.446] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[09:22:53.967] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[09:22:55.486] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[09:22:57.006] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[09:22:58.527] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[09:23:00.048] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[09:23:01.570] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[09:23:03.467] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[09:23:04.988] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[09:23:06.509] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[09:23:08.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[09:23:09.550] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[09:23:11.070] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[09:23:12.592] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[09:23:14.112] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[09:23:16.008] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[09:23:17.527] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[09:23:19.046] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[09:23:20.566] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[09:23:22.085] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[09:23:23.604] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[09:23:25.124] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[09:23:26.644] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[09:23:28.917] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[09:23:31.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[09:23:33.464] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[09:23:35.738] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[09:23:38.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[09:23:40.286] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[09:23:41.806] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[09:23:43.326] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[09:23:44.846] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:23:47.119] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:23:49.392] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:23:51.666] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:23:53.939] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:23:56.213] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:23:57.733] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:23:59.253] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:24:01.149] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:24:03.422] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:24:05.696] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:24:07.970] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:24:10.243] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:24:12.517] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:24:14.037] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:24:15.556] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:24:17.452] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:24:19.725] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:24:21.998] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:24:24.271] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:24:26.544] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:24:28.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:24:30.337] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:24:31.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:24:33.754] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:24:35.274] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:24:36.794] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:24:38.314] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:24:39.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:24:41.355] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:24:43.258] <TB2>     INFO: ROC Delay Settings: 228
[09:24:43.258] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[09:24:43.258] <TB2>     INFO: ROC Port 0 Delay: 4
[09:24:43.258] <TB2>     INFO: ROC Port 1 Delay: 4
[09:24:43.258] <TB2>     INFO: Functional ROC Area: 4
[09:24:43.262] <TB2>     INFO: Test took 115562 ms.
[09:24:43.262] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[09:24:43.262] <TB2>     INFO:    ----------------------------------------------------------------------
[09:24:43.262] <TB2>     INFO:    PixTestTiming::TimingTest()
[09:24:43.262] <TB2>     INFO:    ----------------------------------------------------------------------
[09:24:44.401] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4c09 4c09 4c09 4c09 4c08 4c08 4c08 4c08 e062 c000 a101 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 
[09:24:44.401] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4c08 4c08 4c08 4c09 4c08 4c08 4c08 4c08 e022 c000 a102 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e022 c000 
[09:24:44.401] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4c08 4c08 4c08 4c08 4c08 4c09 4c09 4c09 e022 c000 a103 8040 4c0b 4c0b 4c0b 4c0b 4c0b 4c0b 4c0b 4c0b e022 c000 
[09:24:44.401] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:24:58.445] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:58.445] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:25:12.386] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:12.387] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:25:26.519] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:26.519] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:25:40.488] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:40.488] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:25:54.461] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:54.461] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:26:08.469] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:08.469] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:26:22.382] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:22.382] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:26:36.305] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:36.305] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:26:50.242] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:50.242] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:27:04.127] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:04.509] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:04.523] <TB2>     INFO: Decoding statistics:
[09:27:04.523] <TB2>     INFO:   General information:
[09:27:04.523] <TB2>     INFO: 	 16bit words read:         240000000
[09:27:04.523] <TB2>     INFO: 	 valid events total:       20000000
[09:27:04.523] <TB2>     INFO: 	 empty events:             20000000
[09:27:04.523] <TB2>     INFO: 	 valid events with pixels: 0
[09:27:04.523] <TB2>     INFO: 	 valid pixel hits:         0
[09:27:04.523] <TB2>     INFO:   Event errors: 	           0
[09:27:04.523] <TB2>     INFO: 	 start marker:             0
[09:27:04.523] <TB2>     INFO: 	 stop marker:              0
[09:27:04.523] <TB2>     INFO: 	 overflow:                 0
[09:27:04.523] <TB2>     INFO: 	 invalid 5bit words:       0
[09:27:04.523] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[09:27:04.523] <TB2>     INFO:   TBM errors: 		           0
[09:27:04.523] <TB2>     INFO: 	 flawed TBM headers:       0
[09:27:04.523] <TB2>     INFO: 	 flawed TBM trailers:      0
[09:27:04.523] <TB2>     INFO: 	 event ID mismatches:      0
[09:27:04.523] <TB2>     INFO:   ROC errors: 		           0
[09:27:04.523] <TB2>     INFO: 	 missing ROC header(s):    0
[09:27:04.523] <TB2>     INFO: 	 misplaced readback start: 0
[09:27:04.523] <TB2>     INFO:   Pixel decoding errors:	   0
[09:27:04.523] <TB2>     INFO: 	 pixel data incomplete:    0
[09:27:04.523] <TB2>     INFO: 	 pixel address:            0
[09:27:04.523] <TB2>     INFO: 	 pulse height fill bit:    0
[09:27:04.523] <TB2>     INFO: 	 buffer corruption:        0
[09:27:04.524] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:04.524] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:27:04.524] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:04.524] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:04.524] <TB2>     INFO:    Read back bit status: 1
[09:27:04.524] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:04.524] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:04.524] <TB2>     INFO:    Timings are good!
[09:27:04.524] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:04.524] <TB2>     INFO: Test took 141262 ms.
[09:27:04.524] <TB2>     INFO: PixTestTiming::TimingTest() done.
[09:27:04.524] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:27:04.524] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:27:04.524] <TB2>     INFO: PixTestTiming::doTest took 680632 ms.
[09:27:04.524] <TB2>     INFO: PixTestTiming::doTest() done
[09:27:04.524] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:27:04.524] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[09:27:04.524] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[09:27:04.525] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[09:27:04.525] <TB2>     INFO: Write out ROCDelayScan3_V0
[09:27:04.525] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:27:04.525] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:27:04.876] <TB2>     INFO: ######################################################################
[09:27:04.876] <TB2>     INFO: PixTestAlive::doTest()
[09:27:04.876] <TB2>     INFO: ######################################################################
[09:27:04.880] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:04.880] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:04.880] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:04.881] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:05.225] <TB2>     INFO: Expecting 41600 events.
[09:27:09.250] <TB2>     INFO: 41600 events read in total (3310ms).
[09:27:09.250] <TB2>     INFO: Test took 4369ms.
[09:27:09.258] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:09.258] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[09:27:09.258] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:27:09.635] <TB2>     INFO: PixTestAlive::aliveTest() done
[09:27:09.635] <TB2>     INFO: number of dead pixels (per ROC):     0    2    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[09:27:09.635] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    2    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[09:27:09.638] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:09.638] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:09.638] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:09.640] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:09.983] <TB2>     INFO: Expecting 41600 events.
[09:27:12.917] <TB2>     INFO: 41600 events read in total (2219ms).
[09:27:12.917] <TB2>     INFO: Test took 3277ms.
[09:27:12.917] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:12.917] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:27:12.917] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:27:12.918] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:27:13.319] <TB2>     INFO: PixTestAlive::maskTest() done
[09:27:13.319] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:27:13.323] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:13.323] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:13.323] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:13.325] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:13.670] <TB2>     INFO: Expecting 41600 events.
[09:27:17.809] <TB2>     INFO: 41600 events read in total (3424ms).
[09:27:17.810] <TB2>     INFO: Test took 4485ms.
[09:27:17.820] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:17.821] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[09:27:17.821] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:27:18.191] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[09:27:18.191] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:27:18.191] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:27:18.191] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:27:18.199] <TB2>     INFO: ######################################################################
[09:27:18.199] <TB2>     INFO: PixTestTrim::doTest()
[09:27:18.199] <TB2>     INFO: ######################################################################
[09:27:18.202] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:18.202] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:27:18.202] <TB2>     INFO:    ----------------------------------------------------------------------
[09:27:18.287] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:27:18.288] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:27:18.362] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:27:18.362] <TB2>     INFO:     run 1 of 1
[09:27:18.364] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:27:18.714] <TB2>     INFO: Expecting 5025280 events.
[09:28:03.634] <TB2>     INFO: 1390096 events read in total (44205ms).
[09:28:47.590] <TB2>     INFO: 2767240 events read in total (88161ms).
[09:29:31.589] <TB2>     INFO: 4145720 events read in total (132161ms).
[09:29:59.590] <TB2>     INFO: 5025280 events read in total (160161ms).
[09:29:59.628] <TB2>     INFO: Test took 161264ms.
[09:29:59.687] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:29:59.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:30:01.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:30:02.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:30:04.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:30:05.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:30:06.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:30:08.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:30:09.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:30:10.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:30:12.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:30:13.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:30:15.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:30:16.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:30:18.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:30:19.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:30:20.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:30:22.310] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296767488
[09:30:22.313] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.853 minThrLimit = 102.787 minThrNLimit = 127.471 -> result = 102.853 -> 102
[09:30:22.314] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0081 minThrLimit = 95.0066 minThrNLimit = 119.96 -> result = 95.0081 -> 95
[09:30:22.314] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9951 minThrLimit = 97.9805 minThrNLimit = 121.694 -> result = 97.9951 -> 97
[09:30:22.315] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.979 minThrLimit = 100.965 minThrNLimit = 128.796 -> result = 100.979 -> 100
[09:30:22.315] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9392 minThrLimit = 94.9376 minThrNLimit = 115.271 -> result = 94.9392 -> 94
[09:30:22.316] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6664 minThrLimit = 93.6646 minThrNLimit = 117.458 -> result = 93.6664 -> 93
[09:30:22.316] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2808 minThrLimit = 90.2374 minThrNLimit = 109.986 -> result = 90.2808 -> 90
[09:30:22.316] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7376 minThrLimit = 95.7356 minThrNLimit = 119.592 -> result = 95.7376 -> 95
[09:30:22.317] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.302 minThrLimit = 102.207 minThrNLimit = 126.42 -> result = 102.302 -> 102
[09:30:22.317] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.488 minThrLimit = 101.469 minThrNLimit = 128.173 -> result = 101.488 -> 101
[09:30:22.318] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.58 minThrLimit = 103.55 minThrNLimit = 129.531 -> result = 103.58 -> 103
[09:30:22.318] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 111.229 minThrLimit = 111.221 minThrNLimit = 143.981 -> result = 111.229 -> 111
[09:30:22.318] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.646 minThrLimit = 102.622 minThrNLimit = 133.274 -> result = 102.646 -> 102
[09:30:22.319] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.099 minThrLimit = 106.874 minThrNLimit = 135.54 -> result = 107.099 -> 107
[09:30:22.319] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8274 minThrLimit = 94.8158 minThrNLimit = 120.922 -> result = 94.8274 -> 94
[09:30:22.320] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.71 minThrLimit = 103.69 minThrNLimit = 132.362 -> result = 103.71 -> 103
[09:30:22.320] <TB2>     INFO: ROC 0 VthrComp = 102
[09:30:22.320] <TB2>     INFO: ROC 1 VthrComp = 95
[09:30:22.320] <TB2>     INFO: ROC 2 VthrComp = 97
[09:30:22.320] <TB2>     INFO: ROC 3 VthrComp = 100
[09:30:22.320] <TB2>     INFO: ROC 4 VthrComp = 94
[09:30:22.320] <TB2>     INFO: ROC 5 VthrComp = 93
[09:30:22.321] <TB2>     INFO: ROC 6 VthrComp = 90
[09:30:22.323] <TB2>     INFO: ROC 7 VthrComp = 95
[09:30:22.323] <TB2>     INFO: ROC 8 VthrComp = 102
[09:30:22.323] <TB2>     INFO: ROC 9 VthrComp = 101
[09:30:22.323] <TB2>     INFO: ROC 10 VthrComp = 103
[09:30:22.323] <TB2>     INFO: ROC 11 VthrComp = 111
[09:30:22.323] <TB2>     INFO: ROC 12 VthrComp = 102
[09:30:22.323] <TB2>     INFO: ROC 13 VthrComp = 107
[09:30:22.323] <TB2>     INFO: ROC 14 VthrComp = 94
[09:30:22.323] <TB2>     INFO: ROC 15 VthrComp = 103
[09:30:22.324] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:30:22.324] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:30:22.344] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:30:22.344] <TB2>     INFO:     run 1 of 1
[09:30:22.344] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:30:22.691] <TB2>     INFO: Expecting 5025280 events.
[09:30:58.860] <TB2>     INFO: 888280 events read in total (35454ms).
[09:31:34.148] <TB2>     INFO: 1775472 events read in total (70742ms).
[09:32:08.686] <TB2>     INFO: 2661488 events read in total (105280ms).
[09:32:44.070] <TB2>     INFO: 3538112 events read in total (140664ms).
[09:33:19.248] <TB2>     INFO: 4409912 events read in total (175843ms).
[09:33:44.128] <TB2>     INFO: 5025280 events read in total (200722ms).
[09:33:44.194] <TB2>     INFO: Test took 201850ms.
[09:33:44.370] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:33:44.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:33:46.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:33:47.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:33:49.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:33:51.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:33:52.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:33:54.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:33:55.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:33:57.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:33:59.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:34:00.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:34:02.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:34:03.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:34:05.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:34:07.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:34:08.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:34:10.194] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287674368
[09:34:10.197] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.0149 for pixel 51/1 mean/min/max = 46.1073/33.157/59.0576
[09:34:10.198] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.7058 for pixel 49/5 mean/min/max = 44.5266/32.111/56.9422
[09:34:10.198] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.8456 for pixel 0/25 mean/min/max = 45.679/32.4543/58.9037
[09:34:10.199] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.7389 for pixel 4/14 mean/min/max = 45.5448/33.1784/57.9113
[09:34:10.199] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.9993 for pixel 0/24 mean/min/max = 45.728/33.4176/58.0384
[09:34:10.199] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.8855 for pixel 7/4 mean/min/max = 45.1102/33.1991/57.0212
[09:34:10.200] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 62.4865 for pixel 4/0 mean/min/max = 47.3568/32.1314/62.5821
[09:34:10.200] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.5792 for pixel 8/9 mean/min/max = 44.1495/33.4727/54.8263
[09:34:10.200] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.5574 for pixel 7/3 mean/min/max = 44.9035/32.244/57.5629
[09:34:10.201] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.8115 for pixel 4/8 mean/min/max = 44.1573/32.0658/56.2488
[09:34:10.201] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.3216 for pixel 0/78 mean/min/max = 46.8391/32.2221/61.4562
[09:34:10.201] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.2214 for pixel 2/18 mean/min/max = 46.6777/34.0505/59.3049
[09:34:10.202] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.7021 for pixel 23/11 mean/min/max = 46.1543/32.5653/59.7434
[09:34:10.202] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.7214 for pixel 29/7 mean/min/max = 45.6584/34.5388/56.7781
[09:34:10.202] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.2465 for pixel 0/9 mean/min/max = 46.5675/32.5914/60.5435
[09:34:10.203] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.4492 for pixel 23/74 mean/min/max = 44.7838/32.948/56.6195
[09:34:10.203] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:34:10.335] <TB2>     INFO: Expecting 411648 events.
[09:34:17.944] <TB2>     INFO: 411648 events read in total (6894ms).
[09:34:17.949] <TB2>     INFO: Expecting 411648 events.
[09:34:25.566] <TB2>     INFO: 411648 events read in total (6945ms).
[09:34:25.575] <TB2>     INFO: Expecting 411648 events.
[09:34:33.135] <TB2>     INFO: 411648 events read in total (6898ms).
[09:34:33.146] <TB2>     INFO: Expecting 411648 events.
[09:34:40.727] <TB2>     INFO: 411648 events read in total (6919ms).
[09:34:40.742] <TB2>     INFO: Expecting 411648 events.
[09:34:48.275] <TB2>     INFO: 411648 events read in total (6875ms).
[09:34:48.291] <TB2>     INFO: Expecting 411648 events.
[09:34:55.864] <TB2>     INFO: 411648 events read in total (6914ms).
[09:34:55.882] <TB2>     INFO: Expecting 411648 events.
[09:35:03.401] <TB2>     INFO: 411648 events read in total (6864ms).
[09:35:03.423] <TB2>     INFO: Expecting 411648 events.
[09:35:10.994] <TB2>     INFO: 411648 events read in total (6920ms).
[09:35:11.017] <TB2>     INFO: Expecting 411648 events.
[09:35:18.567] <TB2>     INFO: 411648 events read in total (6901ms).
[09:35:18.594] <TB2>     INFO: Expecting 411648 events.
[09:35:26.146] <TB2>     INFO: 411648 events read in total (6902ms).
[09:35:26.175] <TB2>     INFO: Expecting 411648 events.
[09:35:33.774] <TB2>     INFO: 411648 events read in total (6957ms).
[09:35:33.805] <TB2>     INFO: Expecting 411648 events.
[09:35:41.466] <TB2>     INFO: 411648 events read in total (7017ms).
[09:35:41.499] <TB2>     INFO: Expecting 411648 events.
[09:35:49.115] <TB2>     INFO: 411648 events read in total (6983ms).
[09:35:49.151] <TB2>     INFO: Expecting 411648 events.
[09:35:56.705] <TB2>     INFO: 411648 events read in total (6924ms).
[09:35:56.744] <TB2>     INFO: Expecting 411648 events.
[09:36:04.239] <TB2>     INFO: 411648 events read in total (6864ms).
[09:36:04.280] <TB2>     INFO: Expecting 411648 events.
[09:36:11.842] <TB2>     INFO: 411648 events read in total (6927ms).
[09:36:11.887] <TB2>     INFO: Test took 121684ms.
[09:36:12.386] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.269 < 35 for itrim+1 = 97; old thr = 34.9818 ... break
[09:36:12.428] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6115 < 35 for itrim+1 = 107; old thr = 34.9745 ... break
[09:36:12.459] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1983 < 35 for itrim = 108; old thr = 34.1405 ... break
[09:36:12.505] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3869 < 35 for itrim = 107; old thr = 34.6128 ... break
[09:36:12.535] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1708 < 35 for itrim = 104; old thr = 33.3236 ... break
[09:36:12.576] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1785 < 35 for itrim+1 = 105; old thr = 34.9106 ... break
[09:36:12.605] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5456 < 35 for itrim = 110; old thr = 33.3839 ... break
[09:36:12.645] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1648 < 35 for itrim = 101; old thr = 33.7181 ... break
[09:36:12.680] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4918 < 35 for itrim = 100; old thr = 33.792 ... break
[09:36:12.724] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.942 < 35 for itrim = 100; old thr = 33.7435 ... break
[09:36:12.755] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9963 < 35 for itrim+1 = 112; old thr = 34.7671 ... break
[09:36:12.803] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0442 < 35 for itrim = 136; old thr = 34.3072 ... break
[09:36:12.847] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2061 < 35 for itrim = 118; old thr = 34.6614 ... break
[09:36:12.889] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1982 < 35 for itrim = 100; old thr = 34.3484 ... break
[09:36:12.922] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2976 < 35 for itrim+1 = 101; old thr = 34.9467 ... break
[09:36:12.971] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3798 < 35 for itrim+1 = 109; old thr = 34.9167 ... break
[09:36:13.047] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:36:13.057] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:36:13.057] <TB2>     INFO:     run 1 of 1
[09:36:13.057] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:36:13.400] <TB2>     INFO: Expecting 5025280 events.
[09:36:49.069] <TB2>     INFO: 872120 events read in total (34955ms).
[09:37:24.374] <TB2>     INFO: 1743608 events read in total (70260ms).
[09:37:59.154] <TB2>     INFO: 2614336 events read in total (105039ms).
[09:38:34.103] <TB2>     INFO: 3474544 events read in total (139989ms).
[09:39:09.208] <TB2>     INFO: 4330096 events read in total (175093ms).
[09:39:37.194] <TB2>     INFO: 5025280 events read in total (203079ms).
[09:39:37.279] <TB2>     INFO: Test took 204223ms.
[09:39:37.462] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:39:37.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:39:39.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:39:41.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:39:42.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:39:44.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:39:45.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:39:47.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:39:49.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:39:50.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:39:52.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:39:53.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:39:55.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:39:57.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:39:58.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:40:00.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:40:02.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:40:03.643] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259993600
[09:40:03.645] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.664118 .. 51.604197
[09:40:03.720] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 61 (-1/-1) hits flags = 528 (plus default)
[09:40:03.730] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:40:03.730] <TB2>     INFO:     run 1 of 1
[09:40:03.730] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:40:04.073] <TB2>     INFO: Expecting 1996800 events.
[09:40:44.375] <TB2>     INFO: 1138080 events read in total (39587ms).
[09:41:14.781] <TB2>     INFO: 1996800 events read in total (69993ms).
[09:41:14.807] <TB2>     INFO: Test took 71077ms.
[09:41:14.849] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:14.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:41:15.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:41:16.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:41:18.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:41:19.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:41:20.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:41:21.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:41:22.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:41:23.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:41:24.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:41:25.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:41:26.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:41:27.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:41:28.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:41:29.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:41:30.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:41:31.329] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245305344
[09:41:31.410] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.201310 .. 45.736325
[09:41:31.488] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:41:31.498] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:41:31.499] <TB2>     INFO:     run 1 of 1
[09:41:31.499] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:41:31.841] <TB2>     INFO: Expecting 1597440 events.
[09:42:12.776] <TB2>     INFO: 1141512 events read in total (40220ms).
[09:42:29.083] <TB2>     INFO: 1597440 events read in total (56527ms).
[09:42:29.098] <TB2>     INFO: Test took 57599ms.
[09:42:29.133] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:29.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:42:30.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:42:31.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:42:32.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:42:33.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:42:34.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:42:35.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:42:36.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:42:36.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:42:37.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:42:38.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:42:39.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:42:40.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:42:41.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:42:42.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:42:43.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:42:44.805] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298749952
[09:42:44.892] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.410462 .. 43.453747
[09:42:44.966] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[09:42:44.976] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:42:44.977] <TB2>     INFO:     run 1 of 1
[09:42:44.977] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:42:45.319] <TB2>     INFO: Expecting 1364480 events.
[09:43:25.871] <TB2>     INFO: 1120664 events read in total (39837ms).
[09:43:34.963] <TB2>     INFO: 1364480 events read in total (48929ms).
[09:43:34.984] <TB2>     INFO: Test took 50007ms.
[09:43:35.020] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:35.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:43:36.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:43:37.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:43:38.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:43:39.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:43:40.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:43:41.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:43:42.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:43:43.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:43:44.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:43:45.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:43:46.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:43:47.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:43:48.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:43:49.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:43:50.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:43:51.411] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265191424
[09:43:51.492] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.472556 .. 43.453747
[09:43:51.566] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 53 (-1/-1) hits flags = 528 (plus default)
[09:43:51.576] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:43:51.576] <TB2>     INFO:     run 1 of 1
[09:43:51.577] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:43:51.918] <TB2>     INFO: Expecting 1297920 events.
[09:44:32.734] <TB2>     INFO: 1100576 events read in total (40101ms).
[09:44:40.251] <TB2>     INFO: 1297920 events read in total (47618ms).
[09:44:40.264] <TB2>     INFO: Test took 48687ms.
[09:44:40.295] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:40.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:44:41.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:44:42.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:44:43.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:44:44.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:44:45.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:44:46.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:44:47.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:44:47.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:44:48.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:44:49.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:44:50.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:44:51.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:44:52.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:44:53.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:44:54.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:44:55.613] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245305344
[09:44:55.696] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:44:55.696] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:44:55.706] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:44:55.706] <TB2>     INFO:     run 1 of 1
[09:44:55.706] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:44:56.049] <TB2>     INFO: Expecting 1364480 events.
[09:45:36.298] <TB2>     INFO: 1076080 events read in total (39534ms).
[09:45:46.675] <TB2>     INFO: 1364480 events read in total (49911ms).
[09:45:46.688] <TB2>     INFO: Test took 50981ms.
[09:45:46.722] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:46.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:45:47.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:45:48.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:45:49.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:45:50.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:45:51.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:45:52.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:45:53.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:45:54.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:45:55.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:45:56.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:45:57.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:45:58.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:45:59.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:46:00.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:46:01.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:46:02.766] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256520192
[09:46:02.803] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C0.dat
[09:46:02.803] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C1.dat
[09:46:02.803] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C2.dat
[09:46:02.803] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C3.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C4.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C5.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C6.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C7.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C8.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C9.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C10.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C11.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C12.dat
[09:46:02.804] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C13.dat
[09:46:02.805] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C14.dat
[09:46:02.805] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C15.dat
[09:46:02.805] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C0.dat
[09:46:02.812] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C1.dat
[09:46:02.819] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C2.dat
[09:46:02.826] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C3.dat
[09:46:02.834] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C4.dat
[09:46:02.841] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C5.dat
[09:46:02.848] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C6.dat
[09:46:02.855] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C7.dat
[09:46:02.862] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C8.dat
[09:46:02.870] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C9.dat
[09:46:02.877] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C10.dat
[09:46:02.884] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C11.dat
[09:46:02.891] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C12.dat
[09:46:02.898] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C13.dat
[09:46:02.905] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C14.dat
[09:46:02.912] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C15.dat
[09:46:02.919] <TB2>     INFO: PixTestTrim::trimTest() done
[09:46:02.919] <TB2>     INFO: vtrim:      97 107 108 107 104 105 110 101 100 100 112 136 118 100 101 109 
[09:46:02.919] <TB2>     INFO: vthrcomp:  102  95  97 100  94  93  90  95 102 101 103 111 102 107  94 103 
[09:46:02.919] <TB2>     INFO: vcal mean:  35.00  35.00  35.02  35.02  35.02  35.02  35.04  35.01  34.99  34.97  35.02  35.00  35.03  35.03  35.02  35.01 
[09:46:02.919] <TB2>     INFO: vcal RMS:    0.83   1.13   0.82   0.81   0.97   0.82   0.90   0.80   0.83   0.82   0.86   0.84   0.84   0.79   0.83   0.82 
[09:46:02.919] <TB2>     INFO: bits mean:   9.00   9.49   9.25   9.20   8.97   9.48   9.19   9.94   9.70   9.78   8.89   8.97   9.30   9.09   8.57   9.82 
[09:46:02.919] <TB2>     INFO: bits RMS:    2.73   2.79   2.76   2.77   2.78   2.56   2.63   2.39   2.63   2.69   2.82   2.63   2.68   2.56   2.93   2.59 
[09:46:02.929] <TB2>     INFO:    ----------------------------------------------------------------------
[09:46:02.929] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:46:02.929] <TB2>     INFO:    ----------------------------------------------------------------------
[09:46:02.932] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:46:02.932] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:46:02.944] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:46:02.944] <TB2>     INFO:     run 1 of 1
[09:46:02.944] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:46:03.293] <TB2>     INFO: Expecting 4160000 events.
[09:46:50.477] <TB2>     INFO: 1161640 events read in total (46468ms).
[09:47:36.048] <TB2>     INFO: 2309480 events read in total (92039ms).
[09:48:22.442] <TB2>     INFO: 3443855 events read in total (138434ms).
[09:48:51.595] <TB2>     INFO: 4160000 events read in total (167586ms).
[09:48:51.660] <TB2>     INFO: Test took 168717ms.
[09:48:51.792] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:48:52.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:48:54.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:48:55.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:48:57.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:48:59.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:49:01.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:49:03.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:49:05.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:49:07.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:49:09.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:49:11.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:49:13.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:49:14.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:49:16.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:49:18.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:49:20.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:49:22.481] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287850496
[09:49:22.482] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:49:22.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:49:22.556] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[09:49:22.568] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:49:22.568] <TB2>     INFO:     run 1 of 1
[09:49:22.568] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:49:22.920] <TB2>     INFO: Expecting 3515200 events.
[09:50:09.658] <TB2>     INFO: 1221415 events read in total (46023ms).
[09:50:56.932] <TB2>     INFO: 2421765 events read in total (93297ms).
[09:51:39.003] <TB2>     INFO: 3515200 events read in total (136368ms).
[09:51:40.045] <TB2>     INFO: Test took 137477ms.
[09:51:40.132] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:51:40.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:51:41.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:51:43.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:51:45.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:51:47.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:51:48.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:51:50.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:51:52.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:51:53.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:51:55.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:51:57.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:51:58.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:52:00.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:52:02.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:52:03.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:52:05.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:52:07.386] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272994304
[09:52:07.387] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:52:07.460] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:52:07.460] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[09:52:07.472] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:52:07.472] <TB2>     INFO:     run 1 of 1
[09:52:07.472] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:52:07.820] <TB2>     INFO: Expecting 3286400 events.
[09:52:57.400] <TB2>     INFO: 1275035 events read in total (48865ms).
[09:53:45.924] <TB2>     INFO: 2521530 events read in total (97389ms).
[09:54:15.280] <TB2>     INFO: 3286400 events read in total (126746ms).
[09:54:15.328] <TB2>     INFO: Test took 127857ms.
[09:54:15.407] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:54:15.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:54:17.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:54:18.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:54:20.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:54:21.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:54:23.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:54:25.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:54:26.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:54:28.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:54:30.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:54:31.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:54:33.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:54:34.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:54:36.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:54:38.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:54:39.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:54:41.378] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246272000
[09:54:41.379] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:54:41.455] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:54:41.455] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[09:54:41.466] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:54:41.466] <TB2>     INFO:     run 1 of 1
[09:54:41.466] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:54:41.810] <TB2>     INFO: Expecting 3244800 events.
[09:55:32.294] <TB2>     INFO: 1285340 events read in total (49770ms).
[09:56:21.558] <TB2>     INFO: 2540665 events read in total (99034ms).
[09:56:48.936] <TB2>     INFO: 3244800 events read in total (126413ms).
[09:56:48.971] <TB2>     INFO: Test took 127506ms.
[09:56:49.040] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:56:49.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:56:50.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:56:52.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:56:53.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:56:55.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:56:57.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:56:58.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:57:00.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:57:02.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:57:03.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:57:05.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:57:06.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:57:08.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:57:10.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:57:11.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:57:13.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:57:14.846] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321716224
[09:57:14.847] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:57:14.922] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:57:14.922] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[09:57:14.932] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:57:14.932] <TB2>     INFO:     run 1 of 1
[09:57:14.932] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:57:15.279] <TB2>     INFO: Expecting 3265600 events.
[09:58:05.013] <TB2>     INFO: 1279210 events read in total (49019ms).
[09:58:53.464] <TB2>     INFO: 2529280 events read in total (97470ms).
[09:59:22.258] <TB2>     INFO: 3265600 events read in total (126264ms).
[09:59:22.294] <TB2>     INFO: Test took 127362ms.
[09:59:22.371] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:59:22.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:59:24.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:59:25.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:59:27.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:59:28.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:59:30.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:59:32.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:59:33.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:59:35.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:59:37.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:59:38.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:59:40.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:59:41.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:59:43.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:59:45.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:59:46.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:59:48.290] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273387520
[09:59:48.291] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.7124, thr difference RMS: 1.3738
[09:59:48.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.72718, thr difference RMS: 1.53987
[09:59:48.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.97338, thr difference RMS: 1.62125
[09:59:48.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.93818, thr difference RMS: 1.95702
[09:59:48.293] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.17431, thr difference RMS: 1.66327
[09:59:48.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.21001, thr difference RMS: 1.52673
[09:59:48.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.29565, thr difference RMS: 1.60972
[09:59:48.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.11889, thr difference RMS: 1.59987
[09:59:48.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.8029, thr difference RMS: 1.43556
[09:59:48.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.98868, thr difference RMS: 1.76705
[09:59:48.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.63516, thr difference RMS: 1.32788
[09:59:48.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.1233, thr difference RMS: 1.28308
[09:59:48.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.65941, thr difference RMS: 1.57485
[09:59:48.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.641, thr difference RMS: 1.29043
[09:59:48.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.74977, thr difference RMS: 1.51329
[09:59:48.295] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.49116, thr difference RMS: 1.63391
[09:59:48.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.7828, thr difference RMS: 1.37161
[09:59:48.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.55413, thr difference RMS: 1.53499
[09:59:48.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.89679, thr difference RMS: 1.60544
[09:59:48.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.84452, thr difference RMS: 1.935
[09:59:48.296] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.17878, thr difference RMS: 1.64405
[09:59:48.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.228, thr difference RMS: 1.51298
[09:59:48.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.36384, thr difference RMS: 1.59135
[09:59:48.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.10499, thr difference RMS: 1.61007
[09:59:48.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.8358, thr difference RMS: 1.42011
[09:59:48.297] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.97455, thr difference RMS: 1.7459
[09:59:48.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.60232, thr difference RMS: 1.3237
[09:59:48.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.208, thr difference RMS: 1.27515
[09:59:48.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.65975, thr difference RMS: 1.60931
[09:59:48.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.6719, thr difference RMS: 1.28625
[09:59:48.298] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.67381, thr difference RMS: 1.53039
[09:59:48.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.48938, thr difference RMS: 1.61105
[09:59:48.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.0216, thr difference RMS: 1.38569
[09:59:48.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.48391, thr difference RMS: 1.5273
[09:59:48.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.93367, thr difference RMS: 1.61338
[09:59:48.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.88836, thr difference RMS: 1.955
[09:59:48.300] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.2905, thr difference RMS: 1.65253
[09:59:48.300] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.31131, thr difference RMS: 1.51388
[09:59:48.300] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.47968, thr difference RMS: 1.59082
[09:59:48.300] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.12885, thr difference RMS: 1.6044
[09:59:48.300] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.9601, thr difference RMS: 1.40475
[09:59:48.301] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.07833, thr difference RMS: 1.75426
[09:59:48.301] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.6158, thr difference RMS: 1.32051
[09:59:48.301] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.297, thr difference RMS: 1.27523
[09:59:48.301] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.76473, thr difference RMS: 1.61397
[09:59:48.301] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.8143, thr difference RMS: 1.26753
[09:59:48.304] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.76765, thr difference RMS: 1.52812
[09:59:48.304] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.61981, thr difference RMS: 1.60663
[09:59:48.304] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.1369, thr difference RMS: 1.3741
[09:59:48.304] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.47662, thr difference RMS: 1.51556
[09:59:48.304] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.91542, thr difference RMS: 1.63096
[09:59:48.305] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.94664, thr difference RMS: 1.95208
[09:59:48.305] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.42365, thr difference RMS: 1.63507
[09:59:48.305] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.51396, thr difference RMS: 1.50014
[09:59:48.305] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.49323, thr difference RMS: 1.60321
[09:59:48.305] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.19893, thr difference RMS: 1.6047
[09:59:48.306] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.1234, thr difference RMS: 1.41097
[09:59:48.306] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.18644, thr difference RMS: 1.74883
[09:59:48.306] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.6869, thr difference RMS: 1.31773
[09:59:48.306] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.387, thr difference RMS: 1.31195
[09:59:48.307] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.81402, thr difference RMS: 1.62684
[09:59:48.307] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.9346, thr difference RMS: 1.30065
[09:59:48.307] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.71252, thr difference RMS: 1.50094
[09:59:48.307] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.72646, thr difference RMS: 1.61663
[09:59:48.412] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[09:59:48.416] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1950 seconds
[09:59:48.416] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[09:59:49.118] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[09:59:49.118] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[09:59:49.122] <TB2>     INFO: ######################################################################
[09:59:49.122] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[09:59:49.122] <TB2>     INFO: ######################################################################
[09:59:49.122] <TB2>     INFO:    ----------------------------------------------------------------------
[09:59:49.122] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[09:59:49.122] <TB2>     INFO:    ----------------------------------------------------------------------
[09:59:49.122] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[09:59:49.133] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[09:59:49.133] <TB2>     INFO:     run 1 of 1
[09:59:49.133] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:59:49.476] <TB2>     INFO: Expecting 59072000 events.
[10:00:18.521] <TB2>     INFO: 1073000 events read in total (28330ms).
[10:00:46.888] <TB2>     INFO: 2141400 events read in total (56697ms).
[10:01:15.449] <TB2>     INFO: 3209600 events read in total (85258ms).
[10:01:43.844] <TB2>     INFO: 4282000 events read in total (113653ms).
[10:02:12.160] <TB2>     INFO: 5350400 events read in total (141969ms).
[10:02:39.173] <TB2>     INFO: 6419600 events read in total (168982ms).
[10:03:07.361] <TB2>     INFO: 7491800 events read in total (197170ms).
[10:03:35.672] <TB2>     INFO: 8560000 events read in total (225481ms).
[10:04:04.035] <TB2>     INFO: 9629800 events read in total (253844ms).
[10:04:32.427] <TB2>     INFO: 10701400 events read in total (282236ms).
[10:05:00.786] <TB2>     INFO: 11770400 events read in total (310595ms).
[10:05:29.342] <TB2>     INFO: 12841400 events read in total (339151ms).
[10:05:57.812] <TB2>     INFO: 13911200 events read in total (367621ms).
[10:06:26.187] <TB2>     INFO: 14980000 events read in total (395996ms).
[10:06:54.617] <TB2>     INFO: 16052200 events read in total (424426ms).
[10:07:23.046] <TB2>     INFO: 17121200 events read in total (452855ms).
[10:07:51.570] <TB2>     INFO: 18189600 events read in total (481379ms).
[10:08:20.006] <TB2>     INFO: 19260800 events read in total (509815ms).
[10:08:48.421] <TB2>     INFO: 20330600 events read in total (538230ms).
[10:09:16.975] <TB2>     INFO: 21399200 events read in total (566784ms).
[10:09:45.571] <TB2>     INFO: 22471800 events read in total (595380ms).
[10:10:14.106] <TB2>     INFO: 23540200 events read in total (623915ms).
[10:10:42.496] <TB2>     INFO: 24608600 events read in total (652305ms).
[10:11:11.097] <TB2>     INFO: 25681000 events read in total (680906ms).
[10:11:39.639] <TB2>     INFO: 26749800 events read in total (709448ms).
[10:12:08.218] <TB2>     INFO: 27818600 events read in total (738027ms).
[10:12:36.877] <TB2>     INFO: 28891000 events read in total (766686ms).
[10:13:05.474] <TB2>     INFO: 29959400 events read in total (795283ms).
[10:13:33.960] <TB2>     INFO: 31029200 events read in total (823769ms).
[10:14:02.528] <TB2>     INFO: 32100800 events read in total (852337ms).
[10:14:30.991] <TB2>     INFO: 33169200 events read in total (880800ms).
[10:14:59.526] <TB2>     INFO: 34238400 events read in total (909335ms).
[10:15:28.094] <TB2>     INFO: 35309600 events read in total (937903ms).
[10:15:56.592] <TB2>     INFO: 36378200 events read in total (966401ms).
[10:16:25.160] <TB2>     INFO: 37447200 events read in total (994969ms).
[10:16:53.703] <TB2>     INFO: 38518800 events read in total (1023512ms).
[10:17:22.161] <TB2>     INFO: 39587000 events read in total (1051970ms).
[10:17:50.532] <TB2>     INFO: 40655600 events read in total (1080341ms).
[10:18:19.106] <TB2>     INFO: 41727200 events read in total (1108915ms).
[10:18:47.549] <TB2>     INFO: 42795400 events read in total (1137358ms).
[10:19:15.991] <TB2>     INFO: 43863600 events read in total (1165800ms).
[10:19:44.454] <TB2>     INFO: 44935600 events read in total (1194263ms).
[10:20:12.857] <TB2>     INFO: 46003400 events read in total (1222666ms).
[10:20:41.288] <TB2>     INFO: 47072000 events read in total (1251097ms).
[10:21:09.863] <TB2>     INFO: 48142400 events read in total (1279672ms).
[10:21:38.252] <TB2>     INFO: 49211600 events read in total (1308061ms).
[10:22:06.637] <TB2>     INFO: 50279200 events read in total (1336446ms).
[10:22:34.908] <TB2>     INFO: 51346800 events read in total (1364717ms).
[10:23:03.242] <TB2>     INFO: 52418600 events read in total (1393051ms).
[10:23:31.701] <TB2>     INFO: 53487400 events read in total (1421510ms).
[10:23:59.028] <TB2>     INFO: 54555200 events read in total (1448837ms).
[10:24:27.422] <TB2>     INFO: 55625400 events read in total (1477231ms).
[10:24:55.955] <TB2>     INFO: 56695200 events read in total (1505764ms).
[10:25:24.326] <TB2>     INFO: 57763200 events read in total (1534135ms).
[10:25:52.634] <TB2>     INFO: 58832600 events read in total (1562443ms).
[10:25:59.227] <TB2>     INFO: 59072000 events read in total (1569036ms).
[10:25:59.253] <TB2>     INFO: Test took 1570120ms.
[10:25:59.310] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:25:59.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:25:59.436] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:00.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:26:00.622] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:01.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:26:01.794] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:02.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:26:02.950] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:04.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:26:04.119] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:05.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:26:05.304] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:06.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:26:06.493] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:07.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:26:07.671] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:08.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:26:08.849] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:10.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:26:10.044] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:11.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:26:11.227] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:12.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:26:12.406] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:13.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:26:13.600] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:14.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:26:14.782] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:15.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:26:15.957] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:17.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:26:17.131] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:26:18.317] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 442531840
[10:26:18.347] <TB2>     INFO: PixTestScurves::scurves() done 
[10:26:18.347] <TB2>     INFO: Vcal mean:  35.08  35.03  35.09  35.09  35.07  35.11  35.16  35.09  35.11  35.05  35.11  35.07  35.07  35.00  35.13  35.12 
[10:26:18.347] <TB2>     INFO: Vcal RMS:    0.70   1.03   0.68   0.69   0.87   0.68   0.77   0.66   0.70   0.70   0.73   0.70   0.71   0.65   0.70   0.67 
[10:26:18.347] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:26:18.420] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:26:18.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:26:18.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:26:18.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:26:18.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:26:18.420] <TB2>     INFO: ######################################################################
[10:26:18.420] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:26:18.420] <TB2>     INFO: ######################################################################
[10:26:18.424] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:26:18.767] <TB2>     INFO: Expecting 41600 events.
[10:26:22.868] <TB2>     INFO: 41600 events read in total (3380ms).
[10:26:22.869] <TB2>     INFO: Test took 4445ms.
[10:26:22.877] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:26:22.877] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[10:26:22.877] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:26:22.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 17, 57] has eff 0/10
[10:26:22.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 17, 57]
[10:26:22.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 17, 58] has eff 0/10
[10:26:22.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 17, 58]
[10:26:22.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 51, 70] has eff 0/10
[10:26:22.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 51, 70]
[10:26:22.886] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[10:26:22.886] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:26:22.886] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:26:22.886] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:26:23.223] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:26:23.566] <TB2>     INFO: Expecting 41600 events.
[10:26:27.702] <TB2>     INFO: 41600 events read in total (3421ms).
[10:26:27.702] <TB2>     INFO: Test took 4479ms.
[10:26:27.710] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:26:27.710] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[10:26:27.710] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.978
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.135
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.657
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 185
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.996
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.93
[10:26:27.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 187
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.659
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 168
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.635
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 165
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.096
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.59
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.038
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 188
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.352
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.981
[10:26:27.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 182
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.752
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 181
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.064
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.051
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.257
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,11] phvalue 184
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:26:27.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:26:27.806] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:26:28.154] <TB2>     INFO: Expecting 41600 events.
[10:26:32.294] <TB2>     INFO: 41600 events read in total (3425ms).
[10:26:32.295] <TB2>     INFO: Test took 4489ms.
[10:26:32.303] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:26:32.303] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[10:26:32.303] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:26:32.307] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:26:32.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 6
[10:26:32.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.4532
[10:26:32.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 72
[10:26:32.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1604
[10:26:32.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 72
[10:26:32.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0484
[10:26:32.308] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1475
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 58
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9564
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 79
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.5834
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 61
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.8079
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 53
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8414
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,67] phvalue 73
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5603
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 72
[10:26:32.309] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3413
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 87
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0044
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 71
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5694
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2896
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 80
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7462
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,13] phvalue 77
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5366
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[10:26:32.310] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9095
[10:26:32.311] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 78
[10:26:32.312] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 0 0
[10:26:32.720] <TB2>     INFO: Expecting 2560 events.
[10:26:33.679] <TB2>     INFO: 2560 events read in total (244ms).
[10:26:33.680] <TB2>     INFO: Test took 1368ms.
[10:26:33.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:33.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[10:26:34.187] <TB2>     INFO: Expecting 2560 events.
[10:26:35.147] <TB2>     INFO: 2560 events read in total (245ms).
[10:26:35.147] <TB2>     INFO: Test took 1467ms.
[10:26:35.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:35.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[10:26:35.655] <TB2>     INFO: Expecting 2560 events.
[10:26:36.612] <TB2>     INFO: 2560 events read in total (242ms).
[10:26:36.613] <TB2>     INFO: Test took 1465ms.
[10:26:36.613] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:36.613] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[10:26:37.121] <TB2>     INFO: Expecting 2560 events.
[10:26:38.078] <TB2>     INFO: 2560 events read in total (242ms).
[10:26:38.078] <TB2>     INFO: Test took 1465ms.
[10:26:38.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:38.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[10:26:38.586] <TB2>     INFO: Expecting 2560 events.
[10:26:39.545] <TB2>     INFO: 2560 events read in total (245ms).
[10:26:39.545] <TB2>     INFO: Test took 1466ms.
[10:26:39.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:39.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 5 5
[10:26:40.054] <TB2>     INFO: Expecting 2560 events.
[10:26:41.012] <TB2>     INFO: 2560 events read in total (243ms).
[10:26:41.012] <TB2>     INFO: Test took 1466ms.
[10:26:41.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:41.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 6 6
[10:26:41.521] <TB2>     INFO: Expecting 2560 events.
[10:26:42.480] <TB2>     INFO: 2560 events read in total (244ms).
[10:26:42.480] <TB2>     INFO: Test took 1467ms.
[10:26:42.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:42.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 67, 7 7
[10:26:42.988] <TB2>     INFO: Expecting 2560 events.
[10:26:43.947] <TB2>     INFO: 2560 events read in total (245ms).
[10:26:43.947] <TB2>     INFO: Test took 1467ms.
[10:26:43.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:43.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 8 8
[10:26:44.454] <TB2>     INFO: Expecting 2560 events.
[10:26:45.412] <TB2>     INFO: 2560 events read in total (243ms).
[10:26:45.413] <TB2>     INFO: Test took 1465ms.
[10:26:45.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:45.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 9 9
[10:26:45.920] <TB2>     INFO: Expecting 2560 events.
[10:26:46.880] <TB2>     INFO: 2560 events read in total (245ms).
[10:26:46.880] <TB2>     INFO: Test took 1467ms.
[10:26:46.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:46.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 10 10
[10:26:47.387] <TB2>     INFO: Expecting 2560 events.
[10:26:48.345] <TB2>     INFO: 2560 events read in total (243ms).
[10:26:48.345] <TB2>     INFO: Test took 1464ms.
[10:26:48.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:48.346] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[10:26:48.853] <TB2>     INFO: Expecting 2560 events.
[10:26:49.809] <TB2>     INFO: 2560 events read in total (241ms).
[10:26:49.809] <TB2>     INFO: Test took 1463ms.
[10:26:49.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:49.810] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[10:26:50.317] <TB2>     INFO: Expecting 2560 events.
[10:26:51.276] <TB2>     INFO: 2560 events read in total (244ms).
[10:26:51.276] <TB2>     INFO: Test took 1466ms.
[10:26:51.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:51.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 13, 13 13
[10:26:51.783] <TB2>     INFO: Expecting 2560 events.
[10:26:52.741] <TB2>     INFO: 2560 events read in total (243ms).
[10:26:52.741] <TB2>     INFO: Test took 1465ms.
[10:26:52.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:52.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[10:26:53.249] <TB2>     INFO: Expecting 2560 events.
[10:26:54.205] <TB2>     INFO: 2560 events read in total (241ms).
[10:26:54.205] <TB2>     INFO: Test took 1463ms.
[10:26:54.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:54.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 15 15
[10:26:54.714] <TB2>     INFO: Expecting 2560 events.
[10:26:55.671] <TB2>     INFO: 2560 events read in total (243ms).
[10:26:55.672] <TB2>     INFO: Test took 1466ms.
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[10:26:55.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[10:26:55.676] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:26:56.181] <TB2>     INFO: Expecting 655360 events.
[10:27:08.095] <TB2>     INFO: 655360 events read in total (11199ms).
[10:27:08.106] <TB2>     INFO: Expecting 655360 events.
[10:27:19.660] <TB2>     INFO: 655360 events read in total (10986ms).
[10:27:19.675] <TB2>     INFO: Expecting 655360 events.
[10:27:31.328] <TB2>     INFO: 655360 events read in total (11086ms).
[10:27:31.349] <TB2>     INFO: Expecting 655360 events.
[10:27:42.940] <TB2>     INFO: 655360 events read in total (11036ms).
[10:27:42.964] <TB2>     INFO: Expecting 655360 events.
[10:27:54.560] <TB2>     INFO: 655360 events read in total (11040ms).
[10:27:54.589] <TB2>     INFO: Expecting 655360 events.
[10:28:06.288] <TB2>     INFO: 655360 events read in total (11152ms).
[10:28:06.320] <TB2>     INFO: Expecting 655360 events.
[10:28:17.867] <TB2>     INFO: 655360 events read in total (10996ms).
[10:28:17.904] <TB2>     INFO: Expecting 655360 events.
[10:28:29.531] <TB2>     INFO: 655360 events read in total (11087ms).
[10:28:29.572] <TB2>     INFO: Expecting 655360 events.
[10:28:41.155] <TB2>     INFO: 655360 events read in total (11042ms).
[10:28:41.199] <TB2>     INFO: Expecting 655360 events.
[10:28:52.818] <TB2>     INFO: 655360 events read in total (11085ms).
[10:28:52.870] <TB2>     INFO: Expecting 655360 events.
[10:29:04.420] <TB2>     INFO: 655360 events read in total (11023ms).
[10:29:04.473] <TB2>     INFO: Expecting 655360 events.
[10:29:15.839] <TB2>     INFO: 655360 events read in total (10835ms).
[10:29:15.897] <TB2>     INFO: Expecting 655360 events.
[10:29:27.569] <TB2>     INFO: 655360 events read in total (11145ms).
[10:29:27.630] <TB2>     INFO: Expecting 655360 events.
[10:29:39.334] <TB2>     INFO: 655360 events read in total (11177ms).
[10:29:39.399] <TB2>     INFO: Expecting 655360 events.
[10:29:51.132] <TB2>     INFO: 655360 events read in total (11206ms).
[10:29:51.208] <TB2>     INFO: Expecting 655360 events.
[10:30:02.941] <TB2>     INFO: 655360 events read in total (11207ms).
[10:30:03.016] <TB2>     INFO: Test took 187340ms.
[10:30:03.115] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:30:03.417] <TB2>     INFO: Expecting 655360 events.
[10:30:15.298] <TB2>     INFO: 655360 events read in total (11166ms).
[10:30:15.309] <TB2>     INFO: Expecting 655360 events.
[10:30:26.942] <TB2>     INFO: 655360 events read in total (11073ms).
[10:30:26.957] <TB2>     INFO: Expecting 655360 events.
[10:30:38.671] <TB2>     INFO: 655360 events read in total (11148ms).
[10:30:38.690] <TB2>     INFO: Expecting 655360 events.
[10:30:50.381] <TB2>     INFO: 655360 events read in total (11133ms).
[10:30:50.405] <TB2>     INFO: Expecting 655360 events.
[10:31:02.073] <TB2>     INFO: 655360 events read in total (11116ms).
[10:31:02.101] <TB2>     INFO: Expecting 655360 events.
[10:31:13.798] <TB2>     INFO: 655360 events read in total (11146ms).
[10:31:13.830] <TB2>     INFO: Expecting 655360 events.
[10:31:25.535] <TB2>     INFO: 655360 events read in total (11166ms).
[10:31:25.573] <TB2>     INFO: Expecting 655360 events.
[10:31:37.262] <TB2>     INFO: 655360 events read in total (11155ms).
[10:31:37.302] <TB2>     INFO: Expecting 655360 events.
[10:31:49.013] <TB2>     INFO: 655360 events read in total (11176ms).
[10:31:49.058] <TB2>     INFO: Expecting 655360 events.
[10:32:00.703] <TB2>     INFO: 655360 events read in total (11115ms).
[10:32:00.753] <TB2>     INFO: Expecting 655360 events.
[10:32:12.490] <TB2>     INFO: 655360 events read in total (11209ms).
[10:32:12.542] <TB2>     INFO: Expecting 655360 events.
[10:32:24.204] <TB2>     INFO: 655360 events read in total (11135ms).
[10:32:24.261] <TB2>     INFO: Expecting 655360 events.
[10:32:35.957] <TB2>     INFO: 655360 events read in total (11170ms).
[10:32:36.018] <TB2>     INFO: Expecting 655360 events.
[10:32:47.752] <TB2>     INFO: 655360 events read in total (11207ms).
[10:32:47.820] <TB2>     INFO: Expecting 655360 events.
[10:32:59.469] <TB2>     INFO: 655360 events read in total (11122ms).
[10:32:59.544] <TB2>     INFO: Expecting 655360 events.
[10:33:11.221] <TB2>     INFO: 655360 events read in total (11150ms).
[10:33:11.298] <TB2>     INFO: Test took 188183ms.
[10:33:11.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:33:11.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:33:11.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:33:11.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:33:11.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:33:11.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:33:11.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:33:11.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:33:11.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:33:11.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:33:11.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:33:11.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:33:11.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:33:11.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:33:11.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:33:11.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:33:11.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:33:11.478] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.485] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.492] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:33:11.499] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:33:11.506] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:33:11.513] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:33:11.520] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.526] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.533] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.540] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.546] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.553] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.560] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:33:11.567] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:33:11.573] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:33:11.580] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:33:11.587] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.594] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:33:11.600] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.607] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.614] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.621] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.627] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.634] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.641] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:33:11.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:33:11.675] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C0.dat
[10:33:11.676] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C1.dat
[10:33:11.676] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C2.dat
[10:33:11.676] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C3.dat
[10:33:11.676] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C4.dat
[10:33:11.676] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C5.dat
[10:33:11.676] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C6.dat
[10:33:11.676] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C7.dat
[10:33:11.676] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C8.dat
[10:33:11.677] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C9.dat
[10:33:11.677] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C10.dat
[10:33:11.677] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C11.dat
[10:33:11.677] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C12.dat
[10:33:11.677] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C13.dat
[10:33:11.677] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C14.dat
[10:33:11.677] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C15.dat
[10:33:12.028] <TB2>     INFO: Expecting 41600 events.
[10:33:15.860] <TB2>     INFO: 41600 events read in total (3118ms).
[10:33:15.861] <TB2>     INFO: Test took 4181ms.
[10:33:16.520] <TB2>     INFO: Expecting 41600 events.
[10:33:20.351] <TB2>     INFO: 41600 events read in total (3116ms).
[10:33:20.352] <TB2>     INFO: Test took 4183ms.
[10:33:21.006] <TB2>     INFO: Expecting 41600 events.
[10:33:24.848] <TB2>     INFO: 41600 events read in total (3127ms).
[10:33:24.849] <TB2>     INFO: Test took 4188ms.
[10:33:25.156] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:25.288] <TB2>     INFO: Expecting 2560 events.
[10:33:26.246] <TB2>     INFO: 2560 events read in total (243ms).
[10:33:26.247] <TB2>     INFO: Test took 1091ms.
[10:33:26.249] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:26.755] <TB2>     INFO: Expecting 2560 events.
[10:33:27.714] <TB2>     INFO: 2560 events read in total (244ms).
[10:33:27.714] <TB2>     INFO: Test took 1465ms.
[10:33:27.716] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:28.223] <TB2>     INFO: Expecting 2560 events.
[10:33:29.181] <TB2>     INFO: 2560 events read in total (244ms).
[10:33:29.181] <TB2>     INFO: Test took 1465ms.
[10:33:29.183] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:29.689] <TB2>     INFO: Expecting 2560 events.
[10:33:30.646] <TB2>     INFO: 2560 events read in total (242ms).
[10:33:30.647] <TB2>     INFO: Test took 1464ms.
[10:33:30.650] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:31.155] <TB2>     INFO: Expecting 2560 events.
[10:33:32.116] <TB2>     INFO: 2560 events read in total (246ms).
[10:33:32.116] <TB2>     INFO: Test took 1466ms.
[10:33:32.118] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:32.625] <TB2>     INFO: Expecting 2560 events.
[10:33:33.584] <TB2>     INFO: 2560 events read in total (245ms).
[10:33:33.585] <TB2>     INFO: Test took 1467ms.
[10:33:33.588] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:34.093] <TB2>     INFO: Expecting 2560 events.
[10:33:35.053] <TB2>     INFO: 2560 events read in total (245ms).
[10:33:35.053] <TB2>     INFO: Test took 1465ms.
[10:33:35.055] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:35.561] <TB2>     INFO: Expecting 2560 events.
[10:33:36.521] <TB2>     INFO: 2560 events read in total (245ms).
[10:33:36.521] <TB2>     INFO: Test took 1466ms.
[10:33:36.523] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:37.030] <TB2>     INFO: Expecting 2560 events.
[10:33:37.989] <TB2>     INFO: 2560 events read in total (244ms).
[10:33:37.989] <TB2>     INFO: Test took 1466ms.
[10:33:37.991] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:38.498] <TB2>     INFO: Expecting 2560 events.
[10:33:39.457] <TB2>     INFO: 2560 events read in total (244ms).
[10:33:39.457] <TB2>     INFO: Test took 1466ms.
[10:33:39.459] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:39.967] <TB2>     INFO: Expecting 2560 events.
[10:33:40.925] <TB2>     INFO: 2560 events read in total (243ms).
[10:33:40.925] <TB2>     INFO: Test took 1466ms.
[10:33:40.927] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:41.434] <TB2>     INFO: Expecting 2560 events.
[10:33:42.393] <TB2>     INFO: 2560 events read in total (244ms).
[10:33:42.393] <TB2>     INFO: Test took 1466ms.
[10:33:42.395] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:42.902] <TB2>     INFO: Expecting 2560 events.
[10:33:43.861] <TB2>     INFO: 2560 events read in total (244ms).
[10:33:43.862] <TB2>     INFO: Test took 1467ms.
[10:33:43.864] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:44.370] <TB2>     INFO: Expecting 2560 events.
[10:33:45.328] <TB2>     INFO: 2560 events read in total (243ms).
[10:33:45.329] <TB2>     INFO: Test took 1465ms.
[10:33:45.331] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:45.839] <TB2>     INFO: Expecting 2560 events.
[10:33:46.798] <TB2>     INFO: 2560 events read in total (244ms).
[10:33:46.799] <TB2>     INFO: Test took 1469ms.
[10:33:46.801] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:47.307] <TB2>     INFO: Expecting 2560 events.
[10:33:48.266] <TB2>     INFO: 2560 events read in total (244ms).
[10:33:48.266] <TB2>     INFO: Test took 1465ms.
[10:33:48.269] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:48.775] <TB2>     INFO: Expecting 2560 events.
[10:33:49.732] <TB2>     INFO: 2560 events read in total (242ms).
[10:33:49.733] <TB2>     INFO: Test took 1464ms.
[10:33:49.734] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:50.241] <TB2>     INFO: Expecting 2560 events.
[10:33:51.202] <TB2>     INFO: 2560 events read in total (246ms).
[10:33:51.203] <TB2>     INFO: Test took 1469ms.
[10:33:51.204] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:51.711] <TB2>     INFO: Expecting 2560 events.
[10:33:52.671] <TB2>     INFO: 2560 events read in total (245ms).
[10:33:52.671] <TB2>     INFO: Test took 1467ms.
[10:33:52.674] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:53.179] <TB2>     INFO: Expecting 2560 events.
[10:33:54.136] <TB2>     INFO: 2560 events read in total (242ms).
[10:33:54.137] <TB2>     INFO: Test took 1464ms.
[10:33:54.139] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:54.646] <TB2>     INFO: Expecting 2560 events.
[10:33:55.607] <TB2>     INFO: 2560 events read in total (246ms).
[10:33:55.607] <TB2>     INFO: Test took 1468ms.
[10:33:55.609] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:56.116] <TB2>     INFO: Expecting 2560 events.
[10:33:57.076] <TB2>     INFO: 2560 events read in total (245ms).
[10:33:57.077] <TB2>     INFO: Test took 1468ms.
[10:33:57.079] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:57.585] <TB2>     INFO: Expecting 2560 events.
[10:33:58.543] <TB2>     INFO: 2560 events read in total (243ms).
[10:33:58.544] <TB2>     INFO: Test took 1465ms.
[10:33:58.546] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:59.052] <TB2>     INFO: Expecting 2560 events.
[10:34:00.011] <TB2>     INFO: 2560 events read in total (246ms).
[10:34:00.012] <TB2>     INFO: Test took 1467ms.
[10:34:00.014] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:00.521] <TB2>     INFO: Expecting 2560 events.
[10:34:01.480] <TB2>     INFO: 2560 events read in total (244ms).
[10:34:01.480] <TB2>     INFO: Test took 1466ms.
[10:34:01.482] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:01.989] <TB2>     INFO: Expecting 2560 events.
[10:34:02.948] <TB2>     INFO: 2560 events read in total (244ms).
[10:34:02.949] <TB2>     INFO: Test took 1467ms.
[10:34:02.951] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:03.457] <TB2>     INFO: Expecting 2560 events.
[10:34:04.416] <TB2>     INFO: 2560 events read in total (244ms).
[10:34:04.417] <TB2>     INFO: Test took 1466ms.
[10:34:04.419] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:04.925] <TB2>     INFO: Expecting 2560 events.
[10:34:05.885] <TB2>     INFO: 2560 events read in total (245ms).
[10:34:05.886] <TB2>     INFO: Test took 1467ms.
[10:34:05.888] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:06.394] <TB2>     INFO: Expecting 2560 events.
[10:34:07.354] <TB2>     INFO: 2560 events read in total (245ms).
[10:34:07.354] <TB2>     INFO: Test took 1466ms.
[10:34:07.357] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:07.863] <TB2>     INFO: Expecting 2560 events.
[10:34:08.823] <TB2>     INFO: 2560 events read in total (245ms).
[10:34:08.823] <TB2>     INFO: Test took 1466ms.
[10:34:08.826] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:09.332] <TB2>     INFO: Expecting 2560 events.
[10:34:10.293] <TB2>     INFO: 2560 events read in total (246ms).
[10:34:10.293] <TB2>     INFO: Test took 1467ms.
[10:34:10.295] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:34:10.803] <TB2>     INFO: Expecting 2560 events.
[10:34:11.761] <TB2>     INFO: 2560 events read in total (243ms).
[10:34:11.761] <TB2>     INFO: Test took 1466ms.
[10:34:12.781] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[10:34:12.781] <TB2>     INFO: PH scale (per ROC):    71  80  76  85  80  79  71  80  76  78  67  83  77  78  80  81
[10:34:12.781] <TB2>     INFO: PH offset (per ROC):  178 176 174 180 170 182 192 175 176 163 182 175 171 173 176 170
[10:34:12.954] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:34:12.957] <TB2>     INFO: ######################################################################
[10:34:12.957] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:34:12.958] <TB2>     INFO: ######################################################################
[10:34:12.958] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:34:12.971] <TB2>     INFO: scanning low vcal = 10
[10:34:13.315] <TB2>     INFO: Expecting 41600 events.
[10:34:17.031] <TB2>     INFO: 41600 events read in total (3001ms).
[10:34:17.032] <TB2>     INFO: Test took 4061ms.
[10:34:17.033] <TB2>     INFO: scanning low vcal = 20
[10:34:17.540] <TB2>     INFO: Expecting 41600 events.
[10:34:21.242] <TB2>     INFO: 41600 events read in total (2987ms).
[10:34:21.243] <TB2>     INFO: Test took 4210ms.
[10:34:21.244] <TB2>     INFO: scanning low vcal = 30
[10:34:21.751] <TB2>     INFO: Expecting 41600 events.
[10:34:25.466] <TB2>     INFO: 41600 events read in total (3000ms).
[10:34:25.467] <TB2>     INFO: Test took 4222ms.
[10:34:25.468] <TB2>     INFO: scanning low vcal = 40
[10:34:25.972] <TB2>     INFO: Expecting 41600 events.
[10:34:30.177] <TB2>     INFO: 41600 events read in total (3490ms).
[10:34:30.178] <TB2>     INFO: Test took 4710ms.
[10:34:30.183] <TB2>     INFO: scanning low vcal = 50
[10:34:30.606] <TB2>     INFO: Expecting 41600 events.
[10:34:34.818] <TB2>     INFO: 41600 events read in total (3497ms).
[10:34:34.819] <TB2>     INFO: Test took 4636ms.
[10:34:34.822] <TB2>     INFO: scanning low vcal = 60
[10:34:35.248] <TB2>     INFO: Expecting 41600 events.
[10:34:39.482] <TB2>     INFO: 41600 events read in total (3519ms).
[10:34:39.483] <TB2>     INFO: Test took 4661ms.
[10:34:39.486] <TB2>     INFO: scanning low vcal = 70
[10:34:39.912] <TB2>     INFO: Expecting 41600 events.
[10:34:44.120] <TB2>     INFO: 41600 events read in total (3493ms).
[10:34:44.121] <TB2>     INFO: Test took 4635ms.
[10:34:44.124] <TB2>     INFO: scanning low vcal = 80
[10:34:44.548] <TB2>     INFO: Expecting 41600 events.
[10:34:48.788] <TB2>     INFO: 41600 events read in total (3525ms).
[10:34:48.790] <TB2>     INFO: Test took 4666ms.
[10:34:48.793] <TB2>     INFO: scanning low vcal = 90
[10:34:49.218] <TB2>     INFO: Expecting 41600 events.
[10:34:53.423] <TB2>     INFO: 41600 events read in total (3490ms).
[10:34:53.424] <TB2>     INFO: Test took 4631ms.
[10:34:53.428] <TB2>     INFO: scanning low vcal = 100
[10:34:53.850] <TB2>     INFO: Expecting 41600 events.
[10:34:58.219] <TB2>     INFO: 41600 events read in total (3654ms).
[10:34:58.220] <TB2>     INFO: Test took 4792ms.
[10:34:58.223] <TB2>     INFO: scanning low vcal = 110
[10:34:58.646] <TB2>     INFO: Expecting 41600 events.
[10:35:02.884] <TB2>     INFO: 41600 events read in total (3523ms).
[10:35:02.884] <TB2>     INFO: Test took 4661ms.
[10:35:02.887] <TB2>     INFO: scanning low vcal = 120
[10:35:03.309] <TB2>     INFO: Expecting 41600 events.
[10:35:07.596] <TB2>     INFO: 41600 events read in total (3572ms).
[10:35:07.597] <TB2>     INFO: Test took 4710ms.
[10:35:07.600] <TB2>     INFO: scanning low vcal = 130
[10:35:08.021] <TB2>     INFO: Expecting 41600 events.
[10:35:12.284] <TB2>     INFO: 41600 events read in total (3548ms).
[10:35:12.285] <TB2>     INFO: Test took 4685ms.
[10:35:12.288] <TB2>     INFO: scanning low vcal = 140
[10:35:12.709] <TB2>     INFO: Expecting 41600 events.
[10:35:16.990] <TB2>     INFO: 41600 events read in total (3565ms).
[10:35:16.991] <TB2>     INFO: Test took 4703ms.
[10:35:16.994] <TB2>     INFO: scanning low vcal = 150
[10:35:17.414] <TB2>     INFO: Expecting 41600 events.
[10:35:21.676] <TB2>     INFO: 41600 events read in total (3547ms).
[10:35:21.676] <TB2>     INFO: Test took 4682ms.
[10:35:21.679] <TB2>     INFO: scanning low vcal = 160
[10:35:22.099] <TB2>     INFO: Expecting 41600 events.
[10:35:26.357] <TB2>     INFO: 41600 events read in total (3543ms).
[10:35:26.357] <TB2>     INFO: Test took 4678ms.
[10:35:26.360] <TB2>     INFO: scanning low vcal = 170
[10:35:26.782] <TB2>     INFO: Expecting 41600 events.
[10:35:31.037] <TB2>     INFO: 41600 events read in total (3540ms).
[10:35:31.038] <TB2>     INFO: Test took 4678ms.
[10:35:31.043] <TB2>     INFO: scanning low vcal = 180
[10:35:31.461] <TB2>     INFO: Expecting 41600 events.
[10:35:35.711] <TB2>     INFO: 41600 events read in total (3535ms).
[10:35:35.712] <TB2>     INFO: Test took 4669ms.
[10:35:35.714] <TB2>     INFO: scanning low vcal = 190
[10:35:36.138] <TB2>     INFO: Expecting 41600 events.
[10:35:40.384] <TB2>     INFO: 41600 events read in total (3531ms).
[10:35:40.385] <TB2>     INFO: Test took 4671ms.
[10:35:40.388] <TB2>     INFO: scanning low vcal = 200
[10:35:40.809] <TB2>     INFO: Expecting 41600 events.
[10:35:45.060] <TB2>     INFO: 41600 events read in total (3536ms).
[10:35:45.061] <TB2>     INFO: Test took 4673ms.
[10:35:45.064] <TB2>     INFO: scanning low vcal = 210
[10:35:45.483] <TB2>     INFO: Expecting 41600 events.
[10:35:49.718] <TB2>     INFO: 41600 events read in total (3520ms).
[10:35:49.719] <TB2>     INFO: Test took 4654ms.
[10:35:49.721] <TB2>     INFO: scanning low vcal = 220
[10:35:50.143] <TB2>     INFO: Expecting 41600 events.
[10:35:54.410] <TB2>     INFO: 41600 events read in total (3552ms).
[10:35:54.410] <TB2>     INFO: Test took 4688ms.
[10:35:54.414] <TB2>     INFO: scanning low vcal = 230
[10:35:54.836] <TB2>     INFO: Expecting 41600 events.
[10:35:59.096] <TB2>     INFO: 41600 events read in total (3545ms).
[10:35:59.097] <TB2>     INFO: Test took 4683ms.
[10:35:59.100] <TB2>     INFO: scanning low vcal = 240
[10:35:59.521] <TB2>     INFO: Expecting 41600 events.
[10:36:03.798] <TB2>     INFO: 41600 events read in total (3562ms).
[10:36:03.799] <TB2>     INFO: Test took 4699ms.
[10:36:03.802] <TB2>     INFO: scanning low vcal = 250
[10:36:04.221] <TB2>     INFO: Expecting 41600 events.
[10:36:08.498] <TB2>     INFO: 41600 events read in total (3562ms).
[10:36:08.499] <TB2>     INFO: Test took 4697ms.
[10:36:08.503] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:36:08.924] <TB2>     INFO: Expecting 41600 events.
[10:36:13.175] <TB2>     INFO: 41600 events read in total (3536ms).
[10:36:13.175] <TB2>     INFO: Test took 4672ms.
[10:36:13.178] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:36:13.601] <TB2>     INFO: Expecting 41600 events.
[10:36:17.887] <TB2>     INFO: 41600 events read in total (3571ms).
[10:36:17.887] <TB2>     INFO: Test took 4708ms.
[10:36:17.890] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:36:18.315] <TB2>     INFO: Expecting 41600 events.
[10:36:22.566] <TB2>     INFO: 41600 events read in total (3537ms).
[10:36:22.566] <TB2>     INFO: Test took 4676ms.
[10:36:22.570] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:36:22.991] <TB2>     INFO: Expecting 41600 events.
[10:36:27.237] <TB2>     INFO: 41600 events read in total (3531ms).
[10:36:27.238] <TB2>     INFO: Test took 4668ms.
[10:36:27.241] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:36:27.665] <TB2>     INFO: Expecting 41600 events.
[10:36:31.915] <TB2>     INFO: 41600 events read in total (3535ms).
[10:36:31.916] <TB2>     INFO: Test took 4675ms.
[10:36:32.457] <TB2>     INFO: PixTestGainPedestal::measure() done 
[10:36:32.461] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:36:32.461] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:36:32.461] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:36:32.461] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:36:32.461] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:36:32.462] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:36:32.462] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:36:32.462] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:36:32.462] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:36:32.462] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:36:32.463] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:36:32.463] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:36:32.463] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:36:32.463] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:36:32.463] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:36:32.463] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:37:11.469] <TB2>     INFO: PixTestGainPedestal::fit() done
[10:37:11.469] <TB2>     INFO: non-linearity mean:  0.962 0.969 0.958 0.960 0.968 0.964 0.956 0.962 0.961 0.961 0.960 0.963 0.960 0.964 0.964 0.960
[10:37:11.469] <TB2>     INFO: non-linearity RMS:   0.006 0.004 0.007 0.006 0.005 0.005 0.007 0.005 0.006 0.006 0.006 0.005 0.006 0.006 0.004 0.006
[10:37:11.469] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:37:11.492] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:37:11.515] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:37:11.538] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:37:11.560] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:37:11.583] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:37:11.606] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:37:11.628] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:37:11.651] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:37:11.674] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:37:11.696] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:37:11.719] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:37:11.742] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:37:11.764] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:37:11.787] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:37:11.810] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-04_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:37:11.832] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[10:37:11.833] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:37:11.840] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:37:11.840] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:37:11.843] <TB2>     INFO: ######################################################################
[10:37:11.843] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:37:11.843] <TB2>     INFO: ######################################################################
[10:37:11.845] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:37:11.855] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:37:11.855] <TB2>     INFO:     run 1 of 1
[10:37:11.855] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:37:12.199] <TB2>     INFO: Expecting 3120000 events.
[10:38:01.382] <TB2>     INFO: 1219295 events read in total (48469ms).
[10:38:49.656] <TB2>     INFO: 2432085 events read in total (96743ms).
[10:39:17.136] <TB2>     INFO: 3120000 events read in total (124224ms).
[10:39:17.180] <TB2>     INFO: Test took 125326ms.
[10:39:17.263] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:39:17.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:39:18.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:39:20.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:39:21.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:39:23.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:39:24.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:39:26.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:39:27.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:39:29.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:39:30.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:39:32.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:39:33.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:39:35.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:39:36.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:39:38.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:39:39.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:39:41.452] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348676096
[10:39:41.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:39:41.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3418, RMS = 1.92002
[10:39:41.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:39:41.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:39:41.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3535, RMS = 1.69568
[10:39:41.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[10:39:41.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:39:41.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3889, RMS = 1.5345
[10:39:41.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:39:41.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:39:41.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6568, RMS = 2.0837
[10:39:41.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:39:41.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:39:41.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3623, RMS = 1.69177
[10:39:41.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:39:41.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:39:41.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6808, RMS = 1.64716
[10:39:41.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[10:39:41.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:39:41.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3882, RMS = 1.99122
[10:39:41.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[10:39:41.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:39:41.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1876, RMS = 1.92356
[10:39:41.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[10:39:41.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:39:41.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9363, RMS = 1.25692
[10:39:41.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:39:41.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:39:41.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0103, RMS = 1.22878
[10:39:41.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:39:41.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:39:41.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8593, RMS = 2.32624
[10:39:41.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:39:41.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:39:41.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.8346, RMS = 2.31565
[10:39:41.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:39:41.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:39:41.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.5963, RMS = 1.99271
[10:39:41.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[10:39:41.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:39:41.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.0868, RMS = 2.02704
[10:39:41.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[10:39:41.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:39:41.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5128, RMS = 0.897931
[10:39:41.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:39:41.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:39:41.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5564, RMS = 1.04291
[10:39:41.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:39:41.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:39:41.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4542, RMS = 2.20394
[10:39:41.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[10:39:41.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:39:41.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7514, RMS = 1.96024
[10:39:41.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[10:39:41.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:39:41.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.8106, RMS = 1.97731
[10:39:41.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[10:39:41.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:39:41.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7753, RMS = 1.77903
[10:39:41.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[10:39:41.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:39:41.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.198, RMS = 1.39346
[10:39:41.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:39:41.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:39:41.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8491, RMS = 1.67115
[10:39:41.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:39:41.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:39:41.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.769, RMS = 1.73519
[10:39:41.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[10:39:41.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:39:41.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.8326, RMS = 1.84431
[10:39:41.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[10:39:41.499] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:39:41.499] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4472, RMS = 1.71017
[10:39:41.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[10:39:41.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:39:41.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9266, RMS = 1.70121
[10:39:41.500] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:39:41.501] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:39:41.501] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.853, RMS = 1.61032
[10:39:41.501] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:39:41.501] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:39:41.501] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0746, RMS = 1.61878
[10:39:41.501] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[10:39:41.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:39:41.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4804, RMS = 2.12285
[10:39:41.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:39:41.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:39:41.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2852, RMS = 2.7446
[10:39:41.502] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[10:39:41.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:39:41.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9955, RMS = 1.89158
[10:39:41.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:39:41.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:39:41.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1762, RMS = 1.56248
[10:39:41.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:39:41.506] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 149 seconds
[10:39:41.506] <TB2>     INFO: number of dead bumps (per ROC):     0    2    0    0    0    0    1    0    1    0    0    0    0    0    0    1
[10:39:41.506] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:39:41.601] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:39:41.601] <TB2>     INFO: enter test to run
[10:39:41.601] <TB2>     INFO:   test:  no parameter change
[10:39:41.601] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 397.9mA
[10:39:41.602] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.9mA
[10:39:41.602] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[10:39:41.602] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:39:42.052] <TB2>    QUIET: Connection to board 141 closed.
[10:39:42.053] <TB2>     INFO: pXar: this is the end, my friend
[10:39:42.053] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
