INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:16:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.153ns  (required time - arrival time)
  Source:                 buffer19/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer38/dataReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.300ns (25.375%)  route 3.823ns (74.625%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1965, unset)         0.508     0.508    buffer19/control/clk
    SLICE_X8Y77          FDRE                                         r  buffer19/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer19/control/fullReg_reg/Q
                         net (fo=79, routed)          0.345     1.107    buffer19/control/fullReg_reg_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I2_O)        0.043     1.150 r  buffer19/control/Memory[2][0]_i_45/O
                         net (fo=1, routed)           0.452     1.602    cmpi3/buffer19_outs[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.043     1.645 r  cmpi3/Memory[2][0]_i_23/O
                         net (fo=1, routed)           0.000     1.645    cmpi3/Memory[2][0]_i_23_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.896 r  cmpi3/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.896    cmpi3/Memory_reg[2][0]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.945 r  cmpi3/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.945    cmpi3/Memory_reg[2][0]_i_4_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.052 f  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=11, routed)          0.400     2.452    buffer55/control/result[0]
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.123     2.575 f  buffer55/control/i___2_i_14/O
                         net (fo=1, routed)           0.237     2.812    buffer55/control/i___2_i_14_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I1_O)        0.043     2.855 r  buffer55/control/i___2_i_9/O
                         net (fo=1, routed)           0.212     3.067    buffer55/control/fork30/control/blockStopArray[0]
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.043     3.110 f  buffer55/control/i___2_i_5/O
                         net (fo=2, routed)           0.352     3.462    buffer55/control/i___2_i_5_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I2_O)        0.043     3.505 f  buffer55/control/i___4_i_3/O
                         net (fo=2, routed)           0.262     3.767    buffer55/control/i___4_i_3_n_0
    SLICE_X16Y80         LUT5 (Prop_lut5_I3_O)        0.043     3.810 f  buffer55/control/i___4_i_1/O
                         net (fo=11, routed)          0.255     4.065    fork16/control/generateBlocks[2].regblock/addi16_result_ready
    SLICE_X18Y81         LUT5 (Prop_lut5_I2_O)        0.043     4.108 r  fork16/control/generateBlocks[2].regblock/transmitValue_i_27/O
                         net (fo=1, routed)           0.148     4.256    fork16/control/generateBlocks[2].regblock/transmitValue_i_27_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.043     4.299 r  fork16/control/generateBlocks[2].regblock/transmitValue_i_24/O
                         net (fo=1, routed)           0.168     4.467    fork16/control/generateBlocks[1].regblock/transmitValue_i_5__1_0
    SLICE_X16Y81         LUT6 (Prop_lut6_I3_O)        0.043     4.510 f  fork16/control/generateBlocks[1].regblock/transmitValue_i_15/O
                         net (fo=1, routed)           0.098     4.609    fork15/control/generateBlocks[13].regblock/transmitValue_reg_4
    SLICE_X16Y81         LUT6 (Prop_lut6_I3_O)        0.043     4.652 r  fork15/control/generateBlocks[13].regblock/transmitValue_i_5__1/O
                         net (fo=2, routed)           0.253     4.905    buffer40/control/transmitValue_reg_34
    SLICE_X17Y81         LUT6 (Prop_lut6_I4_O)        0.043     4.948 f  buffer40/control/fullReg_i_3__16/O
                         net (fo=23, routed)          0.298     5.246    buffer40/control/outputValid_reg_1
    SLICE_X15Y84         LUT6 (Prop_lut6_I2_O)        0.043     5.289 r  buffer40/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.342     5.631    buffer38/dataReg_reg[0]_0[0]
    SLICE_X16Y85         FDRE                                         r  buffer38/dataReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1965, unset)         0.483     4.683    buffer38/clk
    SLICE_X16Y85         FDRE                                         r  buffer38/dataReg_reg[13]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X16Y85         FDRE (Setup_fdre_C_CE)      -0.169     4.478    buffer38/dataReg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 -1.153    




