Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Sep 13 18:19:34 2023
| Host         : xf running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.000        0.000                      0                    9        0.274        0.000                      0                    9        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.000        0.000                      0                    9        0.274        0.000                      0                    9        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.480ns (29.783%)  route 3.489ns (70.217%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  a_reg[2]/Q
                         net (fo=7, routed)           1.487     7.163    alu/Q[2]
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.152     7.315 r  alu/leds[2]_i_6/O
                         net (fo=2, routed)           0.810     8.125    alu/leds[2]_i_6_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.360     8.485 r  alu/leds[1]_i_4/O
                         net (fo=1, routed)           0.433     8.919    alu/data6[1]
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.326     9.245 r  alu/leds[1]_i_2/O
                         net (fo=1, routed)           0.759    10.003    alu/leds[1]_i_2_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.124    10.127 r  alu/leds[1]_i_1/O
                         net (fo=1, routed)           0.000    10.127    alu_n_6
    SLICE_X1Y5           FDRE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  leds_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.029    15.128    leds_reg[1]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.777ns (37.113%)  route 3.011ns (62.887%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  op_reg[1]/Q
                         net (fo=11, routed)          1.375     6.989    alu/leds_reg[7][1]
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     7.113 r  alu/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.113    alu/_carry_i_3_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.646 r  alu/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    alu/_carry_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.885 r  alu/_carry__0/O[2]
                         net (fo=1, routed)           0.962     8.847    alu/data0[6]
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.301     9.148 r  alu/leds[6]_i_3/O
                         net (fo=1, routed)           0.674     9.822    alu/leds[6]_i_3_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.946 r  alu/leds[6]_i_1/O
                         net (fo=1, routed)           0.000     9.946    alu_n_1
    SLICE_X0Y4           FDRE                                         r  leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  leds_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.029    15.128    leds_reg[6]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.952ns (21.160%)  route 3.547ns (78.840%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  a_reg[6]/Q
                         net (fo=13, routed)          1.513     7.128    alu/Q[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     7.252 r  alu/leds[5]_i_5/O
                         net (fo=1, routed)           0.670     7.922    alu/leds[5]_i_5_n_0
    SLICE_X2Y6           LUT5 (Prop_lut5_I0_O)        0.124     8.046 r  alu/leds[5]_i_4/O
                         net (fo=1, routed)           0.564     8.610    alu/leds[5]_i_4_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.124     8.734 r  alu/leds[5]_i_2/O
                         net (fo=1, routed)           0.800     9.534    alu/leds[5]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.658 r  alu/leds[5]_i_1/O
                         net (fo=1, routed)           0.000     9.658    alu_n_2
    SLICE_X1Y4           FDRE                                         r  leds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.029    15.128    leds_reg[5]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.182ns (26.319%)  route 3.309ns (73.681%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  a_reg[5]/Q
                         net (fo=11, routed)          1.231     6.847    alu/Q[5]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.971 r  alu/leds[4]_i_7/O
                         net (fo=1, routed)           0.846     7.816    alu/leds[4]_i_7_n_0
    SLICE_X3Y4           LUT4 (Prop_lut4_I3_O)        0.152     7.968 r  alu/leds[4]_i_4/O
                         net (fo=1, routed)           0.665     8.633    alu/data6[4]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.326     8.959 r  alu/leds[4]_i_2/O
                         net (fo=1, routed)           0.567     9.526    alu/leds[4]_i_2_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     9.650 r  alu/leds[4]_i_1/O
                         net (fo=1, routed)           0.000     9.650    alu_n_3
    SLICE_X0Y5           FDRE                                         r  leds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  leds_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.031    15.130    leds_reg[4]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.250ns (28.589%)  route 3.122ns (71.411%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  a_reg[2]/Q
                         net (fo=7, routed)           1.487     7.163    alu/Q[2]
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.152     7.315 r  alu/leds[2]_i_6/O
                         net (fo=2, routed)           0.810     8.125    alu/leds[2]_i_6_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I1_O)        0.332     8.457 r  alu/leds[2]_i_4/O
                         net (fo=1, routed)           0.417     8.874    alu/data6[2]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     8.998 r  alu/leds[2]_i_2/O
                         net (fo=1, routed)           0.409     9.407    alu/leds[2]_i_2_n_0
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.124     9.531 r  alu/leds[2]_i_1/O
                         net (fo=1, routed)           0.000     9.531    alu_n_5
    SLICE_X1Y6           FDRE                                         r  leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  leds_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.029    15.128    leds_reg[2]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.186ns (28.012%)  route 3.048ns (71.988%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  a_reg[5]/Q
                         net (fo=11, routed)          1.166     6.782    alu/Q[5]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.150     6.932 r  alu/leds[3]_i_6/O
                         net (fo=2, routed)           0.789     7.720    alu/leds[3]_i_6_n_0
    SLICE_X3Y4           LUT4 (Prop_lut4_I1_O)        0.332     8.052 r  alu/leds[3]_i_4/O
                         net (fo=1, routed)           0.434     8.487    alu/data6[3]
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  alu/leds[3]_i_2/O
                         net (fo=1, routed)           0.658     9.269    alu/leds[3]_i_2_n_0
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     9.393 r  alu/leds[3]_i_1/O
                         net (fo=1, routed)           0.000     9.393    alu_n_4
    SLICE_X0Y5           FDRE                                         r  leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  leds_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.029    15.128    leds_reg[3]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.859ns (44.330%)  route 2.335ns (55.670%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  op_reg[1]/Q
                         net (fo=11, routed)          1.375     6.989    alu/leds_reg[7][1]
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     7.113 r  alu/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.113    alu/_carry_i_3_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.646 r  alu/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    alu/_carry_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.961 r  alu/_carry__0/O[3]
                         net (fo=1, routed)           0.648     8.609    alu/data0[7]
    SLICE_X4Y4           LUT5 (Prop_lut5_I4_O)        0.307     8.916 r  alu/leds[7]_i_4/O
                         net (fo=1, routed)           0.312     9.228    alu/leds[7]_i_4_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.124     9.352 r  alu/leds[7]_i_1/O
                         net (fo=1, routed)           0.000     9.352    alu_n_0
    SLICE_X0Y4           FDRE                                         r  leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  leds_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.031    15.130    leds_reg[7]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.014ns (25.357%)  route 2.985ns (74.643%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  a_reg[2]/Q
                         net (fo=7, routed)           1.490     7.166    alu/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.290 r  alu/leds[0]_i_6/O
                         net (fo=1, routed)           0.510     7.800    alu/leds[0]_i_6_n_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I2_O)        0.124     7.924 r  alu/leds[0]_i_4/O
                         net (fo=1, routed)           0.573     8.497    alu/leds[0]_i_4_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  alu/leds[0]_i_2/O
                         net (fo=1, routed)           0.412     9.033    alu/leds[0]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.124     9.157 r  alu/leds[0]_i_1/O
                         net (fo=1, routed)           0.000     9.157    alu_n_7
    SLICE_X1Y4           FDRE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.031    15.130    leds_reg[0]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 entrada_d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculado_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.828ns (26.151%)  route 2.338ns (73.849%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  entrada_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  entrada_d_reg[6]/Q
                         net (fo=1, routed)           0.666     6.279    entrada_d[6]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.403 r  calculado_i_4/O
                         net (fo=1, routed)           0.623     7.025    calculado_i_4_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.149 r  calculado_i_3/O
                         net (fo=1, routed)           0.505     7.654    calculado_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.778 r  calculado_i_1/O
                         net (fo=1, routed)           0.544     8.323    p_0_in
    SLICE_X0Y6           FDRE                                         r  calculado_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y6           FDRE (Setup_fdre_C_R)       -0.429    14.656    calculado_reg
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 calculado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.871%)  route 0.195ns (51.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  calculado_reg/Q
                         net (fo=8, routed)           0.195     1.814    alu/calculado
    SLICE_X0Y5           LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  alu/leds[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    alu_n_4
    SLICE_X0Y5           FDRE                                         r  leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  leds_reg[3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.091     1.585    leds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 calculado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.289%)  route 0.254ns (57.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  calculado_reg/Q
                         net (fo=8, routed)           0.254     1.873    alu/calculado
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.045     1.918 r  alu/leds[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    alu_n_6
    SLICE_X1Y5           FDRE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  leds_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.091     1.585    leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 calculado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.097%)  route 0.256ns (57.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  calculado_reg/Q
                         net (fo=8, routed)           0.256     1.875    alu/calculado
    SLICE_X0Y5           LUT5 (Prop_lut5_I4_O)        0.045     1.920 r  alu/leds[4]_i_1/O
                         net (fo=1, routed)           0.000     1.920    alu_n_3
    SLICE_X0Y5           FDRE                                         r  leds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  leds_reg[4]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.092     1.586    leds_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 calculado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.282%)  route 0.276ns (59.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  calculado_reg/Q
                         net (fo=8, routed)           0.276     1.895    alu/calculado
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.045     1.940 r  alu/leds[7]_i_1/O
                         net (fo=1, routed)           0.000     1.940    alu_n_0
    SLICE_X0Y4           FDRE                                         r  leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  leds_reg[7]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.092     1.586    leds_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 calculado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.003%)  route 0.291ns (60.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  calculado_reg/Q
                         net (fo=8, routed)           0.291     1.910    alu/calculado
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.955 r  alu/leds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.955    alu_n_5
    SLICE_X1Y6           FDRE                                         r  leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  leds_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.091     1.582    leds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 calculado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.770%)  route 0.334ns (64.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  calculado_reg/Q
                         net (fo=8, routed)           0.334     1.953    alu/calculado
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.045     1.998 r  alu/leds[5]_i_1/O
                         net (fo=1, routed)           0.000     1.998    alu_n_2
    SLICE_X1Y4           FDRE                                         r  leds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091     1.585    leds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 calculado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.633%)  route 0.336ns (64.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  calculado_reg/Q
                         net (fo=8, routed)           0.336     1.955    alu/calculado
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.045     2.000 r  alu/leds[0]_i_1/O
                         net (fo=1, routed)           0.000     2.000    alu_n_7
    SLICE_X1Y4           FDRE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.092     1.586    leds_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 calculado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.903%)  route 0.347ns (65.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  calculado_reg/Q
                         net (fo=8, routed)           0.347     1.966    alu/calculado
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.045     2.011 r  alu/leds[6]_i_1/O
                         net (fo=1, routed)           0.000     2.011    alu_n_1
    SLICE_X0Y4           FDRE                                         r  leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  leds_reg[6]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.091     1.585    leds_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 entrada_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculado_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.743%)  route 0.282ns (60.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  entrada_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  entrada_d_reg[0]/Q
                         net (fo=1, routed)           0.097     1.714    entrada_d[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  calculado_i_1/O
                         net (fo=1, routed)           0.185     1.944    p_0_in
    SLICE_X0Y6           FDRE                                         r  calculado_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C
                         clock pessimism             -0.478     1.515    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.018     1.497    calculado_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     a_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     a_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     a_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 3.986ns (58.991%)  route 2.771ns (41.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  leds_reg[1]/Q
                         net (fo=1, routed)           2.771     8.386    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.916 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.916    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 3.957ns (65.334%)  route 2.100ns (34.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  leds_reg[2]/Q
                         net (fo=1, routed)           2.100     7.715    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.216 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.216    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 3.965ns (65.631%)  route 2.076ns (34.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  leds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  leds_reg[4]/Q
                         net (fo=1, routed)           2.076     7.691    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.200 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.200    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.965ns (65.727%)  route 2.068ns (34.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  leds_reg[3]/Q
                         net (fo=1, routed)           2.068     7.683    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.192 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.192    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 3.962ns (67.936%)  route 1.870ns (32.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  leds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  leds_reg[6]/Q
                         net (fo=1, routed)           1.870     7.485    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    10.991 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.991    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.957ns (69.769%)  route 1.714ns (30.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  leds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  leds_reg[7]/Q
                         net (fo=1, routed)           1.714     7.330    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    10.830 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.830    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.961ns (70.114%)  route 1.688ns (29.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  leds_reg[0]/Q
                         net (fo=1, routed)           1.688     7.304    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.808 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.808    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.500ns  (logic 3.970ns (72.190%)  route 1.530ns (27.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  leds_reg[5]/Q
                         net (fo=1, routed)           1.530     7.145    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.659 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.659    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.639ns  (logic 1.357ns (82.762%)  route 0.283ns (17.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  leds_reg[5]/Q
                         net (fo=1, routed)           0.283     1.902    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.117 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.117    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.347ns (79.737%)  route 0.342ns (20.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  leds_reg[0]/Q
                         net (fo=1, routed)           0.342     1.961    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.167 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.167    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.343ns (78.885%)  route 0.359ns (21.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  leds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  leds_reg[7]/Q
                         net (fo=1, routed)           0.359     1.979    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.180 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.180    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.348ns (76.680%)  route 0.410ns (23.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  leds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  leds_reg[6]/Q
                         net (fo=1, routed)           0.410     2.029    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.236 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.236    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.351ns (73.018%)  route 0.499ns (26.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  leds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  leds_reg[4]/Q
                         net (fo=1, routed)           0.499     2.118    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.328 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.328    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.343ns (72.262%)  route 0.516ns (27.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  leds_reg[2]/Q
                         net (fo=1, routed)           0.516     2.135    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.337 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.337    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.351ns (72.498%)  route 0.513ns (27.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  leds_reg[3]/Q
                         net (fo=1, routed)           0.513     2.132    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.342 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.342    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.372ns (63.755%)  route 0.780ns (36.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  leds_reg[1]/Q
                         net (fo=1, routed)           0.780     2.399    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.629 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.629    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 entrada[7]
                            (input port)
  Destination:            calculado_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.831ns (36.169%)  route 3.231ns (63.831%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entrada[7] (IN)
                         net (fo=0)                   0.000     0.000    entrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entrada_IBUF[7]_inst/O
                         net (fo=5, routed)           1.559     3.018    entrada_IBUF[7]
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.124     3.142 r  calculado_i_4/O
                         net (fo=1, routed)           0.623     3.765    calculado_i_4_n_0
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.124     3.889 r  calculado_i_3/O
                         net (fo=1, routed)           0.505     4.394    calculado_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124     4.518 r  calculado_i_1/O
                         net (fo=1, routed)           0.544     5.062    p_0_in
    SLICE_X0Y6           FDRE                                         r  calculado_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  calculado_reg/C

Slack:                    inf
  Source:                 boton_a
                            (input port)
  Destination:            b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.603ns (38.575%)  route 2.553ns (61.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  boton_a (IN)
                         net (fo=0)                   0.000     0.000    boton_a
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  boton_a_IBUF_inst/O
                         net (fo=10, routed)          1.396     2.848    boton_a_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.152     3.000 r  b[7]_i_1/O
                         net (fo=8, routed)           1.157     4.156    b[7]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  b_reg[3]/C

Slack:                    inf
  Source:                 boton_a
                            (input port)
  Destination:            b_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.603ns (38.575%)  route 2.553ns (61.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  boton_a (IN)
                         net (fo=0)                   0.000     0.000    boton_a
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  boton_a_IBUF_inst/O
                         net (fo=10, routed)          1.396     2.848    boton_a_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.152     3.000 r  b[7]_i_1/O
                         net (fo=8, routed)           1.157     4.156    b[7]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  b_reg[5]/C

Slack:                    inf
  Source:                 boton_a
                            (input port)
  Destination:            b_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.603ns (38.575%)  route 2.553ns (61.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  boton_a (IN)
                         net (fo=0)                   0.000     0.000    boton_a
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  boton_a_IBUF_inst/O
                         net (fo=10, routed)          1.396     2.848    boton_a_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.152     3.000 r  b[7]_i_1/O
                         net (fo=8, routed)           1.157     4.156    b[7]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  b_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  b_reg[6]/C

Slack:                    inf
  Source:                 boton_a
                            (input port)
  Destination:            b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.603ns (38.575%)  route 2.553ns (61.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  boton_a (IN)
                         net (fo=0)                   0.000     0.000    boton_a
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  boton_a_IBUF_inst/O
                         net (fo=10, routed)          1.396     2.848    boton_a_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.152     3.000 r  b[7]_i_1/O
                         net (fo=8, routed)           1.157     4.156    b[7]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  b_reg[7]/C

Slack:                    inf
  Source:                 entrada[0]
                            (input port)
  Destination:            leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 1.577ns (40.215%)  route 2.344ns (59.785%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  entrada[0] (IN)
                         net (fo=0)                   0.000     0.000    entrada[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  entrada_IBUF[0]_inst/O
                         net (fo=6, routed)           2.344     3.797    alu/entrada_IBUF[0]
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.921 r  alu/leds[0]_i_1/O
                         net (fo=1, routed)           0.000     3.921    alu_n_7
    SLICE_X1Y4           FDRE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  leds_reg[0]/C

Slack:                    inf
  Source:                 boton_a
                            (input port)
  Destination:            b_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 1.603ns (41.588%)  route 2.252ns (58.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  boton_a (IN)
                         net (fo=0)                   0.000     0.000    boton_a
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  boton_a_IBUF_inst/O
                         net (fo=10, routed)          1.396     2.848    boton_a_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.152     3.000 r  b[7]_i_1/O
                         net (fo=8, routed)           0.856     3.855    b[7]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  b_reg[0]/C

Slack:                    inf
  Source:                 boton_a
                            (input port)
  Destination:            b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.714ns  (logic 1.603ns (43.168%)  route 2.111ns (56.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  boton_a (IN)
                         net (fo=0)                   0.000     0.000    boton_a
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  boton_a_IBUF_inst/O
                         net (fo=10, routed)          1.396     2.848    boton_a_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.152     3.000 r  b[7]_i_1/O
                         net (fo=8, routed)           0.714     3.714    b[7]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  b_reg[1]/C

Slack:                    inf
  Source:                 boton_a
                            (input port)
  Destination:            b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.714ns  (logic 1.603ns (43.168%)  route 2.111ns (56.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  boton_a (IN)
                         net (fo=0)                   0.000     0.000    boton_a
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  boton_a_IBUF_inst/O
                         net (fo=10, routed)          1.396     2.848    boton_a_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.152     3.000 r  b[7]_i_1/O
                         net (fo=8, routed)           0.714     3.714    b[7]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  b_reg[2]/C

Slack:                    inf
  Source:                 boton_a
                            (input port)
  Destination:            b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.714ns  (logic 1.603ns (43.168%)  route 2.111ns (56.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  boton_a (IN)
                         net (fo=0)                   0.000     0.000    boton_a
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  boton_a_IBUF_inst/O
                         net (fo=10, routed)          1.396     2.848    boton_a_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.152     3.000 r  b[7]_i_1/O
                         net (fo=8, routed)           0.714     3.714    b[7]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  b_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 entrada[4]
                            (input port)
  Destination:            op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.219ns (36.754%)  route 0.377ns (63.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  entrada[4] (IN)
                         net (fo=0)                   0.000     0.000    entrada[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  entrada_IBUF[4]_inst/O
                         net (fo=6, routed)           0.377     0.596    entrada_IBUF[4]
    SLICE_X1Y7           FDRE                                         r  op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  op_reg[4]/C

Slack:                    inf
  Source:                 entrada[5]
                            (input port)
  Destination:            op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.234ns (38.722%)  route 0.370ns (61.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  entrada[5] (IN)
                         net (fo=0)                   0.000     0.000    entrada[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  entrada_IBUF[5]_inst/O
                         net (fo=6, routed)           0.370     0.604    entrada_IBUF[5]
    SLICE_X1Y7           FDRE                                         r  op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  op_reg[5]/C

Slack:                    inf
  Source:                 entrada[7]
                            (input port)
  Destination:            b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.227ns (36.859%)  route 0.389ns (63.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entrada[7] (IN)
                         net (fo=0)                   0.000     0.000    entrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  entrada_IBUF[7]_inst/O
                         net (fo=5, routed)           0.389     0.616    entrada_IBUF[7]
    SLICE_X3Y5           FDRE                                         r  b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  b_reg[7]/C

Slack:                    inf
  Source:                 entrada[5]
                            (input port)
  Destination:            a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.234ns (37.934%)  route 0.383ns (62.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  entrada[5] (IN)
                         net (fo=0)                   0.000     0.000    entrada[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  entrada_IBUF[5]_inst/O
                         net (fo=6, routed)           0.383     0.617    entrada_IBUF[5]
    SLICE_X3Y4           FDRE                                         r  a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  a_reg[5]/C

Slack:                    inf
  Source:                 entrada[3]
                            (input port)
  Destination:            op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.217ns (34.905%)  route 0.404ns (65.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  entrada[3] (IN)
                         net (fo=0)                   0.000     0.000    entrada[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  entrada_IBUF[3]_inst/O
                         net (fo=6, routed)           0.404     0.621    entrada_IBUF[3]
    SLICE_X1Y7           FDRE                                         r  op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  op_reg[3]/C

Slack:                    inf
  Source:                 entrada[3]
                            (input port)
  Destination:            a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.217ns (34.724%)  route 0.407ns (65.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  entrada[3] (IN)
                         net (fo=0)                   0.000     0.000    entrada[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  entrada_IBUF[3]_inst/O
                         net (fo=6, routed)           0.407     0.624    entrada_IBUF[3]
    SLICE_X3Y6           FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  a_reg[3]/C

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.232ns (36.902%)  route 0.396ns (63.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  entrada_IBUF[2]_inst/O
                         net (fo=6, routed)           0.396     0.628    entrada_IBUF[2]
    SLICE_X2Y6           FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  b_reg[2]/C

Slack:                    inf
  Source:                 entrada[4]
                            (input port)
  Destination:            b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.219ns (34.540%)  route 0.415ns (65.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  entrada[4] (IN)
                         net (fo=0)                   0.000     0.000    entrada[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  entrada_IBUF[4]_inst/O
                         net (fo=6, routed)           0.415     0.634    entrada_IBUF[4]
    SLICE_X2Y6           FDRE                                         r  b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  b_reg[4]/C

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.232ns (36.324%)  route 0.406ns (63.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  entrada_IBUF[2]_inst/O
                         net (fo=6, routed)           0.406     0.638    entrada_IBUF[2]
    SLICE_X1Y7           FDRE                                         r  op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  op_reg[2]/C

Slack:                    inf
  Source:                 entrada[6]
                            (input port)
  Destination:            a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.218ns (33.717%)  route 0.428ns (66.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  entrada[6] (IN)
                         net (fo=0)                   0.000     0.000    entrada[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  entrada_IBUF[6]_inst/O
                         net (fo=5, routed)           0.428     0.646    entrada_IBUF[6]
    SLICE_X3Y4           FDRE                                         r  a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  a_reg[6]/C





