{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656486956673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656486956673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 02:15:56 2022 " "Processing started: Wed Jun 29 02:15:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656486956673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1656486956673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_SC -c MIPS_SC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_SC -c MIPS_SC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1656486956673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1656486956912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/data_memory_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem_tb " "Found entity 1: inst_mem_tb" {  } { { "inst_mem_tb.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/inst_mem_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Found entity 1: SignExt" {  } { { "SignExt.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/SignExt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962522 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1656486962523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_decoder " "Found entity 1: branch_decoder" {  } { { "branch_decoder.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/branch_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_tb " "Found entity 1: MIPS_tb" {  } { { "MIPS_tb.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656486962531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656486962531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1656486962587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:MIPS_PC " "Elaborating entity \"PC\" for hierarchy \"PC:MIPS_PC\"" {  } { { "MIPS.v" "MIPS_PC" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:MIPS_inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:MIPS_inst_mem\"" {  } { { "MIPS.v" "MIPS_inst_mem" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962608 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 255 inst_mem.v(11) " "Verilog HDL warning at inst_mem.v(11): number of words (20) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "inst_mem.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/inst_mem.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1656486962614 "|MIPS|inst_mem:MIPS_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.data_a 0 inst_mem.v(8) " "Net \"Mem.data_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656486962614 "|MIPS|inst_mem:MIPS_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.waddr_a 0 inst_mem.v(8) " "Net \"Mem.waddr_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656486962614 "|MIPS|inst_mem:MIPS_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.we_a 0 inst_mem.v(8) " "Net \"Mem.we_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656486962614 "|MIPS|inst_mem:MIPS_inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:MIPS_register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:MIPS_register_file\"" {  } { { "MIPS.v" "MIPS_register_file" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MIPS_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MIPS_ALU\"" {  } { { "MIPS.v" "MIPS_ALU" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:MIPS_ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:MIPS_ALUControl\"" {  } { { "MIPS.v" "MIPS_ALUControl" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:MIPS_data_memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:MIPS_data_memory\"" {  } { { "MIPS.v" "MIPS_data_memory" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962635 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "255 0 255 data_memory.v(14) " "Verilog HDL warning at data_memory.v(14): number of words (255) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "data_memory.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/data_memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1656486962641 "|MIPS|data_memory:MIPS_data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt SignExt:MIPS_SignExt " "Elaborating entity \"SignExt\" for hierarchy \"SignExt:MIPS_SignExt\"" {  } { { "MIPS.v" "MIPS_SignExt" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:MIPS_control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:MIPS_control_unit\"" {  } { { "MIPS.v" "MIPS_control_unit" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962648 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(11) " "Verilog HDL Case Statement warning at control_unit.v(11): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656486962654 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962654 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962654 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962654 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962654 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962654 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BEQ control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"BEQ\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BNE control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"BNE\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_unit.v(11) " "Inferred latch for \"ALUOp\[0\]\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_unit.v(11) " "Inferred latch for \"ALUOp\[1\]\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BNE control_unit.v(11) " "Inferred latch for \"BNE\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ control_unit.v(11) " "Inferred latch for \"BEQ\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_unit.v(11) " "Inferred latch for \"MemWrite\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_unit.v(11) " "Inferred latch for \"RegWrite\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control_unit.v(11) " "Inferred latch for \"MemtoReg\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_unit.v(11) " "Inferred latch for \"ALUSrc\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst control_unit.v(11) " "Inferred latch for \"RegDst\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump control_unit.v(11) " "Inferred latch for \"Jump\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "C:/quartus/Diplomado/mips_single_cycle/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656486962655 "|MIPS|control_unit:MIPS_control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:MIPS_Adder1 " "Elaborating entity \"Adder\" for hierarchy \"Adder:MIPS_Adder1\"" {  } { { "MIPS.v" "MIPS_Adder1" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_decoder branch_decoder:MIPS_branch_decoder " "Elaborating entity \"branch_decoder\" for hierarchy \"branch_decoder:MIPS_branch_decoder\"" {  } { { "MIPS.v" "MIPS_branch_decoder" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MIPS_mux1 " "Elaborating entity \"mux\" for hierarchy \"mux:MIPS_mux1\"" {  } { { "MIPS.v" "MIPS_mux1" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MIPS_mux2 " "Elaborating entity \"mux\" for hierarchy \"mux:MIPS_mux2\"" {  } { { "MIPS.v" "MIPS_mux2" { Text "C:/quartus/Diplomado/mips_single_cycle/MIPS.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656486962673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656486962777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 02:16:02 2022 " "Processing ended: Wed Jun 29 02:16:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656486962777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656486962777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656486962777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1656486962777 ""}
