[
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972807",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972807",
        "articleTitle": "A model checking approach to evaluating system level dynamic power management policies for embedded systems",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37273499000,
                "preferredName": "S.K. Shukla",
                "firstName": "S.K.",
                "lastName": "Shukla"
            },
            {
                "id": 37272679300,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972819",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972819",
        "articleTitle": "Constraints specification at higher levels of abstraction",
        "volume": null,
        "issue": null,
        "startPage": "129",
        "endPage": "133",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37267342700,
                "preferredName": "F. Balarin",
                "firstName": "F.",
                "lastName": "Balarin"
            },
            {
                "id": 37353703700,
                "preferredName": "J. Burch",
                "firstName": "J.",
                "lastName": "Burch"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37277581500,
                "preferredName": "Y. Watanabe",
                "firstName": "Y.",
                "lastName": "Watanabe"
            },
            {
                "id": 37348749400,
                "preferredName": "R. Passerone",
                "firstName": "R.",
                "lastName": "Passerone"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972816",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972816",
        "articleTitle": "Experience with term level modeling and verification of the M*CORE/sup TM/ microprocessor core",
        "volume": null,
        "issue": null,
        "startPage": "109",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37702000200,
                "preferredName": "S. Lahiri",
                "firstName": "S.",
                "lastName": "Lahiri"
            },
            {
                "id": 37295705700,
                "preferredName": "C. Pixley",
                "firstName": "C.",
                "lastName": "Pixley"
            },
            {
                "id": 37725063600,
                "preferredName": "K. Albin",
                "firstName": "K.",
                "lastName": "Albin"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972826",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972826",
        "articleTitle": "An analysis of ATPG and SAT algorithms for formal verification",
        "volume": null,
        "issue": null,
        "startPage": "177",
        "endPage": "182",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37284395400,
                "preferredName": "G. Parthasarathy",
                "firstName": "G.",
                "lastName": "Parthasarathy"
            },
            {
                "id": 37087268905,
                "preferredName": "Chung-Yang Huang",
                "firstName": null,
                "lastName": "Chung-Yang Huang"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972824",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972824",
        "articleTitle": "Using cutwidth to improve symbolic simulation and Boolean satisfiability",
        "volume": null,
        "issue": null,
        "startPage": "165",
        "endPage": "170",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087357744,
                "preferredName": "Dong Wang",
                "firstName": null,
                "lastName": "Dong Wang"
            },
            {
                "id": 37275696300,
                "preferredName": "E. Clarke",
                "firstName": "E.",
                "lastName": "Clarke"
            },
            {
                "id": 37087381211,
                "preferredName": "Yunshan Zhu",
                "firstName": null,
                "lastName": "Yunshan Zhu"
            },
            {
                "id": 37327217000,
                "preferredName": "J. Kukula",
                "firstName": "J.",
                "lastName": "Kukula"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972803",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972803",
        "articleTitle": "Symbolic simulation heuristics for high-level design descriptions with uninterpreted functions",
        "volume": null,
        "issue": null,
        "startPage": "25",
        "endPage": "30",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37088181758,
                "preferredName": "K. Hamaguchi",
                "firstName": "K.",
                "lastName": "Hamaguchi"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972805",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972805",
        "articleTitle": "Practical use of sequential ATPG for model checking: going the extra mile does pay off",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37292053300,
                "preferredName": "M. Hsiao",
                "firstName": "M.",
                "lastName": "Hsiao"
            },
            {
                "id": 37298627400,
                "preferredName": "J. Jain",
                "firstName": "J.",
                "lastName": "Jain"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972825",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972825",
        "articleTitle": "An enhanced cut-points algorithm in formal equivalence verification",
        "volume": null,
        "issue": null,
        "startPage": "171",
        "endPage": "176",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37377548600,
                "preferredName": "Z. Khasidashvili",
                "firstName": "Z.",
                "lastName": "Khasidashvili"
            },
            {
                "id": 37284401000,
                "preferredName": "J. Moondanos",
                "firstName": "J.",
                "lastName": "Moondanos"
            },
            {
                "id": 37671084500,
                "preferredName": "D. Kaiss",
                "firstName": "D.",
                "lastName": "Kaiss"
            },
            {
                "id": 37327236900,
                "preferredName": "Z. Hanna",
                "firstName": "Z.",
                "lastName": "Hanna"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972813",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972813",
        "articleTitle": "Combining complex event models and timing constraints",
        "volume": null,
        "issue": null,
        "startPage": "89",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37326068000,
                "preferredName": "M. Jersak",
                "firstName": "M.",
                "lastName": "Jersak"
            },
            {
                "id": 37338280300,
                "preferredName": "K. Richter",
                "firstName": "K.",
                "lastName": "Richter"
            },
            {
                "id": 37297213900,
                "preferredName": "R. Ernst",
                "firstName": "R.",
                "lastName": "Ernst"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972810",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972810",
        "articleTitle": "Taylor expansion diagrams: a new representation for RTL verification",
        "volume": null,
        "issue": null,
        "startPage": "70",
        "endPage": "75",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37282519700,
                "preferredName": "M. Ciesielski",
                "firstName": "M.",
                "lastName": "Ciesielski"
            },
            {
                "id": 37295651300,
                "preferredName": "P. Kalla",
                "firstName": "P.",
                "lastName": "Kalla"
            },
            {
                "id": 37087497030,
                "preferredName": "Zhihong Zeng",
                "firstName": null,
                "lastName": "Zhihong Zeng"
            },
            {
                "id": 37273347500,
                "preferredName": "B. Rouzeyre",
                "firstName": "B.",
                "lastName": "Rouzeyre"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972814",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972814",
        "articleTitle": "Using live sequence charts for hardware protocol specification and compliance verification",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087983926,
                "preferredName": "A. Bunker",
                "firstName": "A.",
                "lastName": "Bunker"
            },
            {
                "id": 37283850200,
                "preferredName": "G. Gopalakrishnan",
                "firstName": "G.",
                "lastName": "Gopalakrishnan"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972815",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972815",
        "articleTitle": "Proving sequential consistency by model checking",
        "volume": null,
        "issue": null,
        "startPage": "103",
        "endPage": "108",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087744846,
                "preferredName": "T. Braun",
                "firstName": "T.",
                "lastName": "Braun"
            },
            {
                "id": 37325883400,
                "preferredName": "A. Condon",
                "firstName": "A.",
                "lastName": "Condon"
            },
            {
                "id": 37274867600,
                "preferredName": "A.J. Hu",
                "firstName": "A.J.",
                "lastName": "Hu"
            },
            {
                "id": 37087742598,
                "preferredName": "K.S. Juse",
                "firstName": "K.S.",
                "lastName": "Juse"
            },
            {
                "id": 37087744597,
                "preferredName": "M. Laza",
                "firstName": "M.",
                "lastName": "Laza"
            },
            {
                "id": 37732467000,
                "preferredName": "M. Leslie",
                "firstName": "M.",
                "lastName": "Leslie"
            },
            {
                "id": 37402011700,
                "preferredName": "R. Sharma",
                "firstName": "R.",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972817",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972817",
        "articleTitle": "Formal verification of the Pentium(R) 4 multiplier",
        "volume": null,
        "issue": null,
        "startPage": "115",
        "endPage": "120",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37442920700,
                "preferredName": "R. Kaivola",
                "firstName": "R.",
                "lastName": "Kaivola"
            },
            {
                "id": 37354658400,
                "preferredName": "N. Narasimhan",
                "firstName": "N.",
                "lastName": "Narasimhan"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972800",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972800",
        "articleTitle": "Automatic validation of pipeline specifications",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37265890400,
                "preferredName": "P. Mishra",
                "firstName": "P.",
                "lastName": "Mishra"
            },
            {
                "id": 37265889400,
                "preferredName": "N. Dutt",
                "firstName": "N.",
                "lastName": "Dutt"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972809",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972809",
        "articleTitle": "Improving test quality through resource reallocation",
        "volume": null,
        "issue": null,
        "startPage": "64",
        "endPage": "69",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295447100,
                "preferredName": "A. Adir",
                "firstName": "A.",
                "lastName": "Adir"
            },
            {
                "id": 37282161600,
                "preferredName": "E. Marcus",
                "firstName": "E.",
                "lastName": "Marcus"
            },
            {
                "id": 37282126800,
                "preferredName": "M. Rimon",
                "firstName": "M.",
                "lastName": "Rimon"
            },
            {
                "id": 37088179082,
                "preferredName": "A. Voskoboynik",
                "firstName": "A.",
                "lastName": "Voskoboynik"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972806",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972806",
        "articleTitle": "Symbolic simulation techniques-state-of-the-art and applications",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "50",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37088181444,
                "preferredName": "C. Blank",
                "firstName": "C.",
                "lastName": "Blank"
            },
            {
                "id": 37374389500,
                "preferredName": "H. Eveking",
                "firstName": "H.",
                "lastName": "Eveking"
            },
            {
                "id": 37088179219,
                "preferredName": "J. Levihn",
                "firstName": "J.",
                "lastName": "Levihn"
            },
            {
                "id": 38235894300,
                "preferredName": "G. Ritter",
                "firstName": "G.",
                "lastName": "Ritter"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972812",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972812",
        "articleTitle": "Test pattern generation for timing-induced functional errors in hardware-software systems",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "88",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37272354300,
                "preferredName": "S. Arekapudi",
                "firstName": "S.",
                "lastName": "Arekapudi"
            },
            {
                "id": 37087741396,
                "preferredName": "Fei Xin",
                "firstName": null,
                "lastName": "Fei Xin"
            },
            {
                "id": 37087837028,
                "preferredName": "Jinzheng Peng",
                "firstName": null,
                "lastName": "Jinzheng Peng"
            },
            {
                "id": 37295535200,
                "preferredName": "I.G. Harris",
                "firstName": "I.G.",
                "lastName": "Harris"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972822",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972822",
        "articleTitle": "Hardware-software covalidation: fault models and test generation",
        "volume": null,
        "issue": null,
        "startPage": "151",
        "endPage": "156",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295535200,
                "preferredName": "I.G. Harris",
                "firstName": "I.G.",
                "lastName": "Harris"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972799",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972799",
        "articleTitle": "Relating buffer-oriented microarchitecture validation to high-level pipeline functionality",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37372167400,
                "preferredName": "N. Utamaphethai",
                "firstName": "N.",
                "lastName": "Utamaphethai"
            },
            {
                "id": 37273394500,
                "preferredName": "R.D. Blanton",
                "firstName": "R.D.",
                "lastName": "Blanton"
            },
            {
                "id": 37336157600,
                "preferredName": "J.P. Shen",
                "firstName": "J.P.",
                "lastName": "Shen"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972811",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972811",
        "articleTitle": "Fast timed cosimulation of HW/SW implementation of embedded multiprocessor SoC communication",
        "volume": null,
        "issue": null,
        "startPage": "79",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37086981186,
                "preferredName": "Sungjoo Yoo",
                "firstName": null,
                "lastName": "Sungjoo Yoo"
            },
            {
                "id": 37265153000,
                "preferredName": "G. Nicolescu",
                "firstName": "G.",
                "lastName": "Nicolescu"
            },
            {
                "id": 37326039900,
                "preferredName": "L. Gauthier",
                "firstName": "L.",
                "lastName": "Gauthier"
            },
            {
                "id": 37277477700,
                "preferredName": "A.A. Jerraya",
                "firstName": "A.A.",
                "lastName": "Jerraya"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972804",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972804",
        "articleTitle": "Estimating the relative single stuck-at fault coverage of test sets for a combinational logic block from its functional description",
        "volume": null,
        "issue": null,
        "startPage": "31",
        "endPage": "35",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972801",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972801",
        "articleTitle": "Automatic test generation for micro-architectural verification of configurable microprocessor cores with user extensions",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": "15",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37088180815,
                "preferredName": "N. Bhattacharyya",
                "firstName": "N.",
                "lastName": "Bhattacharyya"
            },
            {
                "id": 37733009300,
                "preferredName": "A. Wang",
                "firstName": "A.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972821",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972821",
        "articleTitle": "On generation of the minimum pattern set for data path elements in SoC design verification based on port order fault model",
        "volume": null,
        "issue": null,
        "startPage": "145",
        "endPage": "150",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087259379,
                "preferredName": "Chun-Yao Wang",
                "firstName": null,
                "lastName": "Chun-Yao Wang"
            },
            {
                "id": 37087184348,
                "preferredName": "Shing-Wu Tung",
                "firstName": null,
                "lastName": "Shing-Wu Tung"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972823",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972823",
        "articleTitle": "Observability enhanced coverage analysis of C programs for functional validation",
        "volume": null,
        "issue": null,
        "startPage": "157",
        "endPage": "162",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37278289500,
                "preferredName": "F. Fallah",
                "firstName": "F.",
                "lastName": "Fallah"
            },
            {
                "id": 37313880800,
                "preferredName": "I. Ghosh",
                "firstName": "I.",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972802",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972802",
        "articleTitle": "Integrating Perl, Tcl and C++ into simulation-based ASIC verification environments",
        "volume": null,
        "issue": null,
        "startPage": "19",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37445282800,
                "preferredName": "M.D. McKinney",
                "firstName": "M.D.",
                "lastName": "McKinney"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972808",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972808",
        "articleTitle": "RTL functional verification using excitation and observation coverage",
        "volume": null,
        "issue": null,
        "startPage": "58",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37088180476,
                "preferredName": "B. Min",
                "firstName": "B.",
                "lastName": "Min"
            },
            {
                "id": 37272560200,
                "preferredName": "G. Choi",
                "firstName": "G.",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972818",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972818",
        "articleTitle": "Reducing bitvector satisfiability problems to scale down design sizes for RTL property checking",
        "volume": null,
        "issue": null,
        "startPage": "123",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087745328,
                "preferredName": "P. Johannsen",
                "firstName": "P.",
                "lastName": "Johannsen"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972820",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972820",
        "articleTitle": "A language formalism for verification of PowerPC/sup TM/ custom memories using compositions of abstract specifications",
        "volume": null,
        "issue": null,
        "startPage": "134",
        "endPage": "141",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37271103200,
                "preferredName": "J. Bhadra",
                "firstName": "J.",
                "lastName": "Bhadra"
            },
            {
                "id": 37439900300,
                "preferredName": "A. Martin",
                "firstName": "A.",
                "lastName": "Martin"
            },
            {
                "id": 37276152300,
                "preferredName": "J. Abraham",
                "firstName": "J.",
                "lastName": "Abraham"
            },
            {
                "id": 37271101300,
                "preferredName": "M. Abadir",
                "firstName": "M.",
                "lastName": "Abadir"
            }
        ]
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972798",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972798",
        "articleTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "volume": null,
        "issue": null,
        "startPage": "ii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "7669",
        "doi": "10.1109/HLDVT.2001.972827",
        "publicationYear": "2001",
        "publicationDate": "9-9 Nov. 2001",
        "articleNumber": "972827",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "183",
        "endPage": "183",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Sixth IEEE International High-Level Design Validation and Test Workshop",
        "authors": []
    }
]