// Seed: 1960194275
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 module_0,
    output uwire id_6,
    output wire id_7,
    input uwire id_8,
    input wor id_9,
    output tri0 id_10,
    output wor id_11,
    output uwire id_12,
    input tri1 id_13,
    output wor id_14,
    output supply0 id_15
);
  assign id_14 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wire id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply0 id_5
);
  wire id_7;
  always @(id_1 or posedge 1'b0) id_0 = id_1;
  module_0(
      id_4, id_1, id_4, id_1, id_5, id_1, id_5, id_0, id_1, id_4, id_3, id_2, id_2, id_4, id_2, id_5
  );
  wire id_8;
  assign id_0 = 1;
endmodule
