#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d893802ad0 .scope module, "pc_reg" "pc_reg" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 8 "pc_in";
    .port_info 3 /OUTPUT 8 "pc_out";
o000001d893836fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d893803000_0 .net "clk", 0 0, o000001d893836fd8;  0 drivers
o000001d893837008 .functor BUFZ 1, C4<z>; HiZ drive
v000001d893803220_0 .net "enable", 0 0, o000001d893837008;  0 drivers
o000001d893837038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001d893802c60_0 .net "pc_in", 7 0, o000001d893837038;  0 drivers
v000001d893802d00_0 .var "pc_out", 7 0;
E_000001d893835220 .event posedge, v000001d893803000_0;
    .scope S_000001d893802ad0;
T_0 ;
    %wait E_000001d893835220;
    %load/vec4 v000001d893803220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001d893802c60_0;
    %assign/vec4 v000001d893802d00_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pc.v";
