
DHT11_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ff0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08005180  08005180  00006180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800550c  0800550c  000071d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800550c  0800550c  0000650c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005514  08005514  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005514  08005514  00006514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005518  08005518  00006518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800551c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000071d4  2**0
                  CONTENTS
 10 .bss          000001b8  200001d4  200001d4  000071d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000038c  2000038c  000071d4  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000764f  00000000  00000000  000071fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014f8  00000000  00000000  0000e84d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006f0  00000000  00000000  0000fd48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000053d  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020b92  00000000  00000000  00010975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000082ea  00000000  00000000  00031507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c45a3  00000000  00000000  000397f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fdd94  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002afc  00000000  00000000  000fddd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  001008d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005168 	.word	0x08005168

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08005168 	.word	0x08005168

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed8:	f000 fa62 	bl	80013a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000edc:	f000 f806 	bl	8000eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee0:	f000 f898 	bl	8001014 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ee4:	f000 f86c 	bl	8000fc0 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <main+0x14>

08000eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b094      	sub	sp, #80	@ 0x50
 8000ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef2:	f107 0320 	add.w	r3, r7, #32
 8000ef6:	2230      	movs	r2, #48	@ 0x30
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4618      	mov	r0, r3
 8000efc:	f002 fa17 	bl	800332e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f00:	f107 030c 	add.w	r3, r7, #12
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f10:	2300      	movs	r3, #0
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	4b28      	ldr	r3, [pc, #160]	@ (8000fb8 <SystemClock_Config+0xcc>)
 8000f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f18:	4a27      	ldr	r2, [pc, #156]	@ (8000fb8 <SystemClock_Config+0xcc>)
 8000f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f20:	4b25      	ldr	r3, [pc, #148]	@ (8000fb8 <SystemClock_Config+0xcc>)
 8000f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <SystemClock_Config+0xd0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a21      	ldr	r2, [pc, #132]	@ (8000fbc <SystemClock_Config+0xd0>)
 8000f36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f3a:	6013      	str	r3, [r2, #0]
 8000f3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fbc <SystemClock_Config+0xd0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f50:	2310      	movs	r3, #16
 8000f52:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f54:	2302      	movs	r3, #2
 8000f56:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f5c:	2308      	movs	r3, #8
 8000f5e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000f60:	2332      	movs	r3, #50	@ 0x32
 8000f62:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f64:	2304      	movs	r3, #4
 8000f66:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f68:	2307      	movs	r3, #7
 8000f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6c:	f107 0320 	add.w	r3, r7, #32
 8000f70:	4618      	mov	r0, r3
 8000f72:	f000 fd19 	bl	80019a8 <HAL_RCC_OscConfig>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f7c:	f000 f87c 	bl	8001078 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f80:	230f      	movs	r3, #15
 8000f82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f84:	2302      	movs	r3, #2
 8000f86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f8c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 ff7a 	bl	8001e98 <HAL_RCC_ClockConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000faa:	f000 f865 	bl	8001078 <Error_Handler>
  }
}
 8000fae:	bf00      	nop
 8000fb0:	3750      	adds	r7, #80	@ 0x50
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40007000 	.word	0x40007000

08000fc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000fc6:	4a12      	ldr	r2, [pc, #72]	@ (8001010 <MX_USART2_UART_Init+0x50>)
 8000fc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000fca:	4b10      	ldr	r3, [pc, #64]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000fcc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000fd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fde:	4b0b      	ldr	r3, [pc, #44]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fe4:	4b09      	ldr	r3, [pc, #36]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fea:	4b08      	ldr	r3, [pc, #32]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ff6:	4805      	ldr	r0, [pc, #20]	@ (800100c <MX_USART2_UART_Init+0x4c>)
 8000ff8:	f001 f972 	bl	80022e0 <HAL_UART_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001002:	f000 f839 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	200001f0 	.word	0x200001f0
 8001010:	40004400 	.word	0x40004400

08001014 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001028:	2300      	movs	r3, #0
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <MX_GPIO_Init+0x5c>)
 800102e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001030:	4a0f      	ldr	r2, [pc, #60]	@ (8001070 <MX_GPIO_Init+0x5c>)
 8001032:	f043 0301 	orr.w	r3, r3, #1
 8001036:	6313      	str	r3, [r2, #48]	@ 0x30
 8001038:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <MX_GPIO_Init+0x5c>)
 800103a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	603b      	str	r3, [r7, #0]
 8001042:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2101      	movs	r1, #1
 8001048:	480a      	ldr	r0, [pc, #40]	@ (8001074 <MX_GPIO_Init+0x60>)
 800104a:	f000 fc95 	bl	8001978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800104e:	2301      	movs	r3, #1
 8001050:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001052:	2301      	movs	r3, #1
 8001054:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	4619      	mov	r1, r3
 8001062:	4804      	ldr	r0, [pc, #16]	@ (8001074 <MX_GPIO_Init+0x60>)
 8001064:	f000 faee 	bl	8001644 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001068:	bf00      	nop
 800106a:	3718      	adds	r7, #24
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40023800 	.word	0x40023800
 8001074:	40020000 	.word	0x40020000

08001078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800107c:	b672      	cpsid	i
}
 800107e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <Error_Handler+0x8>

08001084 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <HAL_MspInit+0x4c>)
 8001090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001092:	4a0f      	ldr	r2, [pc, #60]	@ (80010d0 <HAL_MspInit+0x4c>)
 8001094:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001098:	6453      	str	r3, [r2, #68]	@ 0x44
 800109a:	4b0d      	ldr	r3, [pc, #52]	@ (80010d0 <HAL_MspInit+0x4c>)
 800109c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010a2:	607b      	str	r3, [r7, #4]
 80010a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	603b      	str	r3, [r7, #0]
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <HAL_MspInit+0x4c>)
 80010ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ae:	4a08      	ldr	r2, [pc, #32]	@ (80010d0 <HAL_MspInit+0x4c>)
 80010b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <HAL_MspInit+0x4c>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010be:	603b      	str	r3, [r7, #0]
 80010c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80010c2:	2007      	movs	r0, #7
 80010c4:	f000 fa8a 	bl	80015dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40023800 	.word	0x40023800

080010d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	@ 0x28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a19      	ldr	r2, [pc, #100]	@ (8001158 <HAL_UART_MspInit+0x84>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d12b      	bne.n	800114e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	4b18      	ldr	r3, [pc, #96]	@ (800115c <HAL_UART_MspInit+0x88>)
 80010fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fe:	4a17      	ldr	r2, [pc, #92]	@ (800115c <HAL_UART_MspInit+0x88>)
 8001100:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001104:	6413      	str	r3, [r2, #64]	@ 0x40
 8001106:	4b15      	ldr	r3, [pc, #84]	@ (800115c <HAL_UART_MspInit+0x88>)
 8001108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800110e:	613b      	str	r3, [r7, #16]
 8001110:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <HAL_UART_MspInit+0x88>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a10      	ldr	r2, [pc, #64]	@ (800115c <HAL_UART_MspInit+0x88>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <HAL_UART_MspInit+0x88>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800112e:	230c      	movs	r3, #12
 8001130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	2302      	movs	r3, #2
 8001134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800113e:	2307      	movs	r3, #7
 8001140:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	4619      	mov	r1, r3
 8001148:	4805      	ldr	r0, [pc, #20]	@ (8001160 <HAL_UART_MspInit+0x8c>)
 800114a:	f000 fa7b 	bl	8001644 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800114e:	bf00      	nop
 8001150:	3728      	adds	r7, #40	@ 0x28
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40004400 	.word	0x40004400
 800115c:	40023800 	.word	0x40023800
 8001160:	40020000 	.word	0x40020000

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <NMI_Handler+0x4>

0800116c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <HardFault_Handler+0x4>

08001174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <MemManage_Handler+0x4>

0800117c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <BusFault_Handler+0x4>

08001184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <UsageFault_Handler+0x4>

0800118c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr

080011b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b4:	f000 f946 	bl	8001444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}

080011bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  return 1;
 80011c0:	2301      	movs	r3, #1
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bc80      	pop	{r7}
 80011c8:	4770      	bx	lr

080011ca <_kill>:

int _kill(int pid, int sig)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011d4:	f002 f8fe 	bl	80033d4 <__errno>
 80011d8:	4603      	mov	r3, r0
 80011da:	2216      	movs	r2, #22
 80011dc:	601a      	str	r2, [r3, #0]
  return -1;
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <_exit>:

void _exit (int status)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011f2:	f04f 31ff 	mov.w	r1, #4294967295
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ffe7 	bl	80011ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <_exit+0x12>

08001200 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	e00a      	b.n	8001228 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001212:	f3af 8000 	nop.w
 8001216:	4601      	mov	r1, r0
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	1c5a      	adds	r2, r3, #1
 800121c:	60ba      	str	r2, [r7, #8]
 800121e:	b2ca      	uxtb	r2, r1
 8001220:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	3301      	adds	r3, #1
 8001226:	617b      	str	r3, [r7, #20]
 8001228:	697a      	ldr	r2, [r7, #20]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	429a      	cmp	r2, r3
 800122e:	dbf0      	blt.n	8001212 <_read+0x12>
  }

  return len;
 8001230:	687b      	ldr	r3, [r7, #4]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	60f8      	str	r0, [r7, #12]
 8001242:	60b9      	str	r1, [r7, #8]
 8001244:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	e009      	b.n	8001260 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	1c5a      	adds	r2, r3, #1
 8001250:	60ba      	str	r2, [r7, #8]
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	3301      	adds	r3, #1
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	697a      	ldr	r2, [r7, #20]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	429a      	cmp	r2, r3
 8001266:	dbf1      	blt.n	800124c <_write+0x12>
  }
  return len;
 8001268:	687b      	ldr	r3, [r7, #4]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <_close>:

int _close(int file)
{
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800127a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001298:	605a      	str	r2, [r3, #4]
  return 0;
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bc80      	pop	{r7}
 80012a4:	4770      	bx	lr

080012a6 <_isatty>:

int _isatty(int file)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b083      	sub	sp, #12
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012ae:	2301      	movs	r3, #1
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr

080012ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012ba:	b480      	push	{r7}
 80012bc:	b085      	sub	sp, #20
 80012be:	af00      	add	r7, sp, #0
 80012c0:	60f8      	str	r0, [r7, #12]
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr
	...

080012d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012dc:	4a14      	ldr	r2, [pc, #80]	@ (8001330 <_sbrk+0x5c>)
 80012de:	4b15      	ldr	r3, [pc, #84]	@ (8001334 <_sbrk+0x60>)
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e8:	4b13      	ldr	r3, [pc, #76]	@ (8001338 <_sbrk+0x64>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d102      	bne.n	80012f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f0:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <_sbrk+0x64>)
 80012f2:	4a12      	ldr	r2, [pc, #72]	@ (800133c <_sbrk+0x68>)
 80012f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012f6:	4b10      	ldr	r3, [pc, #64]	@ (8001338 <_sbrk+0x64>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	429a      	cmp	r2, r3
 8001302:	d207      	bcs.n	8001314 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001304:	f002 f866 	bl	80033d4 <__errno>
 8001308:	4603      	mov	r3, r0
 800130a:	220c      	movs	r2, #12
 800130c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800130e:	f04f 33ff 	mov.w	r3, #4294967295
 8001312:	e009      	b.n	8001328 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001314:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <_sbrk+0x64>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800131a:	4b07      	ldr	r3, [pc, #28]	@ (8001338 <_sbrk+0x64>)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4413      	add	r3, r2
 8001322:	4a05      	ldr	r2, [pc, #20]	@ (8001338 <_sbrk+0x64>)
 8001324:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001326:	68fb      	ldr	r3, [r7, #12]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20020000 	.word	0x20020000
 8001334:	00000400 	.word	0x00000400
 8001338:	20000238 	.word	0x20000238
 800133c:	20000390 	.word	0x20000390

08001340 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800134c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001384 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001350:	f7ff fff6 	bl	8001340 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001356:	490d      	ldr	r1, [pc, #52]	@ (800138c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001358:	4a0d      	ldr	r2, [pc, #52]	@ (8001390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800136c:	4c0a      	ldr	r4, [pc, #40]	@ (8001398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137a:	f002 f831 	bl	80033e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800137e:	f7ff fda9 	bl	8000ed4 <main>
  bx  lr    
 8001382:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001384:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800138c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001390:	0800551c 	.word	0x0800551c
  ldr r2, =_sbss
 8001394:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001398:	2000038c 	.word	0x2000038c

0800139c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800139c:	e7fe      	b.n	800139c <ADC_IRQHandler>
	...

080013a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013a4:	4b0e      	ldr	r3, [pc, #56]	@ (80013e0 <HAL_Init+0x40>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a0d      	ldr	r2, [pc, #52]	@ (80013e0 <HAL_Init+0x40>)
 80013aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013b0:	4b0b      	ldr	r3, [pc, #44]	@ (80013e0 <HAL_Init+0x40>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a0a      	ldr	r2, [pc, #40]	@ (80013e0 <HAL_Init+0x40>)
 80013b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013bc:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <HAL_Init+0x40>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a07      	ldr	r2, [pc, #28]	@ (80013e0 <HAL_Init+0x40>)
 80013c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013c8:	2003      	movs	r0, #3
 80013ca:	f000 f907 	bl	80015dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ce:	2000      	movs	r0, #0
 80013d0:	f000 f808 	bl	80013e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013d4:	f7ff fe56 	bl	8001084 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40023c00 	.word	0x40023c00

080013e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <HAL_InitTick+0x54>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b12      	ldr	r3, [pc, #72]	@ (800143c <HAL_InitTick+0x58>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001402:	4618      	mov	r0, r3
 8001404:	f000 f911 	bl	800162a <HAL_SYSTICK_Config>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e00e      	b.n	8001430 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b0f      	cmp	r3, #15
 8001416:	d80a      	bhi.n	800142e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001418:	2200      	movs	r2, #0
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	f04f 30ff 	mov.w	r0, #4294967295
 8001420:	f000 f8e7 	bl	80015f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001424:	4a06      	ldr	r2, [pc, #24]	@ (8001440 <HAL_InitTick+0x5c>)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800142a:	2300      	movs	r3, #0
 800142c:	e000      	b.n	8001430 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000000 	.word	0x20000000
 800143c:	20000008 	.word	0x20000008
 8001440:	20000004 	.word	0x20000004

08001444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001448:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <HAL_IncTick+0x1c>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <HAL_IncTick+0x20>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4413      	add	r3, r2
 8001454:	4a03      	ldr	r2, [pc, #12]	@ (8001464 <HAL_IncTick+0x20>)
 8001456:	6013      	str	r3, [r2, #0]
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr
 8001460:	20000008 	.word	0x20000008
 8001464:	2000023c 	.word	0x2000023c

08001468 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  return uwTick;
 800146c:	4b02      	ldr	r3, [pc, #8]	@ (8001478 <HAL_GetTick+0x10>)
 800146e:	681b      	ldr	r3, [r3, #0]
}
 8001470:	4618      	mov	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	2000023c 	.word	0x2000023c

0800147c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800148c:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001498:	4013      	ands	r3, r2
 800149a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ae:	4a04      	ldr	r2, [pc, #16]	@ (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	60d3      	str	r3, [r2, #12]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014c8:	4b04      	ldr	r3, [pc, #16]	@ (80014dc <__NVIC_GetPriorityGrouping+0x18>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	0a1b      	lsrs	r3, r3, #8
 80014ce:	f003 0307 	and.w	r3, r3, #7
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	6039      	str	r1, [r7, #0]
 80014ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	db0a      	blt.n	800150a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	490c      	ldr	r1, [pc, #48]	@ (800152c <__NVIC_SetPriority+0x4c>)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	0112      	lsls	r2, r2, #4
 8001500:	b2d2      	uxtb	r2, r2
 8001502:	440b      	add	r3, r1
 8001504:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001508:	e00a      	b.n	8001520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	b2da      	uxtb	r2, r3
 800150e:	4908      	ldr	r1, [pc, #32]	@ (8001530 <__NVIC_SetPriority+0x50>)
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	f003 030f 	and.w	r3, r3, #15
 8001516:	3b04      	subs	r3, #4
 8001518:	0112      	lsls	r2, r2, #4
 800151a:	b2d2      	uxtb	r2, r2
 800151c:	440b      	add	r3, r1
 800151e:	761a      	strb	r2, [r3, #24]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	bc80      	pop	{r7}
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	e000e100 	.word	0xe000e100
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001534:	b480      	push	{r7}
 8001536:	b089      	sub	sp, #36	@ 0x24
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	f1c3 0307 	rsb	r3, r3, #7
 800154e:	2b04      	cmp	r3, #4
 8001550:	bf28      	it	cs
 8001552:	2304      	movcs	r3, #4
 8001554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	3304      	adds	r3, #4
 800155a:	2b06      	cmp	r3, #6
 800155c:	d902      	bls.n	8001564 <NVIC_EncodePriority+0x30>
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3b03      	subs	r3, #3
 8001562:	e000      	b.n	8001566 <NVIC_EncodePriority+0x32>
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001568:	f04f 32ff 	mov.w	r2, #4294967295
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	43da      	mvns	r2, r3
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	401a      	ands	r2, r3
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800157c:	f04f 31ff 	mov.w	r1, #4294967295
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	fa01 f303 	lsl.w	r3, r1, r3
 8001586:	43d9      	mvns	r1, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	4313      	orrs	r3, r2
         );
}
 800158e:	4618      	mov	r0, r3
 8001590:	3724      	adds	r7, #36	@ 0x24
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr

08001598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015a8:	d301      	bcc.n	80015ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015aa:	2301      	movs	r3, #1
 80015ac:	e00f      	b.n	80015ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ae:	4a0a      	ldr	r2, [pc, #40]	@ (80015d8 <SysTick_Config+0x40>)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3b01      	subs	r3, #1
 80015b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015b6:	210f      	movs	r1, #15
 80015b8:	f04f 30ff 	mov.w	r0, #4294967295
 80015bc:	f7ff ff90 	bl	80014e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015c0:	4b05      	ldr	r3, [pc, #20]	@ (80015d8 <SysTick_Config+0x40>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015c6:	4b04      	ldr	r3, [pc, #16]	@ (80015d8 <SysTick_Config+0x40>)
 80015c8:	2207      	movs	r2, #7
 80015ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	e000e010 	.word	0xe000e010

080015dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff ff49 	bl	800147c <__NVIC_SetPriorityGrouping>
}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b086      	sub	sp, #24
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	4603      	mov	r3, r0
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
 80015fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001604:	f7ff ff5e 	bl	80014c4 <__NVIC_GetPriorityGrouping>
 8001608:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	68b9      	ldr	r1, [r7, #8]
 800160e:	6978      	ldr	r0, [r7, #20]
 8001610:	f7ff ff90 	bl	8001534 <NVIC_EncodePriority>
 8001614:	4602      	mov	r2, r0
 8001616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161a:	4611      	mov	r1, r2
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff5f 	bl	80014e0 <__NVIC_SetPriority>
}
 8001622:	bf00      	nop
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff ffb0 	bl	8001598 <SysTick_Config>
 8001638:	4603      	mov	r3, r0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001644:	b480      	push	{r7}
 8001646:	b089      	sub	sp, #36	@ 0x24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001656:	2300      	movs	r3, #0
 8001658:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
 800165e:	e16b      	b.n	8001938 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001660:	2201      	movs	r2, #1
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	4013      	ands	r3, r2
 8001672:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	429a      	cmp	r2, r3
 800167a:	f040 815a 	bne.w	8001932 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f003 0303 	and.w	r3, r3, #3
 8001686:	2b01      	cmp	r3, #1
 8001688:	d005      	beq.n	8001696 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001692:	2b02      	cmp	r3, #2
 8001694:	d130      	bne.n	80016f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	2203      	movs	r2, #3
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4013      	ands	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	68da      	ldr	r2, [r3, #12]
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4313      	orrs	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016cc:	2201      	movs	r2, #1
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	091b      	lsrs	r3, r3, #4
 80016e2:	f003 0201 	and.w	r2, r3, #1
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f003 0303 	and.w	r3, r3, #3
 8001700:	2b03      	cmp	r3, #3
 8001702:	d017      	beq.n	8001734 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	2203      	movs	r2, #3
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	43db      	mvns	r3, r3
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4013      	ands	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	689a      	ldr	r2, [r3, #8]
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4313      	orrs	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 0303 	and.w	r3, r3, #3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d123      	bne.n	8001788 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	08da      	lsrs	r2, r3, #3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3208      	adds	r2, #8
 8001748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800174c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	220f      	movs	r2, #15
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	691a      	ldr	r2, [r3, #16]
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4313      	orrs	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	08da      	lsrs	r2, r3, #3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3208      	adds	r2, #8
 8001782:	69b9      	ldr	r1, [r7, #24]
 8001784:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	2203      	movs	r2, #3
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f003 0203 	and.w	r2, r3, #3
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f000 80b4 	beq.w	8001932 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	4b5f      	ldr	r3, [pc, #380]	@ (800194c <HAL_GPIO_Init+0x308>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d2:	4a5e      	ldr	r2, [pc, #376]	@ (800194c <HAL_GPIO_Init+0x308>)
 80017d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017da:	4b5c      	ldr	r3, [pc, #368]	@ (800194c <HAL_GPIO_Init+0x308>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017e6:	4a5a      	ldr	r2, [pc, #360]	@ (8001950 <HAL_GPIO_Init+0x30c>)
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	089b      	lsrs	r3, r3, #2
 80017ec:	3302      	adds	r3, #2
 80017ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	f003 0303 	and.w	r3, r3, #3
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	220f      	movs	r2, #15
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43db      	mvns	r3, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4013      	ands	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a51      	ldr	r2, [pc, #324]	@ (8001954 <HAL_GPIO_Init+0x310>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d02b      	beq.n	800186a <HAL_GPIO_Init+0x226>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a50      	ldr	r2, [pc, #320]	@ (8001958 <HAL_GPIO_Init+0x314>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d025      	beq.n	8001866 <HAL_GPIO_Init+0x222>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a4f      	ldr	r2, [pc, #316]	@ (800195c <HAL_GPIO_Init+0x318>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d01f      	beq.n	8001862 <HAL_GPIO_Init+0x21e>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a4e      	ldr	r2, [pc, #312]	@ (8001960 <HAL_GPIO_Init+0x31c>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d019      	beq.n	800185e <HAL_GPIO_Init+0x21a>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a4d      	ldr	r2, [pc, #308]	@ (8001964 <HAL_GPIO_Init+0x320>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d013      	beq.n	800185a <HAL_GPIO_Init+0x216>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a4c      	ldr	r2, [pc, #304]	@ (8001968 <HAL_GPIO_Init+0x324>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d00d      	beq.n	8001856 <HAL_GPIO_Init+0x212>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a4b      	ldr	r2, [pc, #300]	@ (800196c <HAL_GPIO_Init+0x328>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d007      	beq.n	8001852 <HAL_GPIO_Init+0x20e>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a4a      	ldr	r2, [pc, #296]	@ (8001970 <HAL_GPIO_Init+0x32c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d101      	bne.n	800184e <HAL_GPIO_Init+0x20a>
 800184a:	2307      	movs	r3, #7
 800184c:	e00e      	b.n	800186c <HAL_GPIO_Init+0x228>
 800184e:	2308      	movs	r3, #8
 8001850:	e00c      	b.n	800186c <HAL_GPIO_Init+0x228>
 8001852:	2306      	movs	r3, #6
 8001854:	e00a      	b.n	800186c <HAL_GPIO_Init+0x228>
 8001856:	2305      	movs	r3, #5
 8001858:	e008      	b.n	800186c <HAL_GPIO_Init+0x228>
 800185a:	2304      	movs	r3, #4
 800185c:	e006      	b.n	800186c <HAL_GPIO_Init+0x228>
 800185e:	2303      	movs	r3, #3
 8001860:	e004      	b.n	800186c <HAL_GPIO_Init+0x228>
 8001862:	2302      	movs	r3, #2
 8001864:	e002      	b.n	800186c <HAL_GPIO_Init+0x228>
 8001866:	2301      	movs	r3, #1
 8001868:	e000      	b.n	800186c <HAL_GPIO_Init+0x228>
 800186a:	2300      	movs	r3, #0
 800186c:	69fa      	ldr	r2, [r7, #28]
 800186e:	f002 0203 	and.w	r2, r2, #3
 8001872:	0092      	lsls	r2, r2, #2
 8001874:	4093      	lsls	r3, r2
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	4313      	orrs	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800187c:	4934      	ldr	r1, [pc, #208]	@ (8001950 <HAL_GPIO_Init+0x30c>)
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	089b      	lsrs	r3, r3, #2
 8001882:	3302      	adds	r3, #2
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800188a:	4b3a      	ldr	r3, [pc, #232]	@ (8001974 <HAL_GPIO_Init+0x330>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	43db      	mvns	r3, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4013      	ands	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018ae:	4a31      	ldr	r2, [pc, #196]	@ (8001974 <HAL_GPIO_Init+0x330>)
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018b4:	4b2f      	ldr	r3, [pc, #188]	@ (8001974 <HAL_GPIO_Init+0x330>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	43db      	mvns	r3, r3
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	4013      	ands	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d003      	beq.n	80018d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018d8:	4a26      	ldr	r2, [pc, #152]	@ (8001974 <HAL_GPIO_Init+0x330>)
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018de:	4b25      	ldr	r3, [pc, #148]	@ (8001974 <HAL_GPIO_Init+0x330>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	43db      	mvns	r3, r3
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	4013      	ands	r3, r2
 80018ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d003      	beq.n	8001902 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	4313      	orrs	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001902:	4a1c      	ldr	r2, [pc, #112]	@ (8001974 <HAL_GPIO_Init+0x330>)
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001908:	4b1a      	ldr	r3, [pc, #104]	@ (8001974 <HAL_GPIO_Init+0x330>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	43db      	mvns	r3, r3
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	4013      	ands	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d003      	beq.n	800192c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800192c:	4a11      	ldr	r2, [pc, #68]	@ (8001974 <HAL_GPIO_Init+0x330>)
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3301      	adds	r3, #1
 8001936:	61fb      	str	r3, [r7, #28]
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	2b0f      	cmp	r3, #15
 800193c:	f67f ae90 	bls.w	8001660 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001940:	bf00      	nop
 8001942:	bf00      	nop
 8001944:	3724      	adds	r7, #36	@ 0x24
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr
 800194c:	40023800 	.word	0x40023800
 8001950:	40013800 	.word	0x40013800
 8001954:	40020000 	.word	0x40020000
 8001958:	40020400 	.word	0x40020400
 800195c:	40020800 	.word	0x40020800
 8001960:	40020c00 	.word	0x40020c00
 8001964:	40021000 	.word	0x40021000
 8001968:	40021400 	.word	0x40021400
 800196c:	40021800 	.word	0x40021800
 8001970:	40021c00 	.word	0x40021c00
 8001974:	40013c00 	.word	0x40013c00

08001978 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	460b      	mov	r3, r1
 8001982:	807b      	strh	r3, [r7, #2]
 8001984:	4613      	mov	r3, r2
 8001986:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001988:	787b      	ldrb	r3, [r7, #1]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d003      	beq.n	8001996 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800198e:	887a      	ldrh	r2, [r7, #2]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001994:	e003      	b.n	800199e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001996:	887b      	ldrh	r3, [r7, #2]
 8001998:	041a      	lsls	r2, r3, #16
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	619a      	str	r2, [r3, #24]
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr

080019a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e267      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d075      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80019c6:	4b88      	ldr	r3, [pc, #544]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f003 030c 	and.w	r3, r3, #12
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	d00c      	beq.n	80019ec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019d2:	4b85      	ldr	r3, [pc, #532]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80019da:	2b08      	cmp	r3, #8
 80019dc:	d112      	bne.n	8001a04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019de:	4b82      	ldr	r3, [pc, #520]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019ea:	d10b      	bne.n	8001a04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019ec:	4b7e      	ldr	r3, [pc, #504]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d05b      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x108>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d157      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e242      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a0c:	d106      	bne.n	8001a1c <HAL_RCC_OscConfig+0x74>
 8001a0e:	4b76      	ldr	r3, [pc, #472]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a75      	ldr	r2, [pc, #468]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a18:	6013      	str	r3, [r2, #0]
 8001a1a:	e01d      	b.n	8001a58 <HAL_RCC_OscConfig+0xb0>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a24:	d10c      	bne.n	8001a40 <HAL_RCC_OscConfig+0x98>
 8001a26:	4b70      	ldr	r3, [pc, #448]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a6f      	ldr	r2, [pc, #444]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a30:	6013      	str	r3, [r2, #0]
 8001a32:	4b6d      	ldr	r3, [pc, #436]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a6c      	ldr	r2, [pc, #432]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	e00b      	b.n	8001a58 <HAL_RCC_OscConfig+0xb0>
 8001a40:	4b69      	ldr	r3, [pc, #420]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a68      	ldr	r2, [pc, #416]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a4a:	6013      	str	r3, [r2, #0]
 8001a4c:	4b66      	ldr	r3, [pc, #408]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a65      	ldr	r2, [pc, #404]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d013      	beq.n	8001a88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a60:	f7ff fd02 	bl	8001468 <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a68:	f7ff fcfe 	bl	8001468 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b64      	cmp	r3, #100	@ 0x64
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e207      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d0f0      	beq.n	8001a68 <HAL_RCC_OscConfig+0xc0>
 8001a86:	e014      	b.n	8001ab2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a88:	f7ff fcee 	bl	8001468 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a90:	f7ff fcea 	bl	8001468 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b64      	cmp	r3, #100	@ 0x64
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e1f3      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aa2:	4b51      	ldr	r3, [pc, #324]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1f0      	bne.n	8001a90 <HAL_RCC_OscConfig+0xe8>
 8001aae:	e000      	b.n	8001ab2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d063      	beq.n	8001b86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001abe:	4b4a      	ldr	r3, [pc, #296]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 030c 	and.w	r3, r3, #12
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d00b      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aca:	4b47      	ldr	r3, [pc, #284]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ad2:	2b08      	cmp	r3, #8
 8001ad4:	d11c      	bne.n	8001b10 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ad6:	4b44      	ldr	r3, [pc, #272]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d116      	bne.n	8001b10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae2:	4b41      	ldr	r3, [pc, #260]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d005      	beq.n	8001afa <HAL_RCC_OscConfig+0x152>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d001      	beq.n	8001afa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e1c7      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001afa:	4b3b      	ldr	r3, [pc, #236]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	4937      	ldr	r1, [pc, #220]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b0e:	e03a      	b.n	8001b86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d020      	beq.n	8001b5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b18:	4b34      	ldr	r3, [pc, #208]	@ (8001bec <HAL_RCC_OscConfig+0x244>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1e:	f7ff fca3 	bl	8001468 <HAL_GetTick>
 8001b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b24:	e008      	b.n	8001b38 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b26:	f7ff fc9f 	bl	8001468 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e1a8      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b38:	4b2b      	ldr	r3, [pc, #172]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d0f0      	beq.n	8001b26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b44:	4b28      	ldr	r3, [pc, #160]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	4925      	ldr	r1, [pc, #148]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001b54:	4313      	orrs	r3, r2
 8001b56:	600b      	str	r3, [r1, #0]
 8001b58:	e015      	b.n	8001b86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b5a:	4b24      	ldr	r3, [pc, #144]	@ (8001bec <HAL_RCC_OscConfig+0x244>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b60:	f7ff fc82 	bl	8001468 <HAL_GetTick>
 8001b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b68:	f7ff fc7e 	bl	8001468 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e187      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1f0      	bne.n	8001b68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0308 	and.w	r3, r3, #8
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d036      	beq.n	8001c00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	695b      	ldr	r3, [r3, #20]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d016      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b9a:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <HAL_RCC_OscConfig+0x248>)
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba0:	f7ff fc62 	bl	8001468 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba8:	f7ff fc5e 	bl	8001468 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e167      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <HAL_RCC_OscConfig+0x240>)
 8001bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d0f0      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x200>
 8001bc6:	e01b      	b.n	8001c00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bc8:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <HAL_RCC_OscConfig+0x248>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bce:	f7ff fc4b 	bl	8001468 <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd4:	e00e      	b.n	8001bf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd6:	f7ff fc47 	bl	8001468 <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d907      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e150      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
 8001be8:	40023800 	.word	0x40023800
 8001bec:	42470000 	.word	0x42470000
 8001bf0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf4:	4b88      	ldr	r3, [pc, #544]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d1ea      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0304 	and.w	r3, r3, #4
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 8097 	beq.w	8001d3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c12:	4b81      	ldr	r3, [pc, #516]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10f      	bne.n	8001c3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	4b7d      	ldr	r3, [pc, #500]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	4a7c      	ldr	r2, [pc, #496]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2e:	4b7a      	ldr	r3, [pc, #488]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3e:	4b77      	ldr	r3, [pc, #476]	@ (8001e1c <HAL_RCC_OscConfig+0x474>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d118      	bne.n	8001c7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c4a:	4b74      	ldr	r3, [pc, #464]	@ (8001e1c <HAL_RCC_OscConfig+0x474>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a73      	ldr	r2, [pc, #460]	@ (8001e1c <HAL_RCC_OscConfig+0x474>)
 8001c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c56:	f7ff fc07 	bl	8001468 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5e:	f7ff fc03 	bl	8001468 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e10c      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c70:	4b6a      	ldr	r3, [pc, #424]	@ (8001e1c <HAL_RCC_OscConfig+0x474>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f0      	beq.n	8001c5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d106      	bne.n	8001c92 <HAL_RCC_OscConfig+0x2ea>
 8001c84:	4b64      	ldr	r3, [pc, #400]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c88:	4a63      	ldr	r2, [pc, #396]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c90:	e01c      	b.n	8001ccc <HAL_RCC_OscConfig+0x324>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b05      	cmp	r3, #5
 8001c98:	d10c      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x30c>
 8001c9a:	4b5f      	ldr	r3, [pc, #380]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c9e:	4a5e      	ldr	r2, [pc, #376]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ca6:	4b5c      	ldr	r3, [pc, #368]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001caa:	4a5b      	ldr	r2, [pc, #364]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cb2:	e00b      	b.n	8001ccc <HAL_RCC_OscConfig+0x324>
 8001cb4:	4b58      	ldr	r3, [pc, #352]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb8:	4a57      	ldr	r2, [pc, #348]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001cba:	f023 0301 	bic.w	r3, r3, #1
 8001cbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cc0:	4b55      	ldr	r3, [pc, #340]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc4:	4a54      	ldr	r2, [pc, #336]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001cc6:	f023 0304 	bic.w	r3, r3, #4
 8001cca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d015      	beq.n	8001d00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd4:	f7ff fbc8 	bl	8001468 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cda:	e00a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cdc:	f7ff fbc4 	bl	8001468 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e0cb      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf2:	4b49      	ldr	r3, [pc, #292]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0ee      	beq.n	8001cdc <HAL_RCC_OscConfig+0x334>
 8001cfe:	e014      	b.n	8001d2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d00:	f7ff fbb2 	bl	8001468 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d06:	e00a      	b.n	8001d1e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d08:	f7ff fbae 	bl	8001468 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e0b5      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1ee      	bne.n	8001d08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d105      	bne.n	8001d3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d30:	4b39      	ldr	r3, [pc, #228]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d34:	4a38      	ldr	r2, [pc, #224]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001d36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 80a1 	beq.w	8001e88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d46:	4b34      	ldr	r3, [pc, #208]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f003 030c 	and.w	r3, r3, #12
 8001d4e:	2b08      	cmp	r3, #8
 8001d50:	d05c      	beq.n	8001e0c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d141      	bne.n	8001dde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d5a:	4b31      	ldr	r3, [pc, #196]	@ (8001e20 <HAL_RCC_OscConfig+0x478>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d60:	f7ff fb82 	bl	8001468 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d68:	f7ff fb7e 	bl	8001468 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e087      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d7a:	4b27      	ldr	r3, [pc, #156]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1f0      	bne.n	8001d68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69da      	ldr	r2, [r3, #28]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d94:	019b      	lsls	r3, r3, #6
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d9c:	085b      	lsrs	r3, r3, #1
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	041b      	lsls	r3, r3, #16
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da8:	061b      	lsls	r3, r3, #24
 8001daa:	491b      	ldr	r1, [pc, #108]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e20 <HAL_RCC_OscConfig+0x478>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db6:	f7ff fb57 	bl	8001468 <HAL_GetTick>
 8001dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dbc:	e008      	b.n	8001dd0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbe:	f7ff fb53 	bl	8001468 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e05c      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd0:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d0f0      	beq.n	8001dbe <HAL_RCC_OscConfig+0x416>
 8001ddc:	e054      	b.n	8001e88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dde:	4b10      	ldr	r3, [pc, #64]	@ (8001e20 <HAL_RCC_OscConfig+0x478>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de4:	f7ff fb40 	bl	8001468 <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dec:	f7ff fb3c 	bl	8001468 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e045      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dfe:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <HAL_RCC_OscConfig+0x470>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f0      	bne.n	8001dec <HAL_RCC_OscConfig+0x444>
 8001e0a:	e03d      	b.n	8001e88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d107      	bne.n	8001e24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e038      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40007000 	.word	0x40007000
 8001e20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e24:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <HAL_RCC_OscConfig+0x4ec>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d028      	beq.n	8001e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d121      	bne.n	8001e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d11a      	bne.n	8001e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e54:	4013      	ands	r3, r2
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d111      	bne.n	8001e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6a:	085b      	lsrs	r3, r3, #1
 8001e6c:	3b01      	subs	r3, #1
 8001e6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d107      	bne.n	8001e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d001      	beq.n	8001e88 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e000      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800

08001e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d101      	bne.n	8001eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e0cc      	b.n	8002046 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001eac:	4b68      	ldr	r3, [pc, #416]	@ (8002050 <HAL_RCC_ClockConfig+0x1b8>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d90c      	bls.n	8001ed4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eba:	4b65      	ldr	r3, [pc, #404]	@ (8002050 <HAL_RCC_ClockConfig+0x1b8>)
 8001ebc:	683a      	ldr	r2, [r7, #0]
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec2:	4b63      	ldr	r3, [pc, #396]	@ (8002050 <HAL_RCC_ClockConfig+0x1b8>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e0b8      	b.n	8002046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d020      	beq.n	8001f22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d005      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001eec:	4b59      	ldr	r3, [pc, #356]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	4a58      	ldr	r2, [pc, #352]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ef6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d005      	beq.n	8001f10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f04:	4b53      	ldr	r3, [pc, #332]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	4a52      	ldr	r2, [pc, #328]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f10:	4b50      	ldr	r3, [pc, #320]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	494d      	ldr	r1, [pc, #308]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d044      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d107      	bne.n	8001f46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f36:	4b47      	ldr	r3, [pc, #284]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d119      	bne.n	8001f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e07f      	b.n	8002046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d003      	beq.n	8001f56 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f52:	2b03      	cmp	r3, #3
 8001f54:	d107      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f56:	4b3f      	ldr	r3, [pc, #252]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d109      	bne.n	8001f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e06f      	b.n	8002046 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f66:	4b3b      	ldr	r3, [pc, #236]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e067      	b.n	8002046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f76:	4b37      	ldr	r3, [pc, #220]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f023 0203 	bic.w	r2, r3, #3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	4934      	ldr	r1, [pc, #208]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f88:	f7ff fa6e 	bl	8001468 <HAL_GetTick>
 8001f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f8e:	e00a      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f90:	f7ff fa6a 	bl	8001468 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e04f      	b.n	8002046 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 020c 	and.w	r2, r3, #12
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d1eb      	bne.n	8001f90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fb8:	4b25      	ldr	r3, [pc, #148]	@ (8002050 <HAL_RCC_ClockConfig+0x1b8>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0307 	and.w	r3, r3, #7
 8001fc0:	683a      	ldr	r2, [r7, #0]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d20c      	bcs.n	8001fe0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc6:	4b22      	ldr	r3, [pc, #136]	@ (8002050 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc8:	683a      	ldr	r2, [r7, #0]
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fce:	4b20      	ldr	r3, [pc, #128]	@ (8002050 <HAL_RCC_ClockConfig+0x1b8>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0307 	and.w	r3, r3, #7
 8001fd6:	683a      	ldr	r2, [r7, #0]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d001      	beq.n	8001fe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e032      	b.n	8002046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0304 	and.w	r3, r3, #4
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d008      	beq.n	8001ffe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fec:	4b19      	ldr	r3, [pc, #100]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	4916      	ldr	r1, [pc, #88]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	2b00      	cmp	r3, #0
 8002008:	d009      	beq.n	800201e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800200a:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	490e      	ldr	r1, [pc, #56]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 800201a:	4313      	orrs	r3, r2
 800201c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800201e:	f000 f821 	bl	8002064 <HAL_RCC_GetSysClockFreq>
 8002022:	4602      	mov	r2, r0
 8002024:	4b0b      	ldr	r3, [pc, #44]	@ (8002054 <HAL_RCC_ClockConfig+0x1bc>)
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	490a      	ldr	r1, [pc, #40]	@ (8002058 <HAL_RCC_ClockConfig+0x1c0>)
 8002030:	5ccb      	ldrb	r3, [r1, r3]
 8002032:	fa22 f303 	lsr.w	r3, r2, r3
 8002036:	4a09      	ldr	r2, [pc, #36]	@ (800205c <HAL_RCC_ClockConfig+0x1c4>)
 8002038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800203a:	4b09      	ldr	r3, [pc, #36]	@ (8002060 <HAL_RCC_ClockConfig+0x1c8>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff f9d0 	bl	80013e4 <HAL_InitTick>

  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40023c00 	.word	0x40023c00
 8002054:	40023800 	.word	0x40023800
 8002058:	08005180 	.word	0x08005180
 800205c:	20000000 	.word	0x20000000
 8002060:	20000004 	.word	0x20000004

08002064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002068:	b094      	sub	sp, #80	@ 0x50
 800206a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800206c:	2300      	movs	r3, #0
 800206e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002070:	2300      	movs	r3, #0
 8002072:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002074:	2300      	movs	r3, #0
 8002076:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002078:	2300      	movs	r3, #0
 800207a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800207c:	4b7c      	ldr	r3, [pc, #496]	@ (8002270 <HAL_RCC_GetSysClockFreq+0x20c>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f003 030c 	and.w	r3, r3, #12
 8002084:	2b08      	cmp	r3, #8
 8002086:	d00d      	beq.n	80020a4 <HAL_RCC_GetSysClockFreq+0x40>
 8002088:	2b08      	cmp	r3, #8
 800208a:	f200 80e7 	bhi.w	800225c <HAL_RCC_GetSysClockFreq+0x1f8>
 800208e:	2b00      	cmp	r3, #0
 8002090:	d002      	beq.n	8002098 <HAL_RCC_GetSysClockFreq+0x34>
 8002092:	2b04      	cmp	r3, #4
 8002094:	d003      	beq.n	800209e <HAL_RCC_GetSysClockFreq+0x3a>
 8002096:	e0e1      	b.n	800225c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002098:	4b76      	ldr	r3, [pc, #472]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x210>)
 800209a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800209c:	e0e1      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800209e:	4b76      	ldr	r3, [pc, #472]	@ (8002278 <HAL_RCC_GetSysClockFreq+0x214>)
 80020a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80020a2:	e0de      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020a4:	4b72      	ldr	r3, [pc, #456]	@ (8002270 <HAL_RCC_GetSysClockFreq+0x20c>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020ae:	4b70      	ldr	r3, [pc, #448]	@ (8002270 <HAL_RCC_GetSysClockFreq+0x20c>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d065      	beq.n	8002186 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020ba:	4b6d      	ldr	r3, [pc, #436]	@ (8002270 <HAL_RCC_GetSysClockFreq+0x20c>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	099b      	lsrs	r3, r3, #6
 80020c0:	2200      	movs	r2, #0
 80020c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80020c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80020c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80020ce:	2300      	movs	r3, #0
 80020d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80020d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80020d6:	4622      	mov	r2, r4
 80020d8:	462b      	mov	r3, r5
 80020da:	f04f 0000 	mov.w	r0, #0
 80020de:	f04f 0100 	mov.w	r1, #0
 80020e2:	0159      	lsls	r1, r3, #5
 80020e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020e8:	0150      	lsls	r0, r2, #5
 80020ea:	4602      	mov	r2, r0
 80020ec:	460b      	mov	r3, r1
 80020ee:	4621      	mov	r1, r4
 80020f0:	1a51      	subs	r1, r2, r1
 80020f2:	6139      	str	r1, [r7, #16]
 80020f4:	4629      	mov	r1, r5
 80020f6:	eb63 0301 	sbc.w	r3, r3, r1
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	f04f 0300 	mov.w	r3, #0
 8002104:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002108:	4659      	mov	r1, fp
 800210a:	018b      	lsls	r3, r1, #6
 800210c:	4651      	mov	r1, sl
 800210e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002112:	4651      	mov	r1, sl
 8002114:	018a      	lsls	r2, r1, #6
 8002116:	46d4      	mov	ip, sl
 8002118:	ebb2 080c 	subs.w	r8, r2, ip
 800211c:	4659      	mov	r1, fp
 800211e:	eb63 0901 	sbc.w	r9, r3, r1
 8002122:	f04f 0200 	mov.w	r2, #0
 8002126:	f04f 0300 	mov.w	r3, #0
 800212a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800212e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002132:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002136:	4690      	mov	r8, r2
 8002138:	4699      	mov	r9, r3
 800213a:	4623      	mov	r3, r4
 800213c:	eb18 0303 	adds.w	r3, r8, r3
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	462b      	mov	r3, r5
 8002144:	eb49 0303 	adc.w	r3, r9, r3
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	f04f 0200 	mov.w	r2, #0
 800214e:	f04f 0300 	mov.w	r3, #0
 8002152:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002156:	4629      	mov	r1, r5
 8002158:	024b      	lsls	r3, r1, #9
 800215a:	4620      	mov	r0, r4
 800215c:	4629      	mov	r1, r5
 800215e:	4604      	mov	r4, r0
 8002160:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002164:	4601      	mov	r1, r0
 8002166:	024a      	lsls	r2, r1, #9
 8002168:	4610      	mov	r0, r2
 800216a:	4619      	mov	r1, r3
 800216c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800216e:	2200      	movs	r2, #0
 8002170:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002172:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002174:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002178:	f7fe fd16 	bl	8000ba8 <__aeabi_uldivmod>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4613      	mov	r3, r2
 8002182:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002184:	e05c      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002186:	4b3a      	ldr	r3, [pc, #232]	@ (8002270 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	099b      	lsrs	r3, r3, #6
 800218c:	2200      	movs	r2, #0
 800218e:	4618      	mov	r0, r3
 8002190:	4611      	mov	r1, r2
 8002192:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002196:	623b      	str	r3, [r7, #32]
 8002198:	2300      	movs	r3, #0
 800219a:	627b      	str	r3, [r7, #36]	@ 0x24
 800219c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80021a0:	4642      	mov	r2, r8
 80021a2:	464b      	mov	r3, r9
 80021a4:	f04f 0000 	mov.w	r0, #0
 80021a8:	f04f 0100 	mov.w	r1, #0
 80021ac:	0159      	lsls	r1, r3, #5
 80021ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021b2:	0150      	lsls	r0, r2, #5
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	46c4      	mov	ip, r8
 80021ba:	ebb2 0a0c 	subs.w	sl, r2, ip
 80021be:	4640      	mov	r0, r8
 80021c0:	4649      	mov	r1, r9
 80021c2:	468c      	mov	ip, r1
 80021c4:	eb63 0b0c 	sbc.w	fp, r3, ip
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80021d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80021d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80021dc:	ebb2 040a 	subs.w	r4, r2, sl
 80021e0:	eb63 050b 	sbc.w	r5, r3, fp
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	f04f 0300 	mov.w	r3, #0
 80021ec:	00eb      	lsls	r3, r5, #3
 80021ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021f2:	00e2      	lsls	r2, r4, #3
 80021f4:	4614      	mov	r4, r2
 80021f6:	461d      	mov	r5, r3
 80021f8:	4603      	mov	r3, r0
 80021fa:	18e3      	adds	r3, r4, r3
 80021fc:	603b      	str	r3, [r7, #0]
 80021fe:	460b      	mov	r3, r1
 8002200:	eb45 0303 	adc.w	r3, r5, r3
 8002204:	607b      	str	r3, [r7, #4]
 8002206:	f04f 0200 	mov.w	r2, #0
 800220a:	f04f 0300 	mov.w	r3, #0
 800220e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002212:	4629      	mov	r1, r5
 8002214:	028b      	lsls	r3, r1, #10
 8002216:	4620      	mov	r0, r4
 8002218:	4629      	mov	r1, r5
 800221a:	4604      	mov	r4, r0
 800221c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002220:	4601      	mov	r1, r0
 8002222:	028a      	lsls	r2, r1, #10
 8002224:	4610      	mov	r0, r2
 8002226:	4619      	mov	r1, r3
 8002228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800222a:	2200      	movs	r2, #0
 800222c:	61bb      	str	r3, [r7, #24]
 800222e:	61fa      	str	r2, [r7, #28]
 8002230:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002234:	f7fe fcb8 	bl	8000ba8 <__aeabi_uldivmod>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	4613      	mov	r3, r2
 800223e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002240:	4b0b      	ldr	r3, [pc, #44]	@ (8002270 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	0c1b      	lsrs	r3, r3, #16
 8002246:	f003 0303 	and.w	r3, r3, #3
 800224a:	3301      	adds	r3, #1
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002250:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002254:	fbb2 f3f3 	udiv	r3, r2, r3
 8002258:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800225a:	e002      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800225c:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <HAL_RCC_GetSysClockFreq+0x210>)
 800225e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002260:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002262:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002264:	4618      	mov	r0, r3
 8002266:	3750      	adds	r7, #80	@ 0x50
 8002268:	46bd      	mov	sp, r7
 800226a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800226e:	bf00      	nop
 8002270:	40023800 	.word	0x40023800
 8002274:	00f42400 	.word	0x00f42400
 8002278:	007a1200 	.word	0x007a1200

0800227c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002280:	4b02      	ldr	r3, [pc, #8]	@ (800228c <HAL_RCC_GetHCLKFreq+0x10>)
 8002282:	681b      	ldr	r3, [r3, #0]
}
 8002284:	4618      	mov	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	20000000 	.word	0x20000000

08002290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002294:	f7ff fff2 	bl	800227c <HAL_RCC_GetHCLKFreq>
 8002298:	4602      	mov	r2, r0
 800229a:	4b05      	ldr	r3, [pc, #20]	@ (80022b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	0a9b      	lsrs	r3, r3, #10
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	4903      	ldr	r1, [pc, #12]	@ (80022b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022a6:	5ccb      	ldrb	r3, [r1, r3]
 80022a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40023800 	.word	0x40023800
 80022b4:	08005190 	.word	0x08005190

080022b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022bc:	f7ff ffde 	bl	800227c <HAL_RCC_GetHCLKFreq>
 80022c0:	4602      	mov	r2, r0
 80022c2:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	0b5b      	lsrs	r3, r3, #13
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	4903      	ldr	r1, [pc, #12]	@ (80022dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80022ce:	5ccb      	ldrb	r3, [r1, r3]
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40023800 	.word	0x40023800
 80022dc:	08005190 	.word	0x08005190

080022e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e042      	b.n	8002378 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7fe fee4 	bl	80010d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2224      	movs	r2, #36	@ 0x24
 8002310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68da      	ldr	r2, [r3, #12]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002322:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f000 f82b 	bl	8002380 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	691a      	ldr	r2, [r3, #16]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002338:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	695a      	ldr	r2, [r3, #20]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002348:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68da      	ldr	r2, [r3, #12]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002358:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2220      	movs	r2, #32
 8002364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2220      	movs	r2, #32
 800236c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002380:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002384:	b0c0      	sub	sp, #256	@ 0x100
 8002386:	af00      	add	r7, sp, #0
 8002388:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800238c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800239c:	68d9      	ldr	r1, [r3, #12]
 800239e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	ea40 0301 	orr.w	r3, r0, r1
 80023a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	431a      	orrs	r2, r3
 80023b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	431a      	orrs	r2, r3
 80023c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80023cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80023d8:	f021 010c 	bic.w	r1, r1, #12
 80023dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80023e6:	430b      	orrs	r3, r1
 80023e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80023f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023fa:	6999      	ldr	r1, [r3, #24]
 80023fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	ea40 0301 	orr.w	r3, r0, r1
 8002406:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	4b91      	ldr	r3, [pc, #580]	@ (8002654 <UART_SetConfig+0x2d4>)
 8002410:	429a      	cmp	r2, r3
 8002412:	d005      	beq.n	8002420 <UART_SetConfig+0xa0>
 8002414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	4b8f      	ldr	r3, [pc, #572]	@ (8002658 <UART_SetConfig+0x2d8>)
 800241c:	429a      	cmp	r2, r3
 800241e:	d104      	bne.n	800242a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002420:	f7ff ff4a 	bl	80022b8 <HAL_RCC_GetPCLK2Freq>
 8002424:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002428:	e003      	b.n	8002432 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800242a:	f7ff ff31 	bl	8002290 <HAL_RCC_GetPCLK1Freq>
 800242e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002436:	69db      	ldr	r3, [r3, #28]
 8002438:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800243c:	f040 8110 	bne.w	8002660 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002440:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002444:	2200      	movs	r2, #0
 8002446:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800244a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800244e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002452:	4622      	mov	r2, r4
 8002454:	462b      	mov	r3, r5
 8002456:	1891      	adds	r1, r2, r2
 8002458:	65b9      	str	r1, [r7, #88]	@ 0x58
 800245a:	415b      	adcs	r3, r3
 800245c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800245e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002462:	4620      	mov	r0, r4
 8002464:	4629      	mov	r1, r5
 8002466:	4604      	mov	r4, r0
 8002468:	eb12 0804 	adds.w	r8, r2, r4
 800246c:	460c      	mov	r4, r1
 800246e:	eb43 0904 	adc.w	r9, r3, r4
 8002472:	f04f 0200 	mov.w	r2, #0
 8002476:	f04f 0300 	mov.w	r3, #0
 800247a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800247e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002482:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002486:	4690      	mov	r8, r2
 8002488:	4699      	mov	r9, r3
 800248a:	4603      	mov	r3, r0
 800248c:	eb18 0303 	adds.w	r3, r8, r3
 8002490:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002494:	460b      	mov	r3, r1
 8002496:	eb49 0303 	adc.w	r3, r9, r3
 800249a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800249e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80024aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80024ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80024b2:	460b      	mov	r3, r1
 80024b4:	18db      	adds	r3, r3, r3
 80024b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80024b8:	4613      	mov	r3, r2
 80024ba:	eb42 0303 	adc.w	r3, r2, r3
 80024be:	657b      	str	r3, [r7, #84]	@ 0x54
 80024c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80024c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80024c8:	f7fe fb6e 	bl	8000ba8 <__aeabi_uldivmod>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	4b62      	ldr	r3, [pc, #392]	@ (800265c <UART_SetConfig+0x2dc>)
 80024d2:	fba3 2302 	umull	r2, r3, r3, r2
 80024d6:	095b      	lsrs	r3, r3, #5
 80024d8:	011c      	lsls	r4, r3, #4
 80024da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024de:	2200      	movs	r2, #0
 80024e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80024e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80024e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80024ec:	4642      	mov	r2, r8
 80024ee:	464b      	mov	r3, r9
 80024f0:	1891      	adds	r1, r2, r2
 80024f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80024f4:	415b      	adcs	r3, r3
 80024f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024fc:	4645      	mov	r5, r8
 80024fe:	eb12 0a05 	adds.w	sl, r2, r5
 8002502:	4640      	mov	r0, r8
 8002504:	4649      	mov	r1, r9
 8002506:	460d      	mov	r5, r1
 8002508:	eb43 0b05 	adc.w	fp, r3, r5
 800250c:	f04f 0200 	mov.w	r2, #0
 8002510:	f04f 0300 	mov.w	r3, #0
 8002514:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002518:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800251c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002520:	4692      	mov	sl, r2
 8002522:	469b      	mov	fp, r3
 8002524:	4603      	mov	r3, r0
 8002526:	eb1a 0303 	adds.w	r3, sl, r3
 800252a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800252e:	460b      	mov	r3, r1
 8002530:	eb4b 0303 	adc.w	r3, fp, r3
 8002534:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002544:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002548:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800254c:	460b      	mov	r3, r1
 800254e:	18db      	adds	r3, r3, r3
 8002550:	643b      	str	r3, [r7, #64]	@ 0x40
 8002552:	4613      	mov	r3, r2
 8002554:	eb42 0303 	adc.w	r3, r2, r3
 8002558:	647b      	str	r3, [r7, #68]	@ 0x44
 800255a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800255e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002562:	f7fe fb21 	bl	8000ba8 <__aeabi_uldivmod>
 8002566:	4602      	mov	r2, r0
 8002568:	460b      	mov	r3, r1
 800256a:	4611      	mov	r1, r2
 800256c:	4b3b      	ldr	r3, [pc, #236]	@ (800265c <UART_SetConfig+0x2dc>)
 800256e:	fba3 2301 	umull	r2, r3, r3, r1
 8002572:	095b      	lsrs	r3, r3, #5
 8002574:	2264      	movs	r2, #100	@ 0x64
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	1acb      	subs	r3, r1, r3
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002582:	4b36      	ldr	r3, [pc, #216]	@ (800265c <UART_SetConfig+0x2dc>)
 8002584:	fba3 2302 	umull	r2, r3, r3, r2
 8002588:	095b      	lsrs	r3, r3, #5
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002590:	441c      	add	r4, r3
 8002592:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002596:	2200      	movs	r2, #0
 8002598:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800259c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80025a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80025a4:	4642      	mov	r2, r8
 80025a6:	464b      	mov	r3, r9
 80025a8:	1891      	adds	r1, r2, r2
 80025aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80025ac:	415b      	adcs	r3, r3
 80025ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80025b4:	4641      	mov	r1, r8
 80025b6:	1851      	adds	r1, r2, r1
 80025b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80025ba:	4649      	mov	r1, r9
 80025bc:	414b      	adcs	r3, r1
 80025be:	637b      	str	r3, [r7, #52]	@ 0x34
 80025c0:	f04f 0200 	mov.w	r2, #0
 80025c4:	f04f 0300 	mov.w	r3, #0
 80025c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80025cc:	4659      	mov	r1, fp
 80025ce:	00cb      	lsls	r3, r1, #3
 80025d0:	4655      	mov	r5, sl
 80025d2:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80025d6:	4651      	mov	r1, sl
 80025d8:	00ca      	lsls	r2, r1, #3
 80025da:	4610      	mov	r0, r2
 80025dc:	4619      	mov	r1, r3
 80025de:	4603      	mov	r3, r0
 80025e0:	4642      	mov	r2, r8
 80025e2:	189b      	adds	r3, r3, r2
 80025e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80025e8:	464b      	mov	r3, r9
 80025ea:	460a      	mov	r2, r1
 80025ec:	eb42 0303 	adc.w	r3, r2, r3
 80025f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80025f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002600:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002604:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002608:	460b      	mov	r3, r1
 800260a:	18db      	adds	r3, r3, r3
 800260c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800260e:	4613      	mov	r3, r2
 8002610:	eb42 0303 	adc.w	r3, r2, r3
 8002614:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002616:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800261a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800261e:	f7fe fac3 	bl	8000ba8 <__aeabi_uldivmod>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4b0d      	ldr	r3, [pc, #52]	@ (800265c <UART_SetConfig+0x2dc>)
 8002628:	fba3 1302 	umull	r1, r3, r3, r2
 800262c:	095b      	lsrs	r3, r3, #5
 800262e:	2164      	movs	r1, #100	@ 0x64
 8002630:	fb01 f303 	mul.w	r3, r1, r3
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	3332      	adds	r3, #50	@ 0x32
 800263a:	4a08      	ldr	r2, [pc, #32]	@ (800265c <UART_SetConfig+0x2dc>)
 800263c:	fba2 2303 	umull	r2, r3, r2, r3
 8002640:	095b      	lsrs	r3, r3, #5
 8002642:	f003 0207 	and.w	r2, r3, #7
 8002646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4422      	add	r2, r4
 800264e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002650:	e10a      	b.n	8002868 <UART_SetConfig+0x4e8>
 8002652:	bf00      	nop
 8002654:	40011000 	.word	0x40011000
 8002658:	40011400 	.word	0x40011400
 800265c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002660:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002664:	2200      	movs	r2, #0
 8002666:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800266a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800266e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002672:	4642      	mov	r2, r8
 8002674:	464b      	mov	r3, r9
 8002676:	1891      	adds	r1, r2, r2
 8002678:	6239      	str	r1, [r7, #32]
 800267a:	415b      	adcs	r3, r3
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
 800267e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002682:	4641      	mov	r1, r8
 8002684:	1854      	adds	r4, r2, r1
 8002686:	46cc      	mov	ip, r9
 8002688:	eb43 050c 	adc.w	r5, r3, ip
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	f04f 0300 	mov.w	r3, #0
 8002694:	00eb      	lsls	r3, r5, #3
 8002696:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800269a:	00e2      	lsls	r2, r4, #3
 800269c:	4614      	mov	r4, r2
 800269e:	461d      	mov	r5, r3
 80026a0:	4640      	mov	r0, r8
 80026a2:	4649      	mov	r1, r9
 80026a4:	4603      	mov	r3, r0
 80026a6:	18e3      	adds	r3, r4, r3
 80026a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80026ac:	460b      	mov	r3, r1
 80026ae:	eb45 0303 	adc.w	r3, r5, r3
 80026b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80026b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80026c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80026c6:	f04f 0200 	mov.w	r2, #0
 80026ca:	f04f 0300 	mov.w	r3, #0
 80026ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80026d2:	4629      	mov	r1, r5
 80026d4:	008b      	lsls	r3, r1, #2
 80026d6:	4620      	mov	r0, r4
 80026d8:	4629      	mov	r1, r5
 80026da:	4604      	mov	r4, r0
 80026dc:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80026e0:	4601      	mov	r1, r0
 80026e2:	008a      	lsls	r2, r1, #2
 80026e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80026e8:	f7fe fa5e 	bl	8000ba8 <__aeabi_uldivmod>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4b60      	ldr	r3, [pc, #384]	@ (8002874 <UART_SetConfig+0x4f4>)
 80026f2:	fba3 2302 	umull	r2, r3, r3, r2
 80026f6:	095b      	lsrs	r3, r3, #5
 80026f8:	011c      	lsls	r4, r3, #4
 80026fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026fe:	2200      	movs	r2, #0
 8002700:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002704:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002708:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800270c:	4642      	mov	r2, r8
 800270e:	464b      	mov	r3, r9
 8002710:	1891      	adds	r1, r2, r2
 8002712:	61b9      	str	r1, [r7, #24]
 8002714:	415b      	adcs	r3, r3
 8002716:	61fb      	str	r3, [r7, #28]
 8002718:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800271c:	4641      	mov	r1, r8
 800271e:	1851      	adds	r1, r2, r1
 8002720:	6139      	str	r1, [r7, #16]
 8002722:	4649      	mov	r1, r9
 8002724:	414b      	adcs	r3, r1
 8002726:	617b      	str	r3, [r7, #20]
 8002728:	f04f 0200 	mov.w	r2, #0
 800272c:	f04f 0300 	mov.w	r3, #0
 8002730:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002734:	4659      	mov	r1, fp
 8002736:	00cb      	lsls	r3, r1, #3
 8002738:	4655      	mov	r5, sl
 800273a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800273e:	4651      	mov	r1, sl
 8002740:	00ca      	lsls	r2, r1, #3
 8002742:	4610      	mov	r0, r2
 8002744:	4619      	mov	r1, r3
 8002746:	4603      	mov	r3, r0
 8002748:	4642      	mov	r2, r8
 800274a:	189b      	adds	r3, r3, r2
 800274c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002750:	464b      	mov	r3, r9
 8002752:	460a      	mov	r2, r1
 8002754:	eb42 0303 	adc.w	r3, r2, r3
 8002758:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800275c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002766:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002774:	4649      	mov	r1, r9
 8002776:	008b      	lsls	r3, r1, #2
 8002778:	4645      	mov	r5, r8
 800277a:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800277e:	4641      	mov	r1, r8
 8002780:	008a      	lsls	r2, r1, #2
 8002782:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002786:	f7fe fa0f 	bl	8000ba8 <__aeabi_uldivmod>
 800278a:	4602      	mov	r2, r0
 800278c:	460b      	mov	r3, r1
 800278e:	4611      	mov	r1, r2
 8002790:	4b38      	ldr	r3, [pc, #224]	@ (8002874 <UART_SetConfig+0x4f4>)
 8002792:	fba3 2301 	umull	r2, r3, r3, r1
 8002796:	095b      	lsrs	r3, r3, #5
 8002798:	2264      	movs	r2, #100	@ 0x64
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	1acb      	subs	r3, r1, r3
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	3332      	adds	r3, #50	@ 0x32
 80027a4:	4a33      	ldr	r2, [pc, #204]	@ (8002874 <UART_SetConfig+0x4f4>)
 80027a6:	fba2 2303 	umull	r2, r3, r2, r3
 80027aa:	095b      	lsrs	r3, r3, #5
 80027ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027b0:	441c      	add	r4, r3
 80027b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027b6:	2200      	movs	r2, #0
 80027b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80027ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80027bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80027c0:	4642      	mov	r2, r8
 80027c2:	464b      	mov	r3, r9
 80027c4:	1891      	adds	r1, r2, r2
 80027c6:	60b9      	str	r1, [r7, #8]
 80027c8:	415b      	adcs	r3, r3
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027d0:	4641      	mov	r1, r8
 80027d2:	1851      	adds	r1, r2, r1
 80027d4:	6039      	str	r1, [r7, #0]
 80027d6:	4649      	mov	r1, r9
 80027d8:	414b      	adcs	r3, r1
 80027da:	607b      	str	r3, [r7, #4]
 80027dc:	f04f 0200 	mov.w	r2, #0
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80027e8:	4659      	mov	r1, fp
 80027ea:	00cb      	lsls	r3, r1, #3
 80027ec:	4655      	mov	r5, sl
 80027ee:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80027f2:	4651      	mov	r1, sl
 80027f4:	00ca      	lsls	r2, r1, #3
 80027f6:	4610      	mov	r0, r2
 80027f8:	4619      	mov	r1, r3
 80027fa:	4603      	mov	r3, r0
 80027fc:	4642      	mov	r2, r8
 80027fe:	189b      	adds	r3, r3, r2
 8002800:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002802:	464b      	mov	r3, r9
 8002804:	460a      	mov	r2, r1
 8002806:	eb42 0303 	adc.w	r3, r2, r3
 800280a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800280c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	663b      	str	r3, [r7, #96]	@ 0x60
 8002816:	667a      	str	r2, [r7, #100]	@ 0x64
 8002818:	f04f 0200 	mov.w	r2, #0
 800281c:	f04f 0300 	mov.w	r3, #0
 8002820:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002824:	4649      	mov	r1, r9
 8002826:	008b      	lsls	r3, r1, #2
 8002828:	4645      	mov	r5, r8
 800282a:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800282e:	4641      	mov	r1, r8
 8002830:	008a      	lsls	r2, r1, #2
 8002832:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002836:	f7fe f9b7 	bl	8000ba8 <__aeabi_uldivmod>
 800283a:	4602      	mov	r2, r0
 800283c:	460b      	mov	r3, r1
 800283e:	4b0d      	ldr	r3, [pc, #52]	@ (8002874 <UART_SetConfig+0x4f4>)
 8002840:	fba3 1302 	umull	r1, r3, r3, r2
 8002844:	095b      	lsrs	r3, r3, #5
 8002846:	2164      	movs	r1, #100	@ 0x64
 8002848:	fb01 f303 	mul.w	r3, r1, r3
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	3332      	adds	r3, #50	@ 0x32
 8002852:	4a08      	ldr	r2, [pc, #32]	@ (8002874 <UART_SetConfig+0x4f4>)
 8002854:	fba2 2303 	umull	r2, r3, r2, r3
 8002858:	095b      	lsrs	r3, r3, #5
 800285a:	f003 020f 	and.w	r2, r3, #15
 800285e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4422      	add	r2, r4
 8002866:	609a      	str	r2, [r3, #8]
}
 8002868:	bf00      	nop
 800286a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800286e:	46bd      	mov	sp, r7
 8002870:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002874:	51eb851f 	.word	0x51eb851f

08002878 <__cvt>:
 8002878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800287c:	b088      	sub	sp, #32
 800287e:	2b00      	cmp	r3, #0
 8002880:	461d      	mov	r5, r3
 8002882:	4614      	mov	r4, r2
 8002884:	bfbc      	itt	lt
 8002886:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800288a:	4614      	movlt	r4, r2
 800288c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800288e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002890:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002894:	bfb6      	itet	lt
 8002896:	461d      	movlt	r5, r3
 8002898:	2300      	movge	r3, #0
 800289a:	232d      	movlt	r3, #45	@ 0x2d
 800289c:	7013      	strb	r3, [r2, #0]
 800289e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80028a0:	f023 0820 	bic.w	r8, r3, #32
 80028a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80028a8:	d005      	beq.n	80028b6 <__cvt+0x3e>
 80028aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80028ae:	d100      	bne.n	80028b2 <__cvt+0x3a>
 80028b0:	3601      	adds	r6, #1
 80028b2:	2302      	movs	r3, #2
 80028b4:	e000      	b.n	80028b8 <__cvt+0x40>
 80028b6:	2303      	movs	r3, #3
 80028b8:	aa07      	add	r2, sp, #28
 80028ba:	9204      	str	r2, [sp, #16]
 80028bc:	aa06      	add	r2, sp, #24
 80028be:	e9cd a202 	strd	sl, r2, [sp, #8]
 80028c2:	e9cd 3600 	strd	r3, r6, [sp]
 80028c6:	4622      	mov	r2, r4
 80028c8:	462b      	mov	r3, r5
 80028ca:	f000 fe39 	bl	8003540 <_dtoa_r>
 80028ce:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80028d2:	4607      	mov	r7, r0
 80028d4:	d119      	bne.n	800290a <__cvt+0x92>
 80028d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80028d8:	07db      	lsls	r3, r3, #31
 80028da:	d50e      	bpl.n	80028fa <__cvt+0x82>
 80028dc:	eb00 0906 	add.w	r9, r0, r6
 80028e0:	2200      	movs	r2, #0
 80028e2:	2300      	movs	r3, #0
 80028e4:	4620      	mov	r0, r4
 80028e6:	4629      	mov	r1, r5
 80028e8:	f7fe f8ee 	bl	8000ac8 <__aeabi_dcmpeq>
 80028ec:	b108      	cbz	r0, 80028f2 <__cvt+0x7a>
 80028ee:	f8cd 901c 	str.w	r9, [sp, #28]
 80028f2:	2230      	movs	r2, #48	@ 0x30
 80028f4:	9b07      	ldr	r3, [sp, #28]
 80028f6:	454b      	cmp	r3, r9
 80028f8:	d31e      	bcc.n	8002938 <__cvt+0xc0>
 80028fa:	9b07      	ldr	r3, [sp, #28]
 80028fc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80028fe:	1bdb      	subs	r3, r3, r7
 8002900:	4638      	mov	r0, r7
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	b008      	add	sp, #32
 8002906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800290a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800290e:	eb00 0906 	add.w	r9, r0, r6
 8002912:	d1e5      	bne.n	80028e0 <__cvt+0x68>
 8002914:	7803      	ldrb	r3, [r0, #0]
 8002916:	2b30      	cmp	r3, #48	@ 0x30
 8002918:	d10a      	bne.n	8002930 <__cvt+0xb8>
 800291a:	2200      	movs	r2, #0
 800291c:	2300      	movs	r3, #0
 800291e:	4620      	mov	r0, r4
 8002920:	4629      	mov	r1, r5
 8002922:	f7fe f8d1 	bl	8000ac8 <__aeabi_dcmpeq>
 8002926:	b918      	cbnz	r0, 8002930 <__cvt+0xb8>
 8002928:	f1c6 0601 	rsb	r6, r6, #1
 800292c:	f8ca 6000 	str.w	r6, [sl]
 8002930:	f8da 3000 	ldr.w	r3, [sl]
 8002934:	4499      	add	r9, r3
 8002936:	e7d3      	b.n	80028e0 <__cvt+0x68>
 8002938:	1c59      	adds	r1, r3, #1
 800293a:	9107      	str	r1, [sp, #28]
 800293c:	701a      	strb	r2, [r3, #0]
 800293e:	e7d9      	b.n	80028f4 <__cvt+0x7c>

08002940 <__exponent>:
 8002940:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002942:	2900      	cmp	r1, #0
 8002944:	bfba      	itte	lt
 8002946:	4249      	neglt	r1, r1
 8002948:	232d      	movlt	r3, #45	@ 0x2d
 800294a:	232b      	movge	r3, #43	@ 0x2b
 800294c:	2909      	cmp	r1, #9
 800294e:	7002      	strb	r2, [r0, #0]
 8002950:	7043      	strb	r3, [r0, #1]
 8002952:	dd29      	ble.n	80029a8 <__exponent+0x68>
 8002954:	f10d 0307 	add.w	r3, sp, #7
 8002958:	461d      	mov	r5, r3
 800295a:	270a      	movs	r7, #10
 800295c:	461a      	mov	r2, r3
 800295e:	fbb1 f6f7 	udiv	r6, r1, r7
 8002962:	fb07 1416 	mls	r4, r7, r6, r1
 8002966:	3430      	adds	r4, #48	@ 0x30
 8002968:	f802 4c01 	strb.w	r4, [r2, #-1]
 800296c:	460c      	mov	r4, r1
 800296e:	2c63      	cmp	r4, #99	@ 0x63
 8002970:	f103 33ff 	add.w	r3, r3, #4294967295
 8002974:	4631      	mov	r1, r6
 8002976:	dcf1      	bgt.n	800295c <__exponent+0x1c>
 8002978:	3130      	adds	r1, #48	@ 0x30
 800297a:	1e94      	subs	r4, r2, #2
 800297c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002980:	1c41      	adds	r1, r0, #1
 8002982:	4623      	mov	r3, r4
 8002984:	42ab      	cmp	r3, r5
 8002986:	d30a      	bcc.n	800299e <__exponent+0x5e>
 8002988:	f10d 0309 	add.w	r3, sp, #9
 800298c:	1a9b      	subs	r3, r3, r2
 800298e:	42ac      	cmp	r4, r5
 8002990:	bf88      	it	hi
 8002992:	2300      	movhi	r3, #0
 8002994:	3302      	adds	r3, #2
 8002996:	4403      	add	r3, r0
 8002998:	1a18      	subs	r0, r3, r0
 800299a:	b003      	add	sp, #12
 800299c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800299e:	f813 6b01 	ldrb.w	r6, [r3], #1
 80029a2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80029a6:	e7ed      	b.n	8002984 <__exponent+0x44>
 80029a8:	2330      	movs	r3, #48	@ 0x30
 80029aa:	3130      	adds	r1, #48	@ 0x30
 80029ac:	7083      	strb	r3, [r0, #2]
 80029ae:	70c1      	strb	r1, [r0, #3]
 80029b0:	1d03      	adds	r3, r0, #4
 80029b2:	e7f1      	b.n	8002998 <__exponent+0x58>

080029b4 <_printf_float>:
 80029b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029b8:	b091      	sub	sp, #68	@ 0x44
 80029ba:	460c      	mov	r4, r1
 80029bc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80029c0:	4616      	mov	r6, r2
 80029c2:	461f      	mov	r7, r3
 80029c4:	4605      	mov	r5, r0
 80029c6:	f000 fcbb 	bl	8003340 <_localeconv_r>
 80029ca:	6803      	ldr	r3, [r0, #0]
 80029cc:	9308      	str	r3, [sp, #32]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fd fc4e 	bl	8000270 <strlen>
 80029d4:	2300      	movs	r3, #0
 80029d6:	930e      	str	r3, [sp, #56]	@ 0x38
 80029d8:	f8d8 3000 	ldr.w	r3, [r8]
 80029dc:	9009      	str	r0, [sp, #36]	@ 0x24
 80029de:	3307      	adds	r3, #7
 80029e0:	f023 0307 	bic.w	r3, r3, #7
 80029e4:	f103 0208 	add.w	r2, r3, #8
 80029e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80029ec:	f8d4 b000 	ldr.w	fp, [r4]
 80029f0:	f8c8 2000 	str.w	r2, [r8]
 80029f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80029f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80029fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80029fe:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002a02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002a06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002a0a:	4b9d      	ldr	r3, [pc, #628]	@ (8002c80 <_printf_float+0x2cc>)
 8002a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a10:	f7fe f88c 	bl	8000b2c <__aeabi_dcmpun>
 8002a14:	bb70      	cbnz	r0, 8002a74 <_printf_float+0xc0>
 8002a16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002a1a:	4b99      	ldr	r3, [pc, #612]	@ (8002c80 <_printf_float+0x2cc>)
 8002a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a20:	f7fe f866 	bl	8000af0 <__aeabi_dcmple>
 8002a24:	bb30      	cbnz	r0, 8002a74 <_printf_float+0xc0>
 8002a26:	2200      	movs	r2, #0
 8002a28:	2300      	movs	r3, #0
 8002a2a:	4640      	mov	r0, r8
 8002a2c:	4649      	mov	r1, r9
 8002a2e:	f7fe f855 	bl	8000adc <__aeabi_dcmplt>
 8002a32:	b110      	cbz	r0, 8002a3a <_printf_float+0x86>
 8002a34:	232d      	movs	r3, #45	@ 0x2d
 8002a36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a3a:	4a92      	ldr	r2, [pc, #584]	@ (8002c84 <_printf_float+0x2d0>)
 8002a3c:	4b92      	ldr	r3, [pc, #584]	@ (8002c88 <_printf_float+0x2d4>)
 8002a3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002a42:	bf8c      	ite	hi
 8002a44:	4690      	movhi	r8, r2
 8002a46:	4698      	movls	r8, r3
 8002a48:	2303      	movs	r3, #3
 8002a4a:	6123      	str	r3, [r4, #16]
 8002a4c:	f02b 0304 	bic.w	r3, fp, #4
 8002a50:	6023      	str	r3, [r4, #0]
 8002a52:	f04f 0900 	mov.w	r9, #0
 8002a56:	9700      	str	r7, [sp, #0]
 8002a58:	4633      	mov	r3, r6
 8002a5a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002a5c:	4621      	mov	r1, r4
 8002a5e:	4628      	mov	r0, r5
 8002a60:	f000 f9d4 	bl	8002e0c <_printf_common>
 8002a64:	3001      	adds	r0, #1
 8002a66:	f040 808f 	bne.w	8002b88 <_printf_float+0x1d4>
 8002a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6e:	b011      	add	sp, #68	@ 0x44
 8002a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a74:	4642      	mov	r2, r8
 8002a76:	464b      	mov	r3, r9
 8002a78:	4640      	mov	r0, r8
 8002a7a:	4649      	mov	r1, r9
 8002a7c:	f7fe f856 	bl	8000b2c <__aeabi_dcmpun>
 8002a80:	b140      	cbz	r0, 8002a94 <_printf_float+0xe0>
 8002a82:	464b      	mov	r3, r9
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	bfbc      	itt	lt
 8002a88:	232d      	movlt	r3, #45	@ 0x2d
 8002a8a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002a8e:	4a7f      	ldr	r2, [pc, #508]	@ (8002c8c <_printf_float+0x2d8>)
 8002a90:	4b7f      	ldr	r3, [pc, #508]	@ (8002c90 <_printf_float+0x2dc>)
 8002a92:	e7d4      	b.n	8002a3e <_printf_float+0x8a>
 8002a94:	6863      	ldr	r3, [r4, #4]
 8002a96:	1c5a      	adds	r2, r3, #1
 8002a98:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002a9c:	d13f      	bne.n	8002b1e <_printf_float+0x16a>
 8002a9e:	2306      	movs	r3, #6
 8002aa0:	6063      	str	r3, [r4, #4]
 8002aa2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	6023      	str	r3, [r4, #0]
 8002aaa:	9206      	str	r2, [sp, #24]
 8002aac:	aa0e      	add	r2, sp, #56	@ 0x38
 8002aae:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002ab2:	aa0d      	add	r2, sp, #52	@ 0x34
 8002ab4:	9203      	str	r2, [sp, #12]
 8002ab6:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002aba:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002abe:	6863      	ldr	r3, [r4, #4]
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	4642      	mov	r2, r8
 8002ac4:	464b      	mov	r3, r9
 8002ac6:	4628      	mov	r0, r5
 8002ac8:	910a      	str	r1, [sp, #40]	@ 0x28
 8002aca:	f7ff fed5 	bl	8002878 <__cvt>
 8002ace:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002ad0:	2947      	cmp	r1, #71	@ 0x47
 8002ad2:	4680      	mov	r8, r0
 8002ad4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002ad6:	d128      	bne.n	8002b2a <_printf_float+0x176>
 8002ad8:	1cc8      	adds	r0, r1, #3
 8002ada:	db02      	blt.n	8002ae2 <_printf_float+0x12e>
 8002adc:	6863      	ldr	r3, [r4, #4]
 8002ade:	4299      	cmp	r1, r3
 8002ae0:	dd40      	ble.n	8002b64 <_printf_float+0x1b0>
 8002ae2:	f1aa 0a02 	sub.w	sl, sl, #2
 8002ae6:	fa5f fa8a 	uxtb.w	sl, sl
 8002aea:	3901      	subs	r1, #1
 8002aec:	4652      	mov	r2, sl
 8002aee:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002af2:	910d      	str	r1, [sp, #52]	@ 0x34
 8002af4:	f7ff ff24 	bl	8002940 <__exponent>
 8002af8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002afa:	1813      	adds	r3, r2, r0
 8002afc:	2a01      	cmp	r2, #1
 8002afe:	4681      	mov	r9, r0
 8002b00:	6123      	str	r3, [r4, #16]
 8002b02:	dc02      	bgt.n	8002b0a <_printf_float+0x156>
 8002b04:	6822      	ldr	r2, [r4, #0]
 8002b06:	07d2      	lsls	r2, r2, #31
 8002b08:	d501      	bpl.n	8002b0e <_printf_float+0x15a>
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	6123      	str	r3, [r4, #16]
 8002b0e:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d09f      	beq.n	8002a56 <_printf_float+0xa2>
 8002b16:	232d      	movs	r3, #45	@ 0x2d
 8002b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002b1c:	e79b      	b.n	8002a56 <_printf_float+0xa2>
 8002b1e:	2947      	cmp	r1, #71	@ 0x47
 8002b20:	d1bf      	bne.n	8002aa2 <_printf_float+0xee>
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1bd      	bne.n	8002aa2 <_printf_float+0xee>
 8002b26:	2301      	movs	r3, #1
 8002b28:	e7ba      	b.n	8002aa0 <_printf_float+0xec>
 8002b2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002b2e:	d9dc      	bls.n	8002aea <_printf_float+0x136>
 8002b30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002b34:	d118      	bne.n	8002b68 <_printf_float+0x1b4>
 8002b36:	2900      	cmp	r1, #0
 8002b38:	6863      	ldr	r3, [r4, #4]
 8002b3a:	dd0b      	ble.n	8002b54 <_printf_float+0x1a0>
 8002b3c:	6121      	str	r1, [r4, #16]
 8002b3e:	b913      	cbnz	r3, 8002b46 <_printf_float+0x192>
 8002b40:	6822      	ldr	r2, [r4, #0]
 8002b42:	07d0      	lsls	r0, r2, #31
 8002b44:	d502      	bpl.n	8002b4c <_printf_float+0x198>
 8002b46:	3301      	adds	r3, #1
 8002b48:	440b      	add	r3, r1
 8002b4a:	6123      	str	r3, [r4, #16]
 8002b4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002b4e:	f04f 0900 	mov.w	r9, #0
 8002b52:	e7dc      	b.n	8002b0e <_printf_float+0x15a>
 8002b54:	b913      	cbnz	r3, 8002b5c <_printf_float+0x1a8>
 8002b56:	6822      	ldr	r2, [r4, #0]
 8002b58:	07d2      	lsls	r2, r2, #31
 8002b5a:	d501      	bpl.n	8002b60 <_printf_float+0x1ac>
 8002b5c:	3302      	adds	r3, #2
 8002b5e:	e7f4      	b.n	8002b4a <_printf_float+0x196>
 8002b60:	2301      	movs	r3, #1
 8002b62:	e7f2      	b.n	8002b4a <_printf_float+0x196>
 8002b64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002b68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002b6a:	4299      	cmp	r1, r3
 8002b6c:	db05      	blt.n	8002b7a <_printf_float+0x1c6>
 8002b6e:	6823      	ldr	r3, [r4, #0]
 8002b70:	6121      	str	r1, [r4, #16]
 8002b72:	07d8      	lsls	r0, r3, #31
 8002b74:	d5ea      	bpl.n	8002b4c <_printf_float+0x198>
 8002b76:	1c4b      	adds	r3, r1, #1
 8002b78:	e7e7      	b.n	8002b4a <_printf_float+0x196>
 8002b7a:	2900      	cmp	r1, #0
 8002b7c:	bfd4      	ite	le
 8002b7e:	f1c1 0202 	rsble	r2, r1, #2
 8002b82:	2201      	movgt	r2, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	e7e0      	b.n	8002b4a <_printf_float+0x196>
 8002b88:	6823      	ldr	r3, [r4, #0]
 8002b8a:	055a      	lsls	r2, r3, #21
 8002b8c:	d407      	bmi.n	8002b9e <_printf_float+0x1ea>
 8002b8e:	6923      	ldr	r3, [r4, #16]
 8002b90:	4642      	mov	r2, r8
 8002b92:	4631      	mov	r1, r6
 8002b94:	4628      	mov	r0, r5
 8002b96:	47b8      	blx	r7
 8002b98:	3001      	adds	r0, #1
 8002b9a:	d12b      	bne.n	8002bf4 <_printf_float+0x240>
 8002b9c:	e765      	b.n	8002a6a <_printf_float+0xb6>
 8002b9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002ba2:	f240 80dd 	bls.w	8002d60 <_printf_float+0x3ac>
 8002ba6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002baa:	2200      	movs	r2, #0
 8002bac:	2300      	movs	r3, #0
 8002bae:	f7fd ff8b 	bl	8000ac8 <__aeabi_dcmpeq>
 8002bb2:	2800      	cmp	r0, #0
 8002bb4:	d033      	beq.n	8002c1e <_printf_float+0x26a>
 8002bb6:	4a37      	ldr	r2, [pc, #220]	@ (8002c94 <_printf_float+0x2e0>)
 8002bb8:	2301      	movs	r3, #1
 8002bba:	4631      	mov	r1, r6
 8002bbc:	4628      	mov	r0, r5
 8002bbe:	47b8      	blx	r7
 8002bc0:	3001      	adds	r0, #1
 8002bc2:	f43f af52 	beq.w	8002a6a <_printf_float+0xb6>
 8002bc6:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002bca:	4543      	cmp	r3, r8
 8002bcc:	db02      	blt.n	8002bd4 <_printf_float+0x220>
 8002bce:	6823      	ldr	r3, [r4, #0]
 8002bd0:	07d8      	lsls	r0, r3, #31
 8002bd2:	d50f      	bpl.n	8002bf4 <_printf_float+0x240>
 8002bd4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002bd8:	4631      	mov	r1, r6
 8002bda:	4628      	mov	r0, r5
 8002bdc:	47b8      	blx	r7
 8002bde:	3001      	adds	r0, #1
 8002be0:	f43f af43 	beq.w	8002a6a <_printf_float+0xb6>
 8002be4:	f04f 0900 	mov.w	r9, #0
 8002be8:	f108 38ff 	add.w	r8, r8, #4294967295
 8002bec:	f104 0a1a 	add.w	sl, r4, #26
 8002bf0:	45c8      	cmp	r8, r9
 8002bf2:	dc09      	bgt.n	8002c08 <_printf_float+0x254>
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	079b      	lsls	r3, r3, #30
 8002bf8:	f100 8103 	bmi.w	8002e02 <_printf_float+0x44e>
 8002bfc:	68e0      	ldr	r0, [r4, #12]
 8002bfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002c00:	4298      	cmp	r0, r3
 8002c02:	bfb8      	it	lt
 8002c04:	4618      	movlt	r0, r3
 8002c06:	e732      	b.n	8002a6e <_printf_float+0xba>
 8002c08:	2301      	movs	r3, #1
 8002c0a:	4652      	mov	r2, sl
 8002c0c:	4631      	mov	r1, r6
 8002c0e:	4628      	mov	r0, r5
 8002c10:	47b8      	blx	r7
 8002c12:	3001      	adds	r0, #1
 8002c14:	f43f af29 	beq.w	8002a6a <_printf_float+0xb6>
 8002c18:	f109 0901 	add.w	r9, r9, #1
 8002c1c:	e7e8      	b.n	8002bf0 <_printf_float+0x23c>
 8002c1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	dc39      	bgt.n	8002c98 <_printf_float+0x2e4>
 8002c24:	4a1b      	ldr	r2, [pc, #108]	@ (8002c94 <_printf_float+0x2e0>)
 8002c26:	2301      	movs	r3, #1
 8002c28:	4631      	mov	r1, r6
 8002c2a:	4628      	mov	r0, r5
 8002c2c:	47b8      	blx	r7
 8002c2e:	3001      	adds	r0, #1
 8002c30:	f43f af1b 	beq.w	8002a6a <_printf_float+0xb6>
 8002c34:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8002c38:	ea59 0303 	orrs.w	r3, r9, r3
 8002c3c:	d102      	bne.n	8002c44 <_printf_float+0x290>
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	07d9      	lsls	r1, r3, #31
 8002c42:	d5d7      	bpl.n	8002bf4 <_printf_float+0x240>
 8002c44:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002c48:	4631      	mov	r1, r6
 8002c4a:	4628      	mov	r0, r5
 8002c4c:	47b8      	blx	r7
 8002c4e:	3001      	adds	r0, #1
 8002c50:	f43f af0b 	beq.w	8002a6a <_printf_float+0xb6>
 8002c54:	f04f 0a00 	mov.w	sl, #0
 8002c58:	f104 0b1a 	add.w	fp, r4, #26
 8002c5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002c5e:	425b      	negs	r3, r3
 8002c60:	4553      	cmp	r3, sl
 8002c62:	dc01      	bgt.n	8002c68 <_printf_float+0x2b4>
 8002c64:	464b      	mov	r3, r9
 8002c66:	e793      	b.n	8002b90 <_printf_float+0x1dc>
 8002c68:	2301      	movs	r3, #1
 8002c6a:	465a      	mov	r2, fp
 8002c6c:	4631      	mov	r1, r6
 8002c6e:	4628      	mov	r0, r5
 8002c70:	47b8      	blx	r7
 8002c72:	3001      	adds	r0, #1
 8002c74:	f43f aef9 	beq.w	8002a6a <_printf_float+0xb6>
 8002c78:	f10a 0a01 	add.w	sl, sl, #1
 8002c7c:	e7ee      	b.n	8002c5c <_printf_float+0x2a8>
 8002c7e:	bf00      	nop
 8002c80:	7fefffff 	.word	0x7fefffff
 8002c84:	0800519c 	.word	0x0800519c
 8002c88:	08005198 	.word	0x08005198
 8002c8c:	080051a4 	.word	0x080051a4
 8002c90:	080051a0 	.word	0x080051a0
 8002c94:	080051a8 	.word	0x080051a8
 8002c98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002c9a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002c9e:	4553      	cmp	r3, sl
 8002ca0:	bfa8      	it	ge
 8002ca2:	4653      	movge	r3, sl
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	4699      	mov	r9, r3
 8002ca8:	dc36      	bgt.n	8002d18 <_printf_float+0x364>
 8002caa:	f04f 0b00 	mov.w	fp, #0
 8002cae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002cb2:	f104 021a 	add.w	r2, r4, #26
 8002cb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002cb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8002cba:	eba3 0309 	sub.w	r3, r3, r9
 8002cbe:	455b      	cmp	r3, fp
 8002cc0:	dc31      	bgt.n	8002d26 <_printf_float+0x372>
 8002cc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002cc4:	459a      	cmp	sl, r3
 8002cc6:	dc3a      	bgt.n	8002d3e <_printf_float+0x38a>
 8002cc8:	6823      	ldr	r3, [r4, #0]
 8002cca:	07da      	lsls	r2, r3, #31
 8002ccc:	d437      	bmi.n	8002d3e <_printf_float+0x38a>
 8002cce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002cd0:	ebaa 0903 	sub.w	r9, sl, r3
 8002cd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002cd6:	ebaa 0303 	sub.w	r3, sl, r3
 8002cda:	4599      	cmp	r9, r3
 8002cdc:	bfa8      	it	ge
 8002cde:	4699      	movge	r9, r3
 8002ce0:	f1b9 0f00 	cmp.w	r9, #0
 8002ce4:	dc33      	bgt.n	8002d4e <_printf_float+0x39a>
 8002ce6:	f04f 0800 	mov.w	r8, #0
 8002cea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002cee:	f104 0b1a 	add.w	fp, r4, #26
 8002cf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002cf4:	ebaa 0303 	sub.w	r3, sl, r3
 8002cf8:	eba3 0309 	sub.w	r3, r3, r9
 8002cfc:	4543      	cmp	r3, r8
 8002cfe:	f77f af79 	ble.w	8002bf4 <_printf_float+0x240>
 8002d02:	2301      	movs	r3, #1
 8002d04:	465a      	mov	r2, fp
 8002d06:	4631      	mov	r1, r6
 8002d08:	4628      	mov	r0, r5
 8002d0a:	47b8      	blx	r7
 8002d0c:	3001      	adds	r0, #1
 8002d0e:	f43f aeac 	beq.w	8002a6a <_printf_float+0xb6>
 8002d12:	f108 0801 	add.w	r8, r8, #1
 8002d16:	e7ec      	b.n	8002cf2 <_printf_float+0x33e>
 8002d18:	4642      	mov	r2, r8
 8002d1a:	4631      	mov	r1, r6
 8002d1c:	4628      	mov	r0, r5
 8002d1e:	47b8      	blx	r7
 8002d20:	3001      	adds	r0, #1
 8002d22:	d1c2      	bne.n	8002caa <_printf_float+0x2f6>
 8002d24:	e6a1      	b.n	8002a6a <_printf_float+0xb6>
 8002d26:	2301      	movs	r3, #1
 8002d28:	4631      	mov	r1, r6
 8002d2a:	4628      	mov	r0, r5
 8002d2c:	920a      	str	r2, [sp, #40]	@ 0x28
 8002d2e:	47b8      	blx	r7
 8002d30:	3001      	adds	r0, #1
 8002d32:	f43f ae9a 	beq.w	8002a6a <_printf_float+0xb6>
 8002d36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002d38:	f10b 0b01 	add.w	fp, fp, #1
 8002d3c:	e7bb      	b.n	8002cb6 <_printf_float+0x302>
 8002d3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002d42:	4631      	mov	r1, r6
 8002d44:	4628      	mov	r0, r5
 8002d46:	47b8      	blx	r7
 8002d48:	3001      	adds	r0, #1
 8002d4a:	d1c0      	bne.n	8002cce <_printf_float+0x31a>
 8002d4c:	e68d      	b.n	8002a6a <_printf_float+0xb6>
 8002d4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002d50:	464b      	mov	r3, r9
 8002d52:	4442      	add	r2, r8
 8002d54:	4631      	mov	r1, r6
 8002d56:	4628      	mov	r0, r5
 8002d58:	47b8      	blx	r7
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	d1c3      	bne.n	8002ce6 <_printf_float+0x332>
 8002d5e:	e684      	b.n	8002a6a <_printf_float+0xb6>
 8002d60:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002d64:	f1ba 0f01 	cmp.w	sl, #1
 8002d68:	dc01      	bgt.n	8002d6e <_printf_float+0x3ba>
 8002d6a:	07db      	lsls	r3, r3, #31
 8002d6c:	d536      	bpl.n	8002ddc <_printf_float+0x428>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	4642      	mov	r2, r8
 8002d72:	4631      	mov	r1, r6
 8002d74:	4628      	mov	r0, r5
 8002d76:	47b8      	blx	r7
 8002d78:	3001      	adds	r0, #1
 8002d7a:	f43f ae76 	beq.w	8002a6a <_printf_float+0xb6>
 8002d7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002d82:	4631      	mov	r1, r6
 8002d84:	4628      	mov	r0, r5
 8002d86:	47b8      	blx	r7
 8002d88:	3001      	adds	r0, #1
 8002d8a:	f43f ae6e 	beq.w	8002a6a <_printf_float+0xb6>
 8002d8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002d92:	2200      	movs	r2, #0
 8002d94:	2300      	movs	r3, #0
 8002d96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002d9a:	f7fd fe95 	bl	8000ac8 <__aeabi_dcmpeq>
 8002d9e:	b9c0      	cbnz	r0, 8002dd2 <_printf_float+0x41e>
 8002da0:	4653      	mov	r3, sl
 8002da2:	f108 0201 	add.w	r2, r8, #1
 8002da6:	4631      	mov	r1, r6
 8002da8:	4628      	mov	r0, r5
 8002daa:	47b8      	blx	r7
 8002dac:	3001      	adds	r0, #1
 8002dae:	d10c      	bne.n	8002dca <_printf_float+0x416>
 8002db0:	e65b      	b.n	8002a6a <_printf_float+0xb6>
 8002db2:	2301      	movs	r3, #1
 8002db4:	465a      	mov	r2, fp
 8002db6:	4631      	mov	r1, r6
 8002db8:	4628      	mov	r0, r5
 8002dba:	47b8      	blx	r7
 8002dbc:	3001      	adds	r0, #1
 8002dbe:	f43f ae54 	beq.w	8002a6a <_printf_float+0xb6>
 8002dc2:	f108 0801 	add.w	r8, r8, #1
 8002dc6:	45d0      	cmp	r8, sl
 8002dc8:	dbf3      	blt.n	8002db2 <_printf_float+0x3fe>
 8002dca:	464b      	mov	r3, r9
 8002dcc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002dd0:	e6df      	b.n	8002b92 <_printf_float+0x1de>
 8002dd2:	f04f 0800 	mov.w	r8, #0
 8002dd6:	f104 0b1a 	add.w	fp, r4, #26
 8002dda:	e7f4      	b.n	8002dc6 <_printf_float+0x412>
 8002ddc:	2301      	movs	r3, #1
 8002dde:	4642      	mov	r2, r8
 8002de0:	e7e1      	b.n	8002da6 <_printf_float+0x3f2>
 8002de2:	2301      	movs	r3, #1
 8002de4:	464a      	mov	r2, r9
 8002de6:	4631      	mov	r1, r6
 8002de8:	4628      	mov	r0, r5
 8002dea:	47b8      	blx	r7
 8002dec:	3001      	adds	r0, #1
 8002dee:	f43f ae3c 	beq.w	8002a6a <_printf_float+0xb6>
 8002df2:	f108 0801 	add.w	r8, r8, #1
 8002df6:	68e3      	ldr	r3, [r4, #12]
 8002df8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8002dfa:	1a5b      	subs	r3, r3, r1
 8002dfc:	4543      	cmp	r3, r8
 8002dfe:	dcf0      	bgt.n	8002de2 <_printf_float+0x42e>
 8002e00:	e6fc      	b.n	8002bfc <_printf_float+0x248>
 8002e02:	f04f 0800 	mov.w	r8, #0
 8002e06:	f104 0919 	add.w	r9, r4, #25
 8002e0a:	e7f4      	b.n	8002df6 <_printf_float+0x442>

08002e0c <_printf_common>:
 8002e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e10:	4616      	mov	r6, r2
 8002e12:	4698      	mov	r8, r3
 8002e14:	688a      	ldr	r2, [r1, #8]
 8002e16:	690b      	ldr	r3, [r1, #16]
 8002e18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	bfb8      	it	lt
 8002e20:	4613      	movlt	r3, r2
 8002e22:	6033      	str	r3, [r6, #0]
 8002e24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002e28:	4607      	mov	r7, r0
 8002e2a:	460c      	mov	r4, r1
 8002e2c:	b10a      	cbz	r2, 8002e32 <_printf_common+0x26>
 8002e2e:	3301      	adds	r3, #1
 8002e30:	6033      	str	r3, [r6, #0]
 8002e32:	6823      	ldr	r3, [r4, #0]
 8002e34:	0699      	lsls	r1, r3, #26
 8002e36:	bf42      	ittt	mi
 8002e38:	6833      	ldrmi	r3, [r6, #0]
 8002e3a:	3302      	addmi	r3, #2
 8002e3c:	6033      	strmi	r3, [r6, #0]
 8002e3e:	6825      	ldr	r5, [r4, #0]
 8002e40:	f015 0506 	ands.w	r5, r5, #6
 8002e44:	d106      	bne.n	8002e54 <_printf_common+0x48>
 8002e46:	f104 0a19 	add.w	sl, r4, #25
 8002e4a:	68e3      	ldr	r3, [r4, #12]
 8002e4c:	6832      	ldr	r2, [r6, #0]
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	42ab      	cmp	r3, r5
 8002e52:	dc26      	bgt.n	8002ea2 <_printf_common+0x96>
 8002e54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002e58:	6822      	ldr	r2, [r4, #0]
 8002e5a:	3b00      	subs	r3, #0
 8002e5c:	bf18      	it	ne
 8002e5e:	2301      	movne	r3, #1
 8002e60:	0692      	lsls	r2, r2, #26
 8002e62:	d42b      	bmi.n	8002ebc <_printf_common+0xb0>
 8002e64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002e68:	4641      	mov	r1, r8
 8002e6a:	4638      	mov	r0, r7
 8002e6c:	47c8      	blx	r9
 8002e6e:	3001      	adds	r0, #1
 8002e70:	d01e      	beq.n	8002eb0 <_printf_common+0xa4>
 8002e72:	6823      	ldr	r3, [r4, #0]
 8002e74:	6922      	ldr	r2, [r4, #16]
 8002e76:	f003 0306 	and.w	r3, r3, #6
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	bf02      	ittt	eq
 8002e7e:	68e5      	ldreq	r5, [r4, #12]
 8002e80:	6833      	ldreq	r3, [r6, #0]
 8002e82:	1aed      	subeq	r5, r5, r3
 8002e84:	68a3      	ldr	r3, [r4, #8]
 8002e86:	bf0c      	ite	eq
 8002e88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e8c:	2500      	movne	r5, #0
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	bfc4      	itt	gt
 8002e92:	1a9b      	subgt	r3, r3, r2
 8002e94:	18ed      	addgt	r5, r5, r3
 8002e96:	2600      	movs	r6, #0
 8002e98:	341a      	adds	r4, #26
 8002e9a:	42b5      	cmp	r5, r6
 8002e9c:	d11a      	bne.n	8002ed4 <_printf_common+0xc8>
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	e008      	b.n	8002eb4 <_printf_common+0xa8>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	4652      	mov	r2, sl
 8002ea6:	4641      	mov	r1, r8
 8002ea8:	4638      	mov	r0, r7
 8002eaa:	47c8      	blx	r9
 8002eac:	3001      	adds	r0, #1
 8002eae:	d103      	bne.n	8002eb8 <_printf_common+0xac>
 8002eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002eb8:	3501      	adds	r5, #1
 8002eba:	e7c6      	b.n	8002e4a <_printf_common+0x3e>
 8002ebc:	18e1      	adds	r1, r4, r3
 8002ebe:	1c5a      	adds	r2, r3, #1
 8002ec0:	2030      	movs	r0, #48	@ 0x30
 8002ec2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002ec6:	4422      	add	r2, r4
 8002ec8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002ecc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	e7c7      	b.n	8002e64 <_printf_common+0x58>
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	4622      	mov	r2, r4
 8002ed8:	4641      	mov	r1, r8
 8002eda:	4638      	mov	r0, r7
 8002edc:	47c8      	blx	r9
 8002ede:	3001      	adds	r0, #1
 8002ee0:	d0e6      	beq.n	8002eb0 <_printf_common+0xa4>
 8002ee2:	3601      	adds	r6, #1
 8002ee4:	e7d9      	b.n	8002e9a <_printf_common+0x8e>
	...

08002ee8 <_printf_i>:
 8002ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002eec:	7e0f      	ldrb	r7, [r1, #24]
 8002eee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002ef0:	2f78      	cmp	r7, #120	@ 0x78
 8002ef2:	4691      	mov	r9, r2
 8002ef4:	4680      	mov	r8, r0
 8002ef6:	460c      	mov	r4, r1
 8002ef8:	469a      	mov	sl, r3
 8002efa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002efe:	d807      	bhi.n	8002f10 <_printf_i+0x28>
 8002f00:	2f62      	cmp	r7, #98	@ 0x62
 8002f02:	d80a      	bhi.n	8002f1a <_printf_i+0x32>
 8002f04:	2f00      	cmp	r7, #0
 8002f06:	f000 80d1 	beq.w	80030ac <_printf_i+0x1c4>
 8002f0a:	2f58      	cmp	r7, #88	@ 0x58
 8002f0c:	f000 80b8 	beq.w	8003080 <_printf_i+0x198>
 8002f10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002f18:	e03a      	b.n	8002f90 <_printf_i+0xa8>
 8002f1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002f1e:	2b15      	cmp	r3, #21
 8002f20:	d8f6      	bhi.n	8002f10 <_printf_i+0x28>
 8002f22:	a101      	add	r1, pc, #4	@ (adr r1, 8002f28 <_printf_i+0x40>)
 8002f24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f28:	08002f81 	.word	0x08002f81
 8002f2c:	08002f95 	.word	0x08002f95
 8002f30:	08002f11 	.word	0x08002f11
 8002f34:	08002f11 	.word	0x08002f11
 8002f38:	08002f11 	.word	0x08002f11
 8002f3c:	08002f11 	.word	0x08002f11
 8002f40:	08002f95 	.word	0x08002f95
 8002f44:	08002f11 	.word	0x08002f11
 8002f48:	08002f11 	.word	0x08002f11
 8002f4c:	08002f11 	.word	0x08002f11
 8002f50:	08002f11 	.word	0x08002f11
 8002f54:	08003093 	.word	0x08003093
 8002f58:	08002fbf 	.word	0x08002fbf
 8002f5c:	0800304d 	.word	0x0800304d
 8002f60:	08002f11 	.word	0x08002f11
 8002f64:	08002f11 	.word	0x08002f11
 8002f68:	080030b5 	.word	0x080030b5
 8002f6c:	08002f11 	.word	0x08002f11
 8002f70:	08002fbf 	.word	0x08002fbf
 8002f74:	08002f11 	.word	0x08002f11
 8002f78:	08002f11 	.word	0x08002f11
 8002f7c:	08003055 	.word	0x08003055
 8002f80:	6833      	ldr	r3, [r6, #0]
 8002f82:	1d1a      	adds	r2, r3, #4
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	6032      	str	r2, [r6, #0]
 8002f88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002f90:	2301      	movs	r3, #1
 8002f92:	e09c      	b.n	80030ce <_printf_i+0x1e6>
 8002f94:	6833      	ldr	r3, [r6, #0]
 8002f96:	6820      	ldr	r0, [r4, #0]
 8002f98:	1d19      	adds	r1, r3, #4
 8002f9a:	6031      	str	r1, [r6, #0]
 8002f9c:	0606      	lsls	r6, r0, #24
 8002f9e:	d501      	bpl.n	8002fa4 <_printf_i+0xbc>
 8002fa0:	681d      	ldr	r5, [r3, #0]
 8002fa2:	e003      	b.n	8002fac <_printf_i+0xc4>
 8002fa4:	0645      	lsls	r5, r0, #25
 8002fa6:	d5fb      	bpl.n	8002fa0 <_printf_i+0xb8>
 8002fa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002fac:	2d00      	cmp	r5, #0
 8002fae:	da03      	bge.n	8002fb8 <_printf_i+0xd0>
 8002fb0:	232d      	movs	r3, #45	@ 0x2d
 8002fb2:	426d      	negs	r5, r5
 8002fb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002fb8:	4858      	ldr	r0, [pc, #352]	@ (800311c <_printf_i+0x234>)
 8002fba:	230a      	movs	r3, #10
 8002fbc:	e011      	b.n	8002fe2 <_printf_i+0xfa>
 8002fbe:	6821      	ldr	r1, [r4, #0]
 8002fc0:	6833      	ldr	r3, [r6, #0]
 8002fc2:	0608      	lsls	r0, r1, #24
 8002fc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8002fc8:	d402      	bmi.n	8002fd0 <_printf_i+0xe8>
 8002fca:	0649      	lsls	r1, r1, #25
 8002fcc:	bf48      	it	mi
 8002fce:	b2ad      	uxthmi	r5, r5
 8002fd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8002fd2:	4852      	ldr	r0, [pc, #328]	@ (800311c <_printf_i+0x234>)
 8002fd4:	6033      	str	r3, [r6, #0]
 8002fd6:	bf14      	ite	ne
 8002fd8:	230a      	movne	r3, #10
 8002fda:	2308      	moveq	r3, #8
 8002fdc:	2100      	movs	r1, #0
 8002fde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002fe2:	6866      	ldr	r6, [r4, #4]
 8002fe4:	60a6      	str	r6, [r4, #8]
 8002fe6:	2e00      	cmp	r6, #0
 8002fe8:	db05      	blt.n	8002ff6 <_printf_i+0x10e>
 8002fea:	6821      	ldr	r1, [r4, #0]
 8002fec:	432e      	orrs	r6, r5
 8002fee:	f021 0104 	bic.w	r1, r1, #4
 8002ff2:	6021      	str	r1, [r4, #0]
 8002ff4:	d04b      	beq.n	800308e <_printf_i+0x1a6>
 8002ff6:	4616      	mov	r6, r2
 8002ff8:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ffc:	fb03 5711 	mls	r7, r3, r1, r5
 8003000:	5dc7      	ldrb	r7, [r0, r7]
 8003002:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003006:	462f      	mov	r7, r5
 8003008:	42bb      	cmp	r3, r7
 800300a:	460d      	mov	r5, r1
 800300c:	d9f4      	bls.n	8002ff8 <_printf_i+0x110>
 800300e:	2b08      	cmp	r3, #8
 8003010:	d10b      	bne.n	800302a <_printf_i+0x142>
 8003012:	6823      	ldr	r3, [r4, #0]
 8003014:	07df      	lsls	r7, r3, #31
 8003016:	d508      	bpl.n	800302a <_printf_i+0x142>
 8003018:	6923      	ldr	r3, [r4, #16]
 800301a:	6861      	ldr	r1, [r4, #4]
 800301c:	4299      	cmp	r1, r3
 800301e:	bfde      	ittt	le
 8003020:	2330      	movle	r3, #48	@ 0x30
 8003022:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003026:	f106 36ff 	addle.w	r6, r6, #4294967295
 800302a:	1b92      	subs	r2, r2, r6
 800302c:	6122      	str	r2, [r4, #16]
 800302e:	f8cd a000 	str.w	sl, [sp]
 8003032:	464b      	mov	r3, r9
 8003034:	aa03      	add	r2, sp, #12
 8003036:	4621      	mov	r1, r4
 8003038:	4640      	mov	r0, r8
 800303a:	f7ff fee7 	bl	8002e0c <_printf_common>
 800303e:	3001      	adds	r0, #1
 8003040:	d14a      	bne.n	80030d8 <_printf_i+0x1f0>
 8003042:	f04f 30ff 	mov.w	r0, #4294967295
 8003046:	b004      	add	sp, #16
 8003048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	f043 0320 	orr.w	r3, r3, #32
 8003052:	6023      	str	r3, [r4, #0]
 8003054:	4832      	ldr	r0, [pc, #200]	@ (8003120 <_printf_i+0x238>)
 8003056:	2778      	movs	r7, #120	@ 0x78
 8003058:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800305c:	6823      	ldr	r3, [r4, #0]
 800305e:	6831      	ldr	r1, [r6, #0]
 8003060:	061f      	lsls	r7, r3, #24
 8003062:	f851 5b04 	ldr.w	r5, [r1], #4
 8003066:	d402      	bmi.n	800306e <_printf_i+0x186>
 8003068:	065f      	lsls	r7, r3, #25
 800306a:	bf48      	it	mi
 800306c:	b2ad      	uxthmi	r5, r5
 800306e:	6031      	str	r1, [r6, #0]
 8003070:	07d9      	lsls	r1, r3, #31
 8003072:	bf44      	itt	mi
 8003074:	f043 0320 	orrmi.w	r3, r3, #32
 8003078:	6023      	strmi	r3, [r4, #0]
 800307a:	b11d      	cbz	r5, 8003084 <_printf_i+0x19c>
 800307c:	2310      	movs	r3, #16
 800307e:	e7ad      	b.n	8002fdc <_printf_i+0xf4>
 8003080:	4826      	ldr	r0, [pc, #152]	@ (800311c <_printf_i+0x234>)
 8003082:	e7e9      	b.n	8003058 <_printf_i+0x170>
 8003084:	6823      	ldr	r3, [r4, #0]
 8003086:	f023 0320 	bic.w	r3, r3, #32
 800308a:	6023      	str	r3, [r4, #0]
 800308c:	e7f6      	b.n	800307c <_printf_i+0x194>
 800308e:	4616      	mov	r6, r2
 8003090:	e7bd      	b.n	800300e <_printf_i+0x126>
 8003092:	6833      	ldr	r3, [r6, #0]
 8003094:	6825      	ldr	r5, [r4, #0]
 8003096:	6961      	ldr	r1, [r4, #20]
 8003098:	1d18      	adds	r0, r3, #4
 800309a:	6030      	str	r0, [r6, #0]
 800309c:	062e      	lsls	r6, r5, #24
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	d501      	bpl.n	80030a6 <_printf_i+0x1be>
 80030a2:	6019      	str	r1, [r3, #0]
 80030a4:	e002      	b.n	80030ac <_printf_i+0x1c4>
 80030a6:	0668      	lsls	r0, r5, #25
 80030a8:	d5fb      	bpl.n	80030a2 <_printf_i+0x1ba>
 80030aa:	8019      	strh	r1, [r3, #0]
 80030ac:	2300      	movs	r3, #0
 80030ae:	6123      	str	r3, [r4, #16]
 80030b0:	4616      	mov	r6, r2
 80030b2:	e7bc      	b.n	800302e <_printf_i+0x146>
 80030b4:	6833      	ldr	r3, [r6, #0]
 80030b6:	1d1a      	adds	r2, r3, #4
 80030b8:	6032      	str	r2, [r6, #0]
 80030ba:	681e      	ldr	r6, [r3, #0]
 80030bc:	6862      	ldr	r2, [r4, #4]
 80030be:	2100      	movs	r1, #0
 80030c0:	4630      	mov	r0, r6
 80030c2:	f7fd f885 	bl	80001d0 <memchr>
 80030c6:	b108      	cbz	r0, 80030cc <_printf_i+0x1e4>
 80030c8:	1b80      	subs	r0, r0, r6
 80030ca:	6060      	str	r0, [r4, #4]
 80030cc:	6863      	ldr	r3, [r4, #4]
 80030ce:	6123      	str	r3, [r4, #16]
 80030d0:	2300      	movs	r3, #0
 80030d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030d6:	e7aa      	b.n	800302e <_printf_i+0x146>
 80030d8:	6923      	ldr	r3, [r4, #16]
 80030da:	4632      	mov	r2, r6
 80030dc:	4649      	mov	r1, r9
 80030de:	4640      	mov	r0, r8
 80030e0:	47d0      	blx	sl
 80030e2:	3001      	adds	r0, #1
 80030e4:	d0ad      	beq.n	8003042 <_printf_i+0x15a>
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	079b      	lsls	r3, r3, #30
 80030ea:	d413      	bmi.n	8003114 <_printf_i+0x22c>
 80030ec:	68e0      	ldr	r0, [r4, #12]
 80030ee:	9b03      	ldr	r3, [sp, #12]
 80030f0:	4298      	cmp	r0, r3
 80030f2:	bfb8      	it	lt
 80030f4:	4618      	movlt	r0, r3
 80030f6:	e7a6      	b.n	8003046 <_printf_i+0x15e>
 80030f8:	2301      	movs	r3, #1
 80030fa:	4632      	mov	r2, r6
 80030fc:	4649      	mov	r1, r9
 80030fe:	4640      	mov	r0, r8
 8003100:	47d0      	blx	sl
 8003102:	3001      	adds	r0, #1
 8003104:	d09d      	beq.n	8003042 <_printf_i+0x15a>
 8003106:	3501      	adds	r5, #1
 8003108:	68e3      	ldr	r3, [r4, #12]
 800310a:	9903      	ldr	r1, [sp, #12]
 800310c:	1a5b      	subs	r3, r3, r1
 800310e:	42ab      	cmp	r3, r5
 8003110:	dcf2      	bgt.n	80030f8 <_printf_i+0x210>
 8003112:	e7eb      	b.n	80030ec <_printf_i+0x204>
 8003114:	2500      	movs	r5, #0
 8003116:	f104 0619 	add.w	r6, r4, #25
 800311a:	e7f5      	b.n	8003108 <_printf_i+0x220>
 800311c:	080051aa 	.word	0x080051aa
 8003120:	080051bb 	.word	0x080051bb

08003124 <std>:
 8003124:	2300      	movs	r3, #0
 8003126:	b510      	push	{r4, lr}
 8003128:	4604      	mov	r4, r0
 800312a:	e9c0 3300 	strd	r3, r3, [r0]
 800312e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003132:	6083      	str	r3, [r0, #8]
 8003134:	8181      	strh	r1, [r0, #12]
 8003136:	6643      	str	r3, [r0, #100]	@ 0x64
 8003138:	81c2      	strh	r2, [r0, #14]
 800313a:	6183      	str	r3, [r0, #24]
 800313c:	4619      	mov	r1, r3
 800313e:	2208      	movs	r2, #8
 8003140:	305c      	adds	r0, #92	@ 0x5c
 8003142:	f000 f8f4 	bl	800332e <memset>
 8003146:	4b0d      	ldr	r3, [pc, #52]	@ (800317c <std+0x58>)
 8003148:	6263      	str	r3, [r4, #36]	@ 0x24
 800314a:	4b0d      	ldr	r3, [pc, #52]	@ (8003180 <std+0x5c>)
 800314c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800314e:	4b0d      	ldr	r3, [pc, #52]	@ (8003184 <std+0x60>)
 8003150:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003152:	4b0d      	ldr	r3, [pc, #52]	@ (8003188 <std+0x64>)
 8003154:	6323      	str	r3, [r4, #48]	@ 0x30
 8003156:	4b0d      	ldr	r3, [pc, #52]	@ (800318c <std+0x68>)
 8003158:	6224      	str	r4, [r4, #32]
 800315a:	429c      	cmp	r4, r3
 800315c:	d006      	beq.n	800316c <std+0x48>
 800315e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003162:	4294      	cmp	r4, r2
 8003164:	d002      	beq.n	800316c <std+0x48>
 8003166:	33d0      	adds	r3, #208	@ 0xd0
 8003168:	429c      	cmp	r4, r3
 800316a:	d105      	bne.n	8003178 <std+0x54>
 800316c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003174:	f000 b958 	b.w	8003428 <__retarget_lock_init_recursive>
 8003178:	bd10      	pop	{r4, pc}
 800317a:	bf00      	nop
 800317c:	080032a9 	.word	0x080032a9
 8003180:	080032cb 	.word	0x080032cb
 8003184:	08003303 	.word	0x08003303
 8003188:	08003327 	.word	0x08003327
 800318c:	20000240 	.word	0x20000240

08003190 <stdio_exit_handler>:
 8003190:	4a02      	ldr	r2, [pc, #8]	@ (800319c <stdio_exit_handler+0xc>)
 8003192:	4903      	ldr	r1, [pc, #12]	@ (80031a0 <stdio_exit_handler+0x10>)
 8003194:	4803      	ldr	r0, [pc, #12]	@ (80031a4 <stdio_exit_handler+0x14>)
 8003196:	f000 b869 	b.w	800326c <_fwalk_sglue>
 800319a:	bf00      	nop
 800319c:	2000000c 	.word	0x2000000c
 80031a0:	08004ad1 	.word	0x08004ad1
 80031a4:	2000001c 	.word	0x2000001c

080031a8 <cleanup_stdio>:
 80031a8:	6841      	ldr	r1, [r0, #4]
 80031aa:	4b0c      	ldr	r3, [pc, #48]	@ (80031dc <cleanup_stdio+0x34>)
 80031ac:	4299      	cmp	r1, r3
 80031ae:	b510      	push	{r4, lr}
 80031b0:	4604      	mov	r4, r0
 80031b2:	d001      	beq.n	80031b8 <cleanup_stdio+0x10>
 80031b4:	f001 fc8c 	bl	8004ad0 <_fflush_r>
 80031b8:	68a1      	ldr	r1, [r4, #8]
 80031ba:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <cleanup_stdio+0x38>)
 80031bc:	4299      	cmp	r1, r3
 80031be:	d002      	beq.n	80031c6 <cleanup_stdio+0x1e>
 80031c0:	4620      	mov	r0, r4
 80031c2:	f001 fc85 	bl	8004ad0 <_fflush_r>
 80031c6:	68e1      	ldr	r1, [r4, #12]
 80031c8:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <cleanup_stdio+0x3c>)
 80031ca:	4299      	cmp	r1, r3
 80031cc:	d004      	beq.n	80031d8 <cleanup_stdio+0x30>
 80031ce:	4620      	mov	r0, r4
 80031d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031d4:	f001 bc7c 	b.w	8004ad0 <_fflush_r>
 80031d8:	bd10      	pop	{r4, pc}
 80031da:	bf00      	nop
 80031dc:	20000240 	.word	0x20000240
 80031e0:	200002a8 	.word	0x200002a8
 80031e4:	20000310 	.word	0x20000310

080031e8 <global_stdio_init.part.0>:
 80031e8:	b510      	push	{r4, lr}
 80031ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003218 <global_stdio_init.part.0+0x30>)
 80031ec:	4c0b      	ldr	r4, [pc, #44]	@ (800321c <global_stdio_init.part.0+0x34>)
 80031ee:	4a0c      	ldr	r2, [pc, #48]	@ (8003220 <global_stdio_init.part.0+0x38>)
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	4620      	mov	r0, r4
 80031f4:	2200      	movs	r2, #0
 80031f6:	2104      	movs	r1, #4
 80031f8:	f7ff ff94 	bl	8003124 <std>
 80031fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003200:	2201      	movs	r2, #1
 8003202:	2109      	movs	r1, #9
 8003204:	f7ff ff8e 	bl	8003124 <std>
 8003208:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800320c:	2202      	movs	r2, #2
 800320e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003212:	2112      	movs	r1, #18
 8003214:	f7ff bf86 	b.w	8003124 <std>
 8003218:	20000378 	.word	0x20000378
 800321c:	20000240 	.word	0x20000240
 8003220:	08003191 	.word	0x08003191

08003224 <__sfp_lock_acquire>:
 8003224:	4801      	ldr	r0, [pc, #4]	@ (800322c <__sfp_lock_acquire+0x8>)
 8003226:	f000 b900 	b.w	800342a <__retarget_lock_acquire_recursive>
 800322a:	bf00      	nop
 800322c:	20000381 	.word	0x20000381

08003230 <__sfp_lock_release>:
 8003230:	4801      	ldr	r0, [pc, #4]	@ (8003238 <__sfp_lock_release+0x8>)
 8003232:	f000 b8fb 	b.w	800342c <__retarget_lock_release_recursive>
 8003236:	bf00      	nop
 8003238:	20000381 	.word	0x20000381

0800323c <__sinit>:
 800323c:	b510      	push	{r4, lr}
 800323e:	4604      	mov	r4, r0
 8003240:	f7ff fff0 	bl	8003224 <__sfp_lock_acquire>
 8003244:	6a23      	ldr	r3, [r4, #32]
 8003246:	b11b      	cbz	r3, 8003250 <__sinit+0x14>
 8003248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800324c:	f7ff bff0 	b.w	8003230 <__sfp_lock_release>
 8003250:	4b04      	ldr	r3, [pc, #16]	@ (8003264 <__sinit+0x28>)
 8003252:	6223      	str	r3, [r4, #32]
 8003254:	4b04      	ldr	r3, [pc, #16]	@ (8003268 <__sinit+0x2c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1f5      	bne.n	8003248 <__sinit+0xc>
 800325c:	f7ff ffc4 	bl	80031e8 <global_stdio_init.part.0>
 8003260:	e7f2      	b.n	8003248 <__sinit+0xc>
 8003262:	bf00      	nop
 8003264:	080031a9 	.word	0x080031a9
 8003268:	20000378 	.word	0x20000378

0800326c <_fwalk_sglue>:
 800326c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003270:	4607      	mov	r7, r0
 8003272:	4688      	mov	r8, r1
 8003274:	4614      	mov	r4, r2
 8003276:	2600      	movs	r6, #0
 8003278:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800327c:	f1b9 0901 	subs.w	r9, r9, #1
 8003280:	d505      	bpl.n	800328e <_fwalk_sglue+0x22>
 8003282:	6824      	ldr	r4, [r4, #0]
 8003284:	2c00      	cmp	r4, #0
 8003286:	d1f7      	bne.n	8003278 <_fwalk_sglue+0xc>
 8003288:	4630      	mov	r0, r6
 800328a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800328e:	89ab      	ldrh	r3, [r5, #12]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d907      	bls.n	80032a4 <_fwalk_sglue+0x38>
 8003294:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003298:	3301      	adds	r3, #1
 800329a:	d003      	beq.n	80032a4 <_fwalk_sglue+0x38>
 800329c:	4629      	mov	r1, r5
 800329e:	4638      	mov	r0, r7
 80032a0:	47c0      	blx	r8
 80032a2:	4306      	orrs	r6, r0
 80032a4:	3568      	adds	r5, #104	@ 0x68
 80032a6:	e7e9      	b.n	800327c <_fwalk_sglue+0x10>

080032a8 <__sread>:
 80032a8:	b510      	push	{r4, lr}
 80032aa:	460c      	mov	r4, r1
 80032ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032b0:	f000 f86c 	bl	800338c <_read_r>
 80032b4:	2800      	cmp	r0, #0
 80032b6:	bfab      	itete	ge
 80032b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80032ba:	89a3      	ldrhlt	r3, [r4, #12]
 80032bc:	181b      	addge	r3, r3, r0
 80032be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80032c2:	bfac      	ite	ge
 80032c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80032c6:	81a3      	strhlt	r3, [r4, #12]
 80032c8:	bd10      	pop	{r4, pc}

080032ca <__swrite>:
 80032ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ce:	461f      	mov	r7, r3
 80032d0:	898b      	ldrh	r3, [r1, #12]
 80032d2:	05db      	lsls	r3, r3, #23
 80032d4:	4605      	mov	r5, r0
 80032d6:	460c      	mov	r4, r1
 80032d8:	4616      	mov	r6, r2
 80032da:	d505      	bpl.n	80032e8 <__swrite+0x1e>
 80032dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032e0:	2302      	movs	r3, #2
 80032e2:	2200      	movs	r2, #0
 80032e4:	f000 f840 	bl	8003368 <_lseek_r>
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032f2:	81a3      	strh	r3, [r4, #12]
 80032f4:	4632      	mov	r2, r6
 80032f6:	463b      	mov	r3, r7
 80032f8:	4628      	mov	r0, r5
 80032fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032fe:	f000 b857 	b.w	80033b0 <_write_r>

08003302 <__sseek>:
 8003302:	b510      	push	{r4, lr}
 8003304:	460c      	mov	r4, r1
 8003306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800330a:	f000 f82d 	bl	8003368 <_lseek_r>
 800330e:	1c43      	adds	r3, r0, #1
 8003310:	89a3      	ldrh	r3, [r4, #12]
 8003312:	bf15      	itete	ne
 8003314:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003316:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800331a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800331e:	81a3      	strheq	r3, [r4, #12]
 8003320:	bf18      	it	ne
 8003322:	81a3      	strhne	r3, [r4, #12]
 8003324:	bd10      	pop	{r4, pc}

08003326 <__sclose>:
 8003326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800332a:	f000 b80d 	b.w	8003348 <_close_r>

0800332e <memset>:
 800332e:	4402      	add	r2, r0
 8003330:	4603      	mov	r3, r0
 8003332:	4293      	cmp	r3, r2
 8003334:	d100      	bne.n	8003338 <memset+0xa>
 8003336:	4770      	bx	lr
 8003338:	f803 1b01 	strb.w	r1, [r3], #1
 800333c:	e7f9      	b.n	8003332 <memset+0x4>
	...

08003340 <_localeconv_r>:
 8003340:	4800      	ldr	r0, [pc, #0]	@ (8003344 <_localeconv_r+0x4>)
 8003342:	4770      	bx	lr
 8003344:	20000158 	.word	0x20000158

08003348 <_close_r>:
 8003348:	b538      	push	{r3, r4, r5, lr}
 800334a:	4d06      	ldr	r5, [pc, #24]	@ (8003364 <_close_r+0x1c>)
 800334c:	2300      	movs	r3, #0
 800334e:	4604      	mov	r4, r0
 8003350:	4608      	mov	r0, r1
 8003352:	602b      	str	r3, [r5, #0]
 8003354:	f7fd ff8d 	bl	8001272 <_close>
 8003358:	1c43      	adds	r3, r0, #1
 800335a:	d102      	bne.n	8003362 <_close_r+0x1a>
 800335c:	682b      	ldr	r3, [r5, #0]
 800335e:	b103      	cbz	r3, 8003362 <_close_r+0x1a>
 8003360:	6023      	str	r3, [r4, #0]
 8003362:	bd38      	pop	{r3, r4, r5, pc}
 8003364:	2000037c 	.word	0x2000037c

08003368 <_lseek_r>:
 8003368:	b538      	push	{r3, r4, r5, lr}
 800336a:	4d07      	ldr	r5, [pc, #28]	@ (8003388 <_lseek_r+0x20>)
 800336c:	4604      	mov	r4, r0
 800336e:	4608      	mov	r0, r1
 8003370:	4611      	mov	r1, r2
 8003372:	2200      	movs	r2, #0
 8003374:	602a      	str	r2, [r5, #0]
 8003376:	461a      	mov	r2, r3
 8003378:	f7fd ff9f 	bl	80012ba <_lseek>
 800337c:	1c43      	adds	r3, r0, #1
 800337e:	d102      	bne.n	8003386 <_lseek_r+0x1e>
 8003380:	682b      	ldr	r3, [r5, #0]
 8003382:	b103      	cbz	r3, 8003386 <_lseek_r+0x1e>
 8003384:	6023      	str	r3, [r4, #0]
 8003386:	bd38      	pop	{r3, r4, r5, pc}
 8003388:	2000037c 	.word	0x2000037c

0800338c <_read_r>:
 800338c:	b538      	push	{r3, r4, r5, lr}
 800338e:	4d07      	ldr	r5, [pc, #28]	@ (80033ac <_read_r+0x20>)
 8003390:	4604      	mov	r4, r0
 8003392:	4608      	mov	r0, r1
 8003394:	4611      	mov	r1, r2
 8003396:	2200      	movs	r2, #0
 8003398:	602a      	str	r2, [r5, #0]
 800339a:	461a      	mov	r2, r3
 800339c:	f7fd ff30 	bl	8001200 <_read>
 80033a0:	1c43      	adds	r3, r0, #1
 80033a2:	d102      	bne.n	80033aa <_read_r+0x1e>
 80033a4:	682b      	ldr	r3, [r5, #0]
 80033a6:	b103      	cbz	r3, 80033aa <_read_r+0x1e>
 80033a8:	6023      	str	r3, [r4, #0]
 80033aa:	bd38      	pop	{r3, r4, r5, pc}
 80033ac:	2000037c 	.word	0x2000037c

080033b0 <_write_r>:
 80033b0:	b538      	push	{r3, r4, r5, lr}
 80033b2:	4d07      	ldr	r5, [pc, #28]	@ (80033d0 <_write_r+0x20>)
 80033b4:	4604      	mov	r4, r0
 80033b6:	4608      	mov	r0, r1
 80033b8:	4611      	mov	r1, r2
 80033ba:	2200      	movs	r2, #0
 80033bc:	602a      	str	r2, [r5, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	f7fd ff3b 	bl	800123a <_write>
 80033c4:	1c43      	adds	r3, r0, #1
 80033c6:	d102      	bne.n	80033ce <_write_r+0x1e>
 80033c8:	682b      	ldr	r3, [r5, #0]
 80033ca:	b103      	cbz	r3, 80033ce <_write_r+0x1e>
 80033cc:	6023      	str	r3, [r4, #0]
 80033ce:	bd38      	pop	{r3, r4, r5, pc}
 80033d0:	2000037c 	.word	0x2000037c

080033d4 <__errno>:
 80033d4:	4b01      	ldr	r3, [pc, #4]	@ (80033dc <__errno+0x8>)
 80033d6:	6818      	ldr	r0, [r3, #0]
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	20000018 	.word	0x20000018

080033e0 <__libc_init_array>:
 80033e0:	b570      	push	{r4, r5, r6, lr}
 80033e2:	4d0d      	ldr	r5, [pc, #52]	@ (8003418 <__libc_init_array+0x38>)
 80033e4:	4c0d      	ldr	r4, [pc, #52]	@ (800341c <__libc_init_array+0x3c>)
 80033e6:	1b64      	subs	r4, r4, r5
 80033e8:	10a4      	asrs	r4, r4, #2
 80033ea:	2600      	movs	r6, #0
 80033ec:	42a6      	cmp	r6, r4
 80033ee:	d109      	bne.n	8003404 <__libc_init_array+0x24>
 80033f0:	4d0b      	ldr	r5, [pc, #44]	@ (8003420 <__libc_init_array+0x40>)
 80033f2:	4c0c      	ldr	r4, [pc, #48]	@ (8003424 <__libc_init_array+0x44>)
 80033f4:	f001 feb8 	bl	8005168 <_init>
 80033f8:	1b64      	subs	r4, r4, r5
 80033fa:	10a4      	asrs	r4, r4, #2
 80033fc:	2600      	movs	r6, #0
 80033fe:	42a6      	cmp	r6, r4
 8003400:	d105      	bne.n	800340e <__libc_init_array+0x2e>
 8003402:	bd70      	pop	{r4, r5, r6, pc}
 8003404:	f855 3b04 	ldr.w	r3, [r5], #4
 8003408:	4798      	blx	r3
 800340a:	3601      	adds	r6, #1
 800340c:	e7ee      	b.n	80033ec <__libc_init_array+0xc>
 800340e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003412:	4798      	blx	r3
 8003414:	3601      	adds	r6, #1
 8003416:	e7f2      	b.n	80033fe <__libc_init_array+0x1e>
 8003418:	08005514 	.word	0x08005514
 800341c:	08005514 	.word	0x08005514
 8003420:	08005514 	.word	0x08005514
 8003424:	08005518 	.word	0x08005518

08003428 <__retarget_lock_init_recursive>:
 8003428:	4770      	bx	lr

0800342a <__retarget_lock_acquire_recursive>:
 800342a:	4770      	bx	lr

0800342c <__retarget_lock_release_recursive>:
 800342c:	4770      	bx	lr

0800342e <quorem>:
 800342e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003432:	6903      	ldr	r3, [r0, #16]
 8003434:	690c      	ldr	r4, [r1, #16]
 8003436:	42a3      	cmp	r3, r4
 8003438:	4607      	mov	r7, r0
 800343a:	db7e      	blt.n	800353a <quorem+0x10c>
 800343c:	3c01      	subs	r4, #1
 800343e:	f101 0814 	add.w	r8, r1, #20
 8003442:	00a3      	lsls	r3, r4, #2
 8003444:	f100 0514 	add.w	r5, r0, #20
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800344e:	9301      	str	r3, [sp, #4]
 8003450:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003454:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003458:	3301      	adds	r3, #1
 800345a:	429a      	cmp	r2, r3
 800345c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003460:	fbb2 f6f3 	udiv	r6, r2, r3
 8003464:	d32e      	bcc.n	80034c4 <quorem+0x96>
 8003466:	f04f 0a00 	mov.w	sl, #0
 800346a:	46c4      	mov	ip, r8
 800346c:	46ae      	mov	lr, r5
 800346e:	46d3      	mov	fp, sl
 8003470:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003474:	b298      	uxth	r0, r3
 8003476:	fb06 a000 	mla	r0, r6, r0, sl
 800347a:	0c02      	lsrs	r2, r0, #16
 800347c:	0c1b      	lsrs	r3, r3, #16
 800347e:	fb06 2303 	mla	r3, r6, r3, r2
 8003482:	f8de 2000 	ldr.w	r2, [lr]
 8003486:	b280      	uxth	r0, r0
 8003488:	b292      	uxth	r2, r2
 800348a:	1a12      	subs	r2, r2, r0
 800348c:	445a      	add	r2, fp
 800348e:	f8de 0000 	ldr.w	r0, [lr]
 8003492:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003496:	b29b      	uxth	r3, r3
 8003498:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800349c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80034a0:	b292      	uxth	r2, r2
 80034a2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80034a6:	45e1      	cmp	r9, ip
 80034a8:	f84e 2b04 	str.w	r2, [lr], #4
 80034ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80034b0:	d2de      	bcs.n	8003470 <quorem+0x42>
 80034b2:	9b00      	ldr	r3, [sp, #0]
 80034b4:	58eb      	ldr	r3, [r5, r3]
 80034b6:	b92b      	cbnz	r3, 80034c4 <quorem+0x96>
 80034b8:	9b01      	ldr	r3, [sp, #4]
 80034ba:	3b04      	subs	r3, #4
 80034bc:	429d      	cmp	r5, r3
 80034be:	461a      	mov	r2, r3
 80034c0:	d32f      	bcc.n	8003522 <quorem+0xf4>
 80034c2:	613c      	str	r4, [r7, #16]
 80034c4:	4638      	mov	r0, r7
 80034c6:	f001 f97d 	bl	80047c4 <__mcmp>
 80034ca:	2800      	cmp	r0, #0
 80034cc:	db25      	blt.n	800351a <quorem+0xec>
 80034ce:	4629      	mov	r1, r5
 80034d0:	2000      	movs	r0, #0
 80034d2:	f858 2b04 	ldr.w	r2, [r8], #4
 80034d6:	f8d1 c000 	ldr.w	ip, [r1]
 80034da:	fa1f fe82 	uxth.w	lr, r2
 80034de:	fa1f f38c 	uxth.w	r3, ip
 80034e2:	eba3 030e 	sub.w	r3, r3, lr
 80034e6:	4403      	add	r3, r0
 80034e8:	0c12      	lsrs	r2, r2, #16
 80034ea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80034ee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80034f8:	45c1      	cmp	r9, r8
 80034fa:	f841 3b04 	str.w	r3, [r1], #4
 80034fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003502:	d2e6      	bcs.n	80034d2 <quorem+0xa4>
 8003504:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003508:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800350c:	b922      	cbnz	r2, 8003518 <quorem+0xea>
 800350e:	3b04      	subs	r3, #4
 8003510:	429d      	cmp	r5, r3
 8003512:	461a      	mov	r2, r3
 8003514:	d30b      	bcc.n	800352e <quorem+0x100>
 8003516:	613c      	str	r4, [r7, #16]
 8003518:	3601      	adds	r6, #1
 800351a:	4630      	mov	r0, r6
 800351c:	b003      	add	sp, #12
 800351e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003522:	6812      	ldr	r2, [r2, #0]
 8003524:	3b04      	subs	r3, #4
 8003526:	2a00      	cmp	r2, #0
 8003528:	d1cb      	bne.n	80034c2 <quorem+0x94>
 800352a:	3c01      	subs	r4, #1
 800352c:	e7c6      	b.n	80034bc <quorem+0x8e>
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	3b04      	subs	r3, #4
 8003532:	2a00      	cmp	r2, #0
 8003534:	d1ef      	bne.n	8003516 <quorem+0xe8>
 8003536:	3c01      	subs	r4, #1
 8003538:	e7ea      	b.n	8003510 <quorem+0xe2>
 800353a:	2000      	movs	r0, #0
 800353c:	e7ee      	b.n	800351c <quorem+0xee>
	...

08003540 <_dtoa_r>:
 8003540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003544:	69c7      	ldr	r7, [r0, #28]
 8003546:	b097      	sub	sp, #92	@ 0x5c
 8003548:	4614      	mov	r4, r2
 800354a:	461d      	mov	r5, r3
 800354c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003550:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003552:	4681      	mov	r9, r0
 8003554:	b97f      	cbnz	r7, 8003576 <_dtoa_r+0x36>
 8003556:	2010      	movs	r0, #16
 8003558:	f000 fe0c 	bl	8004174 <malloc>
 800355c:	4602      	mov	r2, r0
 800355e:	f8c9 001c 	str.w	r0, [r9, #28]
 8003562:	b920      	cbnz	r0, 800356e <_dtoa_r+0x2e>
 8003564:	4baa      	ldr	r3, [pc, #680]	@ (8003810 <_dtoa_r+0x2d0>)
 8003566:	21ef      	movs	r1, #239	@ 0xef
 8003568:	48aa      	ldr	r0, [pc, #680]	@ (8003814 <_dtoa_r+0x2d4>)
 800356a:	f001 faf7 	bl	8004b5c <__assert_func>
 800356e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003572:	6007      	str	r7, [r0, #0]
 8003574:	60c7      	str	r7, [r0, #12]
 8003576:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800357a:	6819      	ldr	r1, [r3, #0]
 800357c:	b159      	cbz	r1, 8003596 <_dtoa_r+0x56>
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	604a      	str	r2, [r1, #4]
 8003582:	2301      	movs	r3, #1
 8003584:	4093      	lsls	r3, r2
 8003586:	608b      	str	r3, [r1, #8]
 8003588:	4648      	mov	r0, r9
 800358a:	f000 fee9 	bl	8004360 <_Bfree>
 800358e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	1e2b      	subs	r3, r5, #0
 8003598:	bfb9      	ittee	lt
 800359a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800359e:	9307      	strlt	r3, [sp, #28]
 80035a0:	2300      	movge	r3, #0
 80035a2:	6033      	strge	r3, [r6, #0]
 80035a4:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80035a8:	4b9b      	ldr	r3, [pc, #620]	@ (8003818 <_dtoa_r+0x2d8>)
 80035aa:	bfbc      	itt	lt
 80035ac:	2201      	movlt	r2, #1
 80035ae:	6032      	strlt	r2, [r6, #0]
 80035b0:	ea33 0308 	bics.w	r3, r3, r8
 80035b4:	d112      	bne.n	80035dc <_dtoa_r+0x9c>
 80035b6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80035b8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80035bc:	6013      	str	r3, [r2, #0]
 80035be:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80035c2:	4323      	orrs	r3, r4
 80035c4:	f000 855b 	beq.w	800407e <_dtoa_r+0xb3e>
 80035c8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80035ca:	f8df a250 	ldr.w	sl, [pc, #592]	@ 800381c <_dtoa_r+0x2dc>
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f000 855d 	beq.w	800408e <_dtoa_r+0xb4e>
 80035d4:	f10a 0303 	add.w	r3, sl, #3
 80035d8:	f000 bd57 	b.w	800408a <_dtoa_r+0xb4a>
 80035dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80035e0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80035e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80035e8:	2200      	movs	r2, #0
 80035ea:	2300      	movs	r3, #0
 80035ec:	f7fd fa6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80035f0:	4607      	mov	r7, r0
 80035f2:	b158      	cbz	r0, 800360c <_dtoa_r+0xcc>
 80035f4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80035f6:	2301      	movs	r3, #1
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80035fc:	b113      	cbz	r3, 8003604 <_dtoa_r+0xc4>
 80035fe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003600:	4b87      	ldr	r3, [pc, #540]	@ (8003820 <_dtoa_r+0x2e0>)
 8003602:	6013      	str	r3, [r2, #0]
 8003604:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8003824 <_dtoa_r+0x2e4>
 8003608:	f000 bd41 	b.w	800408e <_dtoa_r+0xb4e>
 800360c:	ab14      	add	r3, sp, #80	@ 0x50
 800360e:	9301      	str	r3, [sp, #4]
 8003610:	ab15      	add	r3, sp, #84	@ 0x54
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	4648      	mov	r0, r9
 8003616:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800361a:	f001 f981 	bl	8004920 <__d2b>
 800361e:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8003622:	9003      	str	r0, [sp, #12]
 8003624:	2e00      	cmp	r6, #0
 8003626:	d077      	beq.n	8003718 <_dtoa_r+0x1d8>
 8003628:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800362a:	9712      	str	r7, [sp, #72]	@ 0x48
 800362c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003630:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003634:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003638:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800363c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003640:	4619      	mov	r1, r3
 8003642:	2200      	movs	r2, #0
 8003644:	4b78      	ldr	r3, [pc, #480]	@ (8003828 <_dtoa_r+0x2e8>)
 8003646:	f7fc fe1f 	bl	8000288 <__aeabi_dsub>
 800364a:	a36b      	add	r3, pc, #428	@ (adr r3, 80037f8 <_dtoa_r+0x2b8>)
 800364c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003650:	f7fc ffd2 	bl	80005f8 <__aeabi_dmul>
 8003654:	a36a      	add	r3, pc, #424	@ (adr r3, 8003800 <_dtoa_r+0x2c0>)
 8003656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365a:	f7fc fe17 	bl	800028c <__adddf3>
 800365e:	4604      	mov	r4, r0
 8003660:	4630      	mov	r0, r6
 8003662:	460d      	mov	r5, r1
 8003664:	f7fc ff5e 	bl	8000524 <__aeabi_i2d>
 8003668:	a367      	add	r3, pc, #412	@ (adr r3, 8003808 <_dtoa_r+0x2c8>)
 800366a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366e:	f7fc ffc3 	bl	80005f8 <__aeabi_dmul>
 8003672:	4602      	mov	r2, r0
 8003674:	460b      	mov	r3, r1
 8003676:	4620      	mov	r0, r4
 8003678:	4629      	mov	r1, r5
 800367a:	f7fc fe07 	bl	800028c <__adddf3>
 800367e:	4604      	mov	r4, r0
 8003680:	460d      	mov	r5, r1
 8003682:	f7fd fa69 	bl	8000b58 <__aeabi_d2iz>
 8003686:	2200      	movs	r2, #0
 8003688:	4607      	mov	r7, r0
 800368a:	2300      	movs	r3, #0
 800368c:	4620      	mov	r0, r4
 800368e:	4629      	mov	r1, r5
 8003690:	f7fd fa24 	bl	8000adc <__aeabi_dcmplt>
 8003694:	b140      	cbz	r0, 80036a8 <_dtoa_r+0x168>
 8003696:	4638      	mov	r0, r7
 8003698:	f7fc ff44 	bl	8000524 <__aeabi_i2d>
 800369c:	4622      	mov	r2, r4
 800369e:	462b      	mov	r3, r5
 80036a0:	f7fd fa12 	bl	8000ac8 <__aeabi_dcmpeq>
 80036a4:	b900      	cbnz	r0, 80036a8 <_dtoa_r+0x168>
 80036a6:	3f01      	subs	r7, #1
 80036a8:	2f16      	cmp	r7, #22
 80036aa:	d853      	bhi.n	8003754 <_dtoa_r+0x214>
 80036ac:	4b5f      	ldr	r3, [pc, #380]	@ (800382c <_dtoa_r+0x2ec>)
 80036ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80036b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80036ba:	f7fd fa0f 	bl	8000adc <__aeabi_dcmplt>
 80036be:	2800      	cmp	r0, #0
 80036c0:	d04a      	beq.n	8003758 <_dtoa_r+0x218>
 80036c2:	3f01      	subs	r7, #1
 80036c4:	2300      	movs	r3, #0
 80036c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80036c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80036ca:	1b9b      	subs	r3, r3, r6
 80036cc:	1e5a      	subs	r2, r3, #1
 80036ce:	bf45      	ittet	mi
 80036d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80036d4:	9304      	strmi	r3, [sp, #16]
 80036d6:	2300      	movpl	r3, #0
 80036d8:	2300      	movmi	r3, #0
 80036da:	9209      	str	r2, [sp, #36]	@ 0x24
 80036dc:	bf54      	ite	pl
 80036de:	9304      	strpl	r3, [sp, #16]
 80036e0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80036e2:	2f00      	cmp	r7, #0
 80036e4:	db3a      	blt.n	800375c <_dtoa_r+0x21c>
 80036e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036e8:	970e      	str	r7, [sp, #56]	@ 0x38
 80036ea:	443b      	add	r3, r7
 80036ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80036ee:	2300      	movs	r3, #0
 80036f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80036f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80036f4:	2b09      	cmp	r3, #9
 80036f6:	d864      	bhi.n	80037c2 <_dtoa_r+0x282>
 80036f8:	2b05      	cmp	r3, #5
 80036fa:	bfc4      	itt	gt
 80036fc:	3b04      	subgt	r3, #4
 80036fe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003700:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003702:	f1a3 0302 	sub.w	r3, r3, #2
 8003706:	bfcc      	ite	gt
 8003708:	2400      	movgt	r4, #0
 800370a:	2401      	movle	r4, #1
 800370c:	2b03      	cmp	r3, #3
 800370e:	d864      	bhi.n	80037da <_dtoa_r+0x29a>
 8003710:	e8df f003 	tbb	[pc, r3]
 8003714:	2c385553 	.word	0x2c385553
 8003718:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800371c:	441e      	add	r6, r3
 800371e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003722:	2b20      	cmp	r3, #32
 8003724:	bfc1      	itttt	gt
 8003726:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800372a:	fa08 f803 	lslgt.w	r8, r8, r3
 800372e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003732:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003736:	bfd6      	itet	le
 8003738:	f1c3 0320 	rsble	r3, r3, #32
 800373c:	ea48 0003 	orrgt.w	r0, r8, r3
 8003740:	fa04 f003 	lslle.w	r0, r4, r3
 8003744:	f7fc fede 	bl	8000504 <__aeabi_ui2d>
 8003748:	2201      	movs	r2, #1
 800374a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800374e:	3e01      	subs	r6, #1
 8003750:	9212      	str	r2, [sp, #72]	@ 0x48
 8003752:	e775      	b.n	8003640 <_dtoa_r+0x100>
 8003754:	2301      	movs	r3, #1
 8003756:	e7b6      	b.n	80036c6 <_dtoa_r+0x186>
 8003758:	900f      	str	r0, [sp, #60]	@ 0x3c
 800375a:	e7b5      	b.n	80036c8 <_dtoa_r+0x188>
 800375c:	9b04      	ldr	r3, [sp, #16]
 800375e:	1bdb      	subs	r3, r3, r7
 8003760:	9304      	str	r3, [sp, #16]
 8003762:	427b      	negs	r3, r7
 8003764:	930a      	str	r3, [sp, #40]	@ 0x28
 8003766:	2300      	movs	r3, #0
 8003768:	930e      	str	r3, [sp, #56]	@ 0x38
 800376a:	e7c2      	b.n	80036f2 <_dtoa_r+0x1b2>
 800376c:	2301      	movs	r3, #1
 800376e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003770:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003772:	eb07 0b03 	add.w	fp, r7, r3
 8003776:	f10b 0301 	add.w	r3, fp, #1
 800377a:	2b01      	cmp	r3, #1
 800377c:	9308      	str	r3, [sp, #32]
 800377e:	bfb8      	it	lt
 8003780:	2301      	movlt	r3, #1
 8003782:	e006      	b.n	8003792 <_dtoa_r+0x252>
 8003784:	2301      	movs	r3, #1
 8003786:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003788:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800378a:	2b00      	cmp	r3, #0
 800378c:	dd28      	ble.n	80037e0 <_dtoa_r+0x2a0>
 800378e:	469b      	mov	fp, r3
 8003790:	9308      	str	r3, [sp, #32]
 8003792:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003796:	2100      	movs	r1, #0
 8003798:	2204      	movs	r2, #4
 800379a:	f102 0514 	add.w	r5, r2, #20
 800379e:	429d      	cmp	r5, r3
 80037a0:	d926      	bls.n	80037f0 <_dtoa_r+0x2b0>
 80037a2:	6041      	str	r1, [r0, #4]
 80037a4:	4648      	mov	r0, r9
 80037a6:	f000 fd9b 	bl	80042e0 <_Balloc>
 80037aa:	4682      	mov	sl, r0
 80037ac:	2800      	cmp	r0, #0
 80037ae:	d141      	bne.n	8003834 <_dtoa_r+0x2f4>
 80037b0:	4b1f      	ldr	r3, [pc, #124]	@ (8003830 <_dtoa_r+0x2f0>)
 80037b2:	4602      	mov	r2, r0
 80037b4:	f240 11af 	movw	r1, #431	@ 0x1af
 80037b8:	e6d6      	b.n	8003568 <_dtoa_r+0x28>
 80037ba:	2300      	movs	r3, #0
 80037bc:	e7e3      	b.n	8003786 <_dtoa_r+0x246>
 80037be:	2300      	movs	r3, #0
 80037c0:	e7d5      	b.n	800376e <_dtoa_r+0x22e>
 80037c2:	2401      	movs	r4, #1
 80037c4:	2300      	movs	r3, #0
 80037c6:	9320      	str	r3, [sp, #128]	@ 0x80
 80037c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80037ca:	f04f 3bff 	mov.w	fp, #4294967295
 80037ce:	2200      	movs	r2, #0
 80037d0:	f8cd b020 	str.w	fp, [sp, #32]
 80037d4:	2312      	movs	r3, #18
 80037d6:	9221      	str	r2, [sp, #132]	@ 0x84
 80037d8:	e7db      	b.n	8003792 <_dtoa_r+0x252>
 80037da:	2301      	movs	r3, #1
 80037dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80037de:	e7f4      	b.n	80037ca <_dtoa_r+0x28a>
 80037e0:	f04f 0b01 	mov.w	fp, #1
 80037e4:	f8cd b020 	str.w	fp, [sp, #32]
 80037e8:	465b      	mov	r3, fp
 80037ea:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80037ee:	e7d0      	b.n	8003792 <_dtoa_r+0x252>
 80037f0:	3101      	adds	r1, #1
 80037f2:	0052      	lsls	r2, r2, #1
 80037f4:	e7d1      	b.n	800379a <_dtoa_r+0x25a>
 80037f6:	bf00      	nop
 80037f8:	636f4361 	.word	0x636f4361
 80037fc:	3fd287a7 	.word	0x3fd287a7
 8003800:	8b60c8b3 	.word	0x8b60c8b3
 8003804:	3fc68a28 	.word	0x3fc68a28
 8003808:	509f79fb 	.word	0x509f79fb
 800380c:	3fd34413 	.word	0x3fd34413
 8003810:	080051d9 	.word	0x080051d9
 8003814:	080051f0 	.word	0x080051f0
 8003818:	7ff00000 	.word	0x7ff00000
 800381c:	080051d5 	.word	0x080051d5
 8003820:	080051a9 	.word	0x080051a9
 8003824:	080051a8 	.word	0x080051a8
 8003828:	3ff80000 	.word	0x3ff80000
 800382c:	08005340 	.word	0x08005340
 8003830:	08005248 	.word	0x08005248
 8003834:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003838:	6018      	str	r0, [r3, #0]
 800383a:	9b08      	ldr	r3, [sp, #32]
 800383c:	2b0e      	cmp	r3, #14
 800383e:	f200 80a1 	bhi.w	8003984 <_dtoa_r+0x444>
 8003842:	2c00      	cmp	r4, #0
 8003844:	f000 809e 	beq.w	8003984 <_dtoa_r+0x444>
 8003848:	2f00      	cmp	r7, #0
 800384a:	dd33      	ble.n	80038b4 <_dtoa_r+0x374>
 800384c:	4b9c      	ldr	r3, [pc, #624]	@ (8003ac0 <_dtoa_r+0x580>)
 800384e:	f007 020f 	and.w	r2, r7, #15
 8003852:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003856:	e9d3 3400 	ldrd	r3, r4, [r3]
 800385a:	05f8      	lsls	r0, r7, #23
 800385c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8003860:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003864:	d516      	bpl.n	8003894 <_dtoa_r+0x354>
 8003866:	4b97      	ldr	r3, [pc, #604]	@ (8003ac4 <_dtoa_r+0x584>)
 8003868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800386c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003870:	f7fc ffec 	bl	800084c <__aeabi_ddiv>
 8003874:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003878:	f004 040f 	and.w	r4, r4, #15
 800387c:	2603      	movs	r6, #3
 800387e:	4d91      	ldr	r5, [pc, #580]	@ (8003ac4 <_dtoa_r+0x584>)
 8003880:	b954      	cbnz	r4, 8003898 <_dtoa_r+0x358>
 8003882:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003886:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800388a:	f7fc ffdf 	bl	800084c <__aeabi_ddiv>
 800388e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003892:	e028      	b.n	80038e6 <_dtoa_r+0x3a6>
 8003894:	2602      	movs	r6, #2
 8003896:	e7f2      	b.n	800387e <_dtoa_r+0x33e>
 8003898:	07e1      	lsls	r1, r4, #31
 800389a:	d508      	bpl.n	80038ae <_dtoa_r+0x36e>
 800389c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80038a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80038a4:	f7fc fea8 	bl	80005f8 <__aeabi_dmul>
 80038a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80038ac:	3601      	adds	r6, #1
 80038ae:	1064      	asrs	r4, r4, #1
 80038b0:	3508      	adds	r5, #8
 80038b2:	e7e5      	b.n	8003880 <_dtoa_r+0x340>
 80038b4:	f000 80af 	beq.w	8003a16 <_dtoa_r+0x4d6>
 80038b8:	427c      	negs	r4, r7
 80038ba:	4b81      	ldr	r3, [pc, #516]	@ (8003ac0 <_dtoa_r+0x580>)
 80038bc:	4d81      	ldr	r5, [pc, #516]	@ (8003ac4 <_dtoa_r+0x584>)
 80038be:	f004 020f 	and.w	r2, r4, #15
 80038c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80038c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80038ce:	f7fc fe93 	bl	80005f8 <__aeabi_dmul>
 80038d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80038d6:	1124      	asrs	r4, r4, #4
 80038d8:	2300      	movs	r3, #0
 80038da:	2602      	movs	r6, #2
 80038dc:	2c00      	cmp	r4, #0
 80038de:	f040 808f 	bne.w	8003a00 <_dtoa_r+0x4c0>
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1d3      	bne.n	800388e <_dtoa_r+0x34e>
 80038e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80038e8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f000 8094 	beq.w	8003a1a <_dtoa_r+0x4da>
 80038f2:	4b75      	ldr	r3, [pc, #468]	@ (8003ac8 <_dtoa_r+0x588>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	4620      	mov	r0, r4
 80038f8:	4629      	mov	r1, r5
 80038fa:	f7fd f8ef 	bl	8000adc <__aeabi_dcmplt>
 80038fe:	2800      	cmp	r0, #0
 8003900:	f000 808b 	beq.w	8003a1a <_dtoa_r+0x4da>
 8003904:	9b08      	ldr	r3, [sp, #32]
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 8087 	beq.w	8003a1a <_dtoa_r+0x4da>
 800390c:	f1bb 0f00 	cmp.w	fp, #0
 8003910:	dd34      	ble.n	800397c <_dtoa_r+0x43c>
 8003912:	4620      	mov	r0, r4
 8003914:	4b6d      	ldr	r3, [pc, #436]	@ (8003acc <_dtoa_r+0x58c>)
 8003916:	2200      	movs	r2, #0
 8003918:	4629      	mov	r1, r5
 800391a:	f7fc fe6d 	bl	80005f8 <__aeabi_dmul>
 800391e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003922:	f107 38ff 	add.w	r8, r7, #4294967295
 8003926:	3601      	adds	r6, #1
 8003928:	465c      	mov	r4, fp
 800392a:	4630      	mov	r0, r6
 800392c:	f7fc fdfa 	bl	8000524 <__aeabi_i2d>
 8003930:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003934:	f7fc fe60 	bl	80005f8 <__aeabi_dmul>
 8003938:	4b65      	ldr	r3, [pc, #404]	@ (8003ad0 <_dtoa_r+0x590>)
 800393a:	2200      	movs	r2, #0
 800393c:	f7fc fca6 	bl	800028c <__adddf3>
 8003940:	4605      	mov	r5, r0
 8003942:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003946:	2c00      	cmp	r4, #0
 8003948:	d16a      	bne.n	8003a20 <_dtoa_r+0x4e0>
 800394a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800394e:	4b61      	ldr	r3, [pc, #388]	@ (8003ad4 <_dtoa_r+0x594>)
 8003950:	2200      	movs	r2, #0
 8003952:	f7fc fc99 	bl	8000288 <__aeabi_dsub>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800395e:	462a      	mov	r2, r5
 8003960:	4633      	mov	r3, r6
 8003962:	f7fd f8d9 	bl	8000b18 <__aeabi_dcmpgt>
 8003966:	2800      	cmp	r0, #0
 8003968:	f040 8298 	bne.w	8003e9c <_dtoa_r+0x95c>
 800396c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003970:	462a      	mov	r2, r5
 8003972:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003976:	f7fd f8b1 	bl	8000adc <__aeabi_dcmplt>
 800397a:	bb38      	cbnz	r0, 80039cc <_dtoa_r+0x48c>
 800397c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003980:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003984:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003986:	2b00      	cmp	r3, #0
 8003988:	f2c0 8157 	blt.w	8003c3a <_dtoa_r+0x6fa>
 800398c:	2f0e      	cmp	r7, #14
 800398e:	f300 8154 	bgt.w	8003c3a <_dtoa_r+0x6fa>
 8003992:	4b4b      	ldr	r3, [pc, #300]	@ (8003ac0 <_dtoa_r+0x580>)
 8003994:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003998:	e9d3 3400 	ldrd	r3, r4, [r3]
 800399c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80039a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f280 80e5 	bge.w	8003b72 <_dtoa_r+0x632>
 80039a8:	9b08      	ldr	r3, [sp, #32]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	f300 80e1 	bgt.w	8003b72 <_dtoa_r+0x632>
 80039b0:	d10c      	bne.n	80039cc <_dtoa_r+0x48c>
 80039b2:	4b48      	ldr	r3, [pc, #288]	@ (8003ad4 <_dtoa_r+0x594>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80039ba:	f7fc fe1d 	bl	80005f8 <__aeabi_dmul>
 80039be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80039c2:	f7fd f89f 	bl	8000b04 <__aeabi_dcmpge>
 80039c6:	2800      	cmp	r0, #0
 80039c8:	f000 8266 	beq.w	8003e98 <_dtoa_r+0x958>
 80039cc:	2400      	movs	r4, #0
 80039ce:	4625      	mov	r5, r4
 80039d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80039d2:	4656      	mov	r6, sl
 80039d4:	ea6f 0803 	mvn.w	r8, r3
 80039d8:	2700      	movs	r7, #0
 80039da:	4621      	mov	r1, r4
 80039dc:	4648      	mov	r0, r9
 80039de:	f000 fcbf 	bl	8004360 <_Bfree>
 80039e2:	2d00      	cmp	r5, #0
 80039e4:	f000 80bd 	beq.w	8003b62 <_dtoa_r+0x622>
 80039e8:	b12f      	cbz	r7, 80039f6 <_dtoa_r+0x4b6>
 80039ea:	42af      	cmp	r7, r5
 80039ec:	d003      	beq.n	80039f6 <_dtoa_r+0x4b6>
 80039ee:	4639      	mov	r1, r7
 80039f0:	4648      	mov	r0, r9
 80039f2:	f000 fcb5 	bl	8004360 <_Bfree>
 80039f6:	4629      	mov	r1, r5
 80039f8:	4648      	mov	r0, r9
 80039fa:	f000 fcb1 	bl	8004360 <_Bfree>
 80039fe:	e0b0      	b.n	8003b62 <_dtoa_r+0x622>
 8003a00:	07e2      	lsls	r2, r4, #31
 8003a02:	d505      	bpl.n	8003a10 <_dtoa_r+0x4d0>
 8003a04:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003a08:	f7fc fdf6 	bl	80005f8 <__aeabi_dmul>
 8003a0c:	3601      	adds	r6, #1
 8003a0e:	2301      	movs	r3, #1
 8003a10:	1064      	asrs	r4, r4, #1
 8003a12:	3508      	adds	r5, #8
 8003a14:	e762      	b.n	80038dc <_dtoa_r+0x39c>
 8003a16:	2602      	movs	r6, #2
 8003a18:	e765      	b.n	80038e6 <_dtoa_r+0x3a6>
 8003a1a:	9c08      	ldr	r4, [sp, #32]
 8003a1c:	46b8      	mov	r8, r7
 8003a1e:	e784      	b.n	800392a <_dtoa_r+0x3ea>
 8003a20:	4b27      	ldr	r3, [pc, #156]	@ (8003ac0 <_dtoa_r+0x580>)
 8003a22:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003a24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003a28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003a2c:	4454      	add	r4, sl
 8003a2e:	2900      	cmp	r1, #0
 8003a30:	d054      	beq.n	8003adc <_dtoa_r+0x59c>
 8003a32:	4929      	ldr	r1, [pc, #164]	@ (8003ad8 <_dtoa_r+0x598>)
 8003a34:	2000      	movs	r0, #0
 8003a36:	f7fc ff09 	bl	800084c <__aeabi_ddiv>
 8003a3a:	4633      	mov	r3, r6
 8003a3c:	462a      	mov	r2, r5
 8003a3e:	f7fc fc23 	bl	8000288 <__aeabi_dsub>
 8003a42:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003a46:	4656      	mov	r6, sl
 8003a48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a4c:	f7fd f884 	bl	8000b58 <__aeabi_d2iz>
 8003a50:	4605      	mov	r5, r0
 8003a52:	f7fc fd67 	bl	8000524 <__aeabi_i2d>
 8003a56:	4602      	mov	r2, r0
 8003a58:	460b      	mov	r3, r1
 8003a5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a5e:	f7fc fc13 	bl	8000288 <__aeabi_dsub>
 8003a62:	3530      	adds	r5, #48	@ 0x30
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003a6c:	f806 5b01 	strb.w	r5, [r6], #1
 8003a70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003a74:	f7fd f832 	bl	8000adc <__aeabi_dcmplt>
 8003a78:	2800      	cmp	r0, #0
 8003a7a:	d172      	bne.n	8003b62 <_dtoa_r+0x622>
 8003a7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003a80:	4911      	ldr	r1, [pc, #68]	@ (8003ac8 <_dtoa_r+0x588>)
 8003a82:	2000      	movs	r0, #0
 8003a84:	f7fc fc00 	bl	8000288 <__aeabi_dsub>
 8003a88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003a8c:	f7fd f826 	bl	8000adc <__aeabi_dcmplt>
 8003a90:	2800      	cmp	r0, #0
 8003a92:	f040 80b4 	bne.w	8003bfe <_dtoa_r+0x6be>
 8003a96:	42a6      	cmp	r6, r4
 8003a98:	f43f af70 	beq.w	800397c <_dtoa_r+0x43c>
 8003a9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8003acc <_dtoa_r+0x58c>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f7fc fda8 	bl	80005f8 <__aeabi_dmul>
 8003aa8:	4b08      	ldr	r3, [pc, #32]	@ (8003acc <_dtoa_r+0x58c>)
 8003aaa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003aae:	2200      	movs	r2, #0
 8003ab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ab4:	f7fc fda0 	bl	80005f8 <__aeabi_dmul>
 8003ab8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003abc:	e7c4      	b.n	8003a48 <_dtoa_r+0x508>
 8003abe:	bf00      	nop
 8003ac0:	08005340 	.word	0x08005340
 8003ac4:	08005318 	.word	0x08005318
 8003ac8:	3ff00000 	.word	0x3ff00000
 8003acc:	40240000 	.word	0x40240000
 8003ad0:	401c0000 	.word	0x401c0000
 8003ad4:	40140000 	.word	0x40140000
 8003ad8:	3fe00000 	.word	0x3fe00000
 8003adc:	4631      	mov	r1, r6
 8003ade:	4628      	mov	r0, r5
 8003ae0:	f7fc fd8a 	bl	80005f8 <__aeabi_dmul>
 8003ae4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003ae8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003aea:	4656      	mov	r6, sl
 8003aec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003af0:	f7fd f832 	bl	8000b58 <__aeabi_d2iz>
 8003af4:	4605      	mov	r5, r0
 8003af6:	f7fc fd15 	bl	8000524 <__aeabi_i2d>
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b02:	f7fc fbc1 	bl	8000288 <__aeabi_dsub>
 8003b06:	3530      	adds	r5, #48	@ 0x30
 8003b08:	f806 5b01 	strb.w	r5, [r6], #1
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	42a6      	cmp	r6, r4
 8003b12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003b16:	f04f 0200 	mov.w	r2, #0
 8003b1a:	d124      	bne.n	8003b66 <_dtoa_r+0x626>
 8003b1c:	4baf      	ldr	r3, [pc, #700]	@ (8003ddc <_dtoa_r+0x89c>)
 8003b1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003b22:	f7fc fbb3 	bl	800028c <__adddf3>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b2e:	f7fc fff3 	bl	8000b18 <__aeabi_dcmpgt>
 8003b32:	2800      	cmp	r0, #0
 8003b34:	d163      	bne.n	8003bfe <_dtoa_r+0x6be>
 8003b36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003b3a:	49a8      	ldr	r1, [pc, #672]	@ (8003ddc <_dtoa_r+0x89c>)
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	f7fc fba3 	bl	8000288 <__aeabi_dsub>
 8003b42:	4602      	mov	r2, r0
 8003b44:	460b      	mov	r3, r1
 8003b46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b4a:	f7fc ffc7 	bl	8000adc <__aeabi_dcmplt>
 8003b4e:	2800      	cmp	r0, #0
 8003b50:	f43f af14 	beq.w	800397c <_dtoa_r+0x43c>
 8003b54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003b56:	1e73      	subs	r3, r6, #1
 8003b58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003b5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003b5e:	2b30      	cmp	r3, #48	@ 0x30
 8003b60:	d0f8      	beq.n	8003b54 <_dtoa_r+0x614>
 8003b62:	4647      	mov	r7, r8
 8003b64:	e03b      	b.n	8003bde <_dtoa_r+0x69e>
 8003b66:	4b9e      	ldr	r3, [pc, #632]	@ (8003de0 <_dtoa_r+0x8a0>)
 8003b68:	f7fc fd46 	bl	80005f8 <__aeabi_dmul>
 8003b6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003b70:	e7bc      	b.n	8003aec <_dtoa_r+0x5ac>
 8003b72:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003b76:	4656      	mov	r6, sl
 8003b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b7c:	4620      	mov	r0, r4
 8003b7e:	4629      	mov	r1, r5
 8003b80:	f7fc fe64 	bl	800084c <__aeabi_ddiv>
 8003b84:	f7fc ffe8 	bl	8000b58 <__aeabi_d2iz>
 8003b88:	4680      	mov	r8, r0
 8003b8a:	f7fc fccb 	bl	8000524 <__aeabi_i2d>
 8003b8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b92:	f7fc fd31 	bl	80005f8 <__aeabi_dmul>
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	4629      	mov	r1, r5
 8003b9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003ba2:	f7fc fb71 	bl	8000288 <__aeabi_dsub>
 8003ba6:	f806 4b01 	strb.w	r4, [r6], #1
 8003baa:	9d08      	ldr	r5, [sp, #32]
 8003bac:	eba6 040a 	sub.w	r4, r6, sl
 8003bb0:	42a5      	cmp	r5, r4
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	d133      	bne.n	8003c20 <_dtoa_r+0x6e0>
 8003bb8:	f7fc fb68 	bl	800028c <__adddf3>
 8003bbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003bc0:	4604      	mov	r4, r0
 8003bc2:	460d      	mov	r5, r1
 8003bc4:	f7fc ffa8 	bl	8000b18 <__aeabi_dcmpgt>
 8003bc8:	b9c0      	cbnz	r0, 8003bfc <_dtoa_r+0x6bc>
 8003bca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003bce:	4620      	mov	r0, r4
 8003bd0:	4629      	mov	r1, r5
 8003bd2:	f7fc ff79 	bl	8000ac8 <__aeabi_dcmpeq>
 8003bd6:	b110      	cbz	r0, 8003bde <_dtoa_r+0x69e>
 8003bd8:	f018 0f01 	tst.w	r8, #1
 8003bdc:	d10e      	bne.n	8003bfc <_dtoa_r+0x6bc>
 8003bde:	9903      	ldr	r1, [sp, #12]
 8003be0:	4648      	mov	r0, r9
 8003be2:	f000 fbbd 	bl	8004360 <_Bfree>
 8003be6:	2300      	movs	r3, #0
 8003be8:	7033      	strb	r3, [r6, #0]
 8003bea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8003bec:	3701      	adds	r7, #1
 8003bee:	601f      	str	r7, [r3, #0]
 8003bf0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 824b 	beq.w	800408e <_dtoa_r+0xb4e>
 8003bf8:	601e      	str	r6, [r3, #0]
 8003bfa:	e248      	b.n	800408e <_dtoa_r+0xb4e>
 8003bfc:	46b8      	mov	r8, r7
 8003bfe:	4633      	mov	r3, r6
 8003c00:	461e      	mov	r6, r3
 8003c02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003c06:	2a39      	cmp	r2, #57	@ 0x39
 8003c08:	d106      	bne.n	8003c18 <_dtoa_r+0x6d8>
 8003c0a:	459a      	cmp	sl, r3
 8003c0c:	d1f8      	bne.n	8003c00 <_dtoa_r+0x6c0>
 8003c0e:	2230      	movs	r2, #48	@ 0x30
 8003c10:	f108 0801 	add.w	r8, r8, #1
 8003c14:	f88a 2000 	strb.w	r2, [sl]
 8003c18:	781a      	ldrb	r2, [r3, #0]
 8003c1a:	3201      	adds	r2, #1
 8003c1c:	701a      	strb	r2, [r3, #0]
 8003c1e:	e7a0      	b.n	8003b62 <_dtoa_r+0x622>
 8003c20:	4b6f      	ldr	r3, [pc, #444]	@ (8003de0 <_dtoa_r+0x8a0>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	f7fc fce8 	bl	80005f8 <__aeabi_dmul>
 8003c28:	2200      	movs	r2, #0
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	4604      	mov	r4, r0
 8003c2e:	460d      	mov	r5, r1
 8003c30:	f7fc ff4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8003c34:	2800      	cmp	r0, #0
 8003c36:	d09f      	beq.n	8003b78 <_dtoa_r+0x638>
 8003c38:	e7d1      	b.n	8003bde <_dtoa_r+0x69e>
 8003c3a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003c3c:	2a00      	cmp	r2, #0
 8003c3e:	f000 80ea 	beq.w	8003e16 <_dtoa_r+0x8d6>
 8003c42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003c44:	2a01      	cmp	r2, #1
 8003c46:	f300 80cd 	bgt.w	8003de4 <_dtoa_r+0x8a4>
 8003c4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003c4c:	2a00      	cmp	r2, #0
 8003c4e:	f000 80c1 	beq.w	8003dd4 <_dtoa_r+0x894>
 8003c52:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003c56:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003c58:	9e04      	ldr	r6, [sp, #16]
 8003c5a:	9a04      	ldr	r2, [sp, #16]
 8003c5c:	441a      	add	r2, r3
 8003c5e:	9204      	str	r2, [sp, #16]
 8003c60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c62:	2101      	movs	r1, #1
 8003c64:	441a      	add	r2, r3
 8003c66:	4648      	mov	r0, r9
 8003c68:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c6a:	f000 fc2d 	bl	80044c8 <__i2b>
 8003c6e:	4605      	mov	r5, r0
 8003c70:	b166      	cbz	r6, 8003c8c <_dtoa_r+0x74c>
 8003c72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	dd09      	ble.n	8003c8c <_dtoa_r+0x74c>
 8003c78:	42b3      	cmp	r3, r6
 8003c7a:	9a04      	ldr	r2, [sp, #16]
 8003c7c:	bfa8      	it	ge
 8003c7e:	4633      	movge	r3, r6
 8003c80:	1ad2      	subs	r2, r2, r3
 8003c82:	9204      	str	r2, [sp, #16]
 8003c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c86:	1af6      	subs	r6, r6, r3
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c8e:	b30b      	cbz	r3, 8003cd4 <_dtoa_r+0x794>
 8003c90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 80c6 	beq.w	8003e24 <_dtoa_r+0x8e4>
 8003c98:	2c00      	cmp	r4, #0
 8003c9a:	f000 80c0 	beq.w	8003e1e <_dtoa_r+0x8de>
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	4622      	mov	r2, r4
 8003ca2:	4648      	mov	r0, r9
 8003ca4:	f000 fcc8 	bl	8004638 <__pow5mult>
 8003ca8:	9a03      	ldr	r2, [sp, #12]
 8003caa:	4601      	mov	r1, r0
 8003cac:	4605      	mov	r5, r0
 8003cae:	4648      	mov	r0, r9
 8003cb0:	f000 fc20 	bl	80044f4 <__multiply>
 8003cb4:	9903      	ldr	r1, [sp, #12]
 8003cb6:	4680      	mov	r8, r0
 8003cb8:	4648      	mov	r0, r9
 8003cba:	f000 fb51 	bl	8004360 <_Bfree>
 8003cbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003cc0:	1b1b      	subs	r3, r3, r4
 8003cc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8003cc4:	f000 80b1 	beq.w	8003e2a <_dtoa_r+0x8ea>
 8003cc8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003cca:	4641      	mov	r1, r8
 8003ccc:	4648      	mov	r0, r9
 8003cce:	f000 fcb3 	bl	8004638 <__pow5mult>
 8003cd2:	9003      	str	r0, [sp, #12]
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	4648      	mov	r0, r9
 8003cd8:	f000 fbf6 	bl	80044c8 <__i2b>
 8003cdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003cde:	4604      	mov	r4, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 81d8 	beq.w	8004096 <_dtoa_r+0xb56>
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	4601      	mov	r1, r0
 8003cea:	4648      	mov	r0, r9
 8003cec:	f000 fca4 	bl	8004638 <__pow5mult>
 8003cf0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	4604      	mov	r4, r0
 8003cf6:	f300 809f 	bgt.w	8003e38 <_dtoa_r+0x8f8>
 8003cfa:	9b06      	ldr	r3, [sp, #24]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f040 8097 	bne.w	8003e30 <_dtoa_r+0x8f0>
 8003d02:	9b07      	ldr	r3, [sp, #28]
 8003d04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f040 8093 	bne.w	8003e34 <_dtoa_r+0x8f4>
 8003d0e:	9b07      	ldr	r3, [sp, #28]
 8003d10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003d14:	0d1b      	lsrs	r3, r3, #20
 8003d16:	051b      	lsls	r3, r3, #20
 8003d18:	b133      	cbz	r3, 8003d28 <_dtoa_r+0x7e8>
 8003d1a:	9b04      	ldr	r3, [sp, #16]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	9304      	str	r3, [sp, #16]
 8003d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d22:	3301      	adds	r3, #1
 8003d24:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d26:	2301      	movs	r3, #1
 8003d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f000 81b8 	beq.w	80040a2 <_dtoa_r+0xb62>
 8003d32:	6923      	ldr	r3, [r4, #16]
 8003d34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003d38:	6918      	ldr	r0, [r3, #16]
 8003d3a:	f000 fb79 	bl	8004430 <__hi0bits>
 8003d3e:	f1c0 0020 	rsb	r0, r0, #32
 8003d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d44:	4418      	add	r0, r3
 8003d46:	f010 001f 	ands.w	r0, r0, #31
 8003d4a:	f000 8082 	beq.w	8003e52 <_dtoa_r+0x912>
 8003d4e:	f1c0 0320 	rsb	r3, r0, #32
 8003d52:	2b04      	cmp	r3, #4
 8003d54:	dd73      	ble.n	8003e3e <_dtoa_r+0x8fe>
 8003d56:	9b04      	ldr	r3, [sp, #16]
 8003d58:	f1c0 001c 	rsb	r0, r0, #28
 8003d5c:	4403      	add	r3, r0
 8003d5e:	9304      	str	r3, [sp, #16]
 8003d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d62:	4403      	add	r3, r0
 8003d64:	4406      	add	r6, r0
 8003d66:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d68:	9b04      	ldr	r3, [sp, #16]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	dd05      	ble.n	8003d7a <_dtoa_r+0x83a>
 8003d6e:	9903      	ldr	r1, [sp, #12]
 8003d70:	461a      	mov	r2, r3
 8003d72:	4648      	mov	r0, r9
 8003d74:	f000 fcba 	bl	80046ec <__lshift>
 8003d78:	9003      	str	r0, [sp, #12]
 8003d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	dd05      	ble.n	8003d8c <_dtoa_r+0x84c>
 8003d80:	4621      	mov	r1, r4
 8003d82:	461a      	mov	r2, r3
 8003d84:	4648      	mov	r0, r9
 8003d86:	f000 fcb1 	bl	80046ec <__lshift>
 8003d8a:	4604      	mov	r4, r0
 8003d8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d061      	beq.n	8003e56 <_dtoa_r+0x916>
 8003d92:	9803      	ldr	r0, [sp, #12]
 8003d94:	4621      	mov	r1, r4
 8003d96:	f000 fd15 	bl	80047c4 <__mcmp>
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	da5b      	bge.n	8003e56 <_dtoa_r+0x916>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	9903      	ldr	r1, [sp, #12]
 8003da2:	220a      	movs	r2, #10
 8003da4:	4648      	mov	r0, r9
 8003da6:	f000 fafd 	bl	80043a4 <__multadd>
 8003daa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003dac:	9003      	str	r0, [sp, #12]
 8003dae:	f107 38ff 	add.w	r8, r7, #4294967295
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f000 8177 	beq.w	80040a6 <_dtoa_r+0xb66>
 8003db8:	4629      	mov	r1, r5
 8003dba:	2300      	movs	r3, #0
 8003dbc:	220a      	movs	r2, #10
 8003dbe:	4648      	mov	r0, r9
 8003dc0:	f000 faf0 	bl	80043a4 <__multadd>
 8003dc4:	f1bb 0f00 	cmp.w	fp, #0
 8003dc8:	4605      	mov	r5, r0
 8003dca:	dc6f      	bgt.n	8003eac <_dtoa_r+0x96c>
 8003dcc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	dc49      	bgt.n	8003e66 <_dtoa_r+0x926>
 8003dd2:	e06b      	b.n	8003eac <_dtoa_r+0x96c>
 8003dd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003dd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003dda:	e73c      	b.n	8003c56 <_dtoa_r+0x716>
 8003ddc:	3fe00000 	.word	0x3fe00000
 8003de0:	40240000 	.word	0x40240000
 8003de4:	9b08      	ldr	r3, [sp, #32]
 8003de6:	1e5c      	subs	r4, r3, #1
 8003de8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003dea:	42a3      	cmp	r3, r4
 8003dec:	db09      	blt.n	8003e02 <_dtoa_r+0x8c2>
 8003dee:	1b1c      	subs	r4, r3, r4
 8003df0:	9b08      	ldr	r3, [sp, #32]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f6bf af30 	bge.w	8003c58 <_dtoa_r+0x718>
 8003df8:	9b04      	ldr	r3, [sp, #16]
 8003dfa:	9a08      	ldr	r2, [sp, #32]
 8003dfc:	1a9e      	subs	r6, r3, r2
 8003dfe:	2300      	movs	r3, #0
 8003e00:	e72b      	b.n	8003c5a <_dtoa_r+0x71a>
 8003e02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003e04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003e06:	940a      	str	r4, [sp, #40]	@ 0x28
 8003e08:	1ae3      	subs	r3, r4, r3
 8003e0a:	441a      	add	r2, r3
 8003e0c:	9e04      	ldr	r6, [sp, #16]
 8003e0e:	9b08      	ldr	r3, [sp, #32]
 8003e10:	920e      	str	r2, [sp, #56]	@ 0x38
 8003e12:	2400      	movs	r4, #0
 8003e14:	e721      	b.n	8003c5a <_dtoa_r+0x71a>
 8003e16:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003e18:	9e04      	ldr	r6, [sp, #16]
 8003e1a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8003e1c:	e728      	b.n	8003c70 <_dtoa_r+0x730>
 8003e1e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003e22:	e751      	b.n	8003cc8 <_dtoa_r+0x788>
 8003e24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003e26:	9903      	ldr	r1, [sp, #12]
 8003e28:	e750      	b.n	8003ccc <_dtoa_r+0x78c>
 8003e2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e2e:	e751      	b.n	8003cd4 <_dtoa_r+0x794>
 8003e30:	2300      	movs	r3, #0
 8003e32:	e779      	b.n	8003d28 <_dtoa_r+0x7e8>
 8003e34:	9b06      	ldr	r3, [sp, #24]
 8003e36:	e777      	b.n	8003d28 <_dtoa_r+0x7e8>
 8003e38:	2300      	movs	r3, #0
 8003e3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8003e3c:	e779      	b.n	8003d32 <_dtoa_r+0x7f2>
 8003e3e:	d093      	beq.n	8003d68 <_dtoa_r+0x828>
 8003e40:	9a04      	ldr	r2, [sp, #16]
 8003e42:	331c      	adds	r3, #28
 8003e44:	441a      	add	r2, r3
 8003e46:	9204      	str	r2, [sp, #16]
 8003e48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e4a:	441a      	add	r2, r3
 8003e4c:	441e      	add	r6, r3
 8003e4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e50:	e78a      	b.n	8003d68 <_dtoa_r+0x828>
 8003e52:	4603      	mov	r3, r0
 8003e54:	e7f4      	b.n	8003e40 <_dtoa_r+0x900>
 8003e56:	9b08      	ldr	r3, [sp, #32]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	46b8      	mov	r8, r7
 8003e5c:	dc20      	bgt.n	8003ea0 <_dtoa_r+0x960>
 8003e5e:	469b      	mov	fp, r3
 8003e60:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	dd1e      	ble.n	8003ea4 <_dtoa_r+0x964>
 8003e66:	f1bb 0f00 	cmp.w	fp, #0
 8003e6a:	f47f adb1 	bne.w	80039d0 <_dtoa_r+0x490>
 8003e6e:	4621      	mov	r1, r4
 8003e70:	465b      	mov	r3, fp
 8003e72:	2205      	movs	r2, #5
 8003e74:	4648      	mov	r0, r9
 8003e76:	f000 fa95 	bl	80043a4 <__multadd>
 8003e7a:	4601      	mov	r1, r0
 8003e7c:	4604      	mov	r4, r0
 8003e7e:	9803      	ldr	r0, [sp, #12]
 8003e80:	f000 fca0 	bl	80047c4 <__mcmp>
 8003e84:	2800      	cmp	r0, #0
 8003e86:	f77f ada3 	ble.w	80039d0 <_dtoa_r+0x490>
 8003e8a:	4656      	mov	r6, sl
 8003e8c:	2331      	movs	r3, #49	@ 0x31
 8003e8e:	f806 3b01 	strb.w	r3, [r6], #1
 8003e92:	f108 0801 	add.w	r8, r8, #1
 8003e96:	e59f      	b.n	80039d8 <_dtoa_r+0x498>
 8003e98:	9c08      	ldr	r4, [sp, #32]
 8003e9a:	46b8      	mov	r8, r7
 8003e9c:	4625      	mov	r5, r4
 8003e9e:	e7f4      	b.n	8003e8a <_dtoa_r+0x94a>
 8003ea0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8003ea4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f000 8101 	beq.w	80040ae <_dtoa_r+0xb6e>
 8003eac:	2e00      	cmp	r6, #0
 8003eae:	dd05      	ble.n	8003ebc <_dtoa_r+0x97c>
 8003eb0:	4629      	mov	r1, r5
 8003eb2:	4632      	mov	r2, r6
 8003eb4:	4648      	mov	r0, r9
 8003eb6:	f000 fc19 	bl	80046ec <__lshift>
 8003eba:	4605      	mov	r5, r0
 8003ebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d05c      	beq.n	8003f7c <_dtoa_r+0xa3c>
 8003ec2:	6869      	ldr	r1, [r5, #4]
 8003ec4:	4648      	mov	r0, r9
 8003ec6:	f000 fa0b 	bl	80042e0 <_Balloc>
 8003eca:	4606      	mov	r6, r0
 8003ecc:	b928      	cbnz	r0, 8003eda <_dtoa_r+0x99a>
 8003ece:	4b82      	ldr	r3, [pc, #520]	@ (80040d8 <_dtoa_r+0xb98>)
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003ed6:	f7ff bb47 	b.w	8003568 <_dtoa_r+0x28>
 8003eda:	692a      	ldr	r2, [r5, #16]
 8003edc:	3202      	adds	r2, #2
 8003ede:	0092      	lsls	r2, r2, #2
 8003ee0:	f105 010c 	add.w	r1, r5, #12
 8003ee4:	300c      	adds	r0, #12
 8003ee6:	f000 fe2b 	bl	8004b40 <memcpy>
 8003eea:	2201      	movs	r2, #1
 8003eec:	4631      	mov	r1, r6
 8003eee:	4648      	mov	r0, r9
 8003ef0:	f000 fbfc 	bl	80046ec <__lshift>
 8003ef4:	f10a 0301 	add.w	r3, sl, #1
 8003ef8:	9304      	str	r3, [sp, #16]
 8003efa:	eb0a 030b 	add.w	r3, sl, fp
 8003efe:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f00:	9b06      	ldr	r3, [sp, #24]
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	462f      	mov	r7, r5
 8003f08:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f0a:	4605      	mov	r5, r0
 8003f0c:	9b04      	ldr	r3, [sp, #16]
 8003f0e:	9803      	ldr	r0, [sp, #12]
 8003f10:	4621      	mov	r1, r4
 8003f12:	f103 3bff 	add.w	fp, r3, #4294967295
 8003f16:	f7ff fa8a 	bl	800342e <quorem>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	3330      	adds	r3, #48	@ 0x30
 8003f1e:	9006      	str	r0, [sp, #24]
 8003f20:	4639      	mov	r1, r7
 8003f22:	9803      	ldr	r0, [sp, #12]
 8003f24:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003f26:	f000 fc4d 	bl	80047c4 <__mcmp>
 8003f2a:	462a      	mov	r2, r5
 8003f2c:	9008      	str	r0, [sp, #32]
 8003f2e:	4621      	mov	r1, r4
 8003f30:	4648      	mov	r0, r9
 8003f32:	f000 fc63 	bl	80047fc <__mdiff>
 8003f36:	68c2      	ldr	r2, [r0, #12]
 8003f38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003f3a:	4606      	mov	r6, r0
 8003f3c:	bb02      	cbnz	r2, 8003f80 <_dtoa_r+0xa40>
 8003f3e:	4601      	mov	r1, r0
 8003f40:	9803      	ldr	r0, [sp, #12]
 8003f42:	f000 fc3f 	bl	80047c4 <__mcmp>
 8003f46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003f48:	4602      	mov	r2, r0
 8003f4a:	4631      	mov	r1, r6
 8003f4c:	4648      	mov	r0, r9
 8003f4e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8003f52:	f000 fa05 	bl	8004360 <_Bfree>
 8003f56:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003f58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003f5a:	9e04      	ldr	r6, [sp, #16]
 8003f5c:	ea42 0103 	orr.w	r1, r2, r3
 8003f60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f62:	4319      	orrs	r1, r3
 8003f64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003f66:	d10d      	bne.n	8003f84 <_dtoa_r+0xa44>
 8003f68:	2b39      	cmp	r3, #57	@ 0x39
 8003f6a:	d027      	beq.n	8003fbc <_dtoa_r+0xa7c>
 8003f6c:	9a08      	ldr	r2, [sp, #32]
 8003f6e:	2a00      	cmp	r2, #0
 8003f70:	dd01      	ble.n	8003f76 <_dtoa_r+0xa36>
 8003f72:	9b06      	ldr	r3, [sp, #24]
 8003f74:	3331      	adds	r3, #49	@ 0x31
 8003f76:	f88b 3000 	strb.w	r3, [fp]
 8003f7a:	e52e      	b.n	80039da <_dtoa_r+0x49a>
 8003f7c:	4628      	mov	r0, r5
 8003f7e:	e7b9      	b.n	8003ef4 <_dtoa_r+0x9b4>
 8003f80:	2201      	movs	r2, #1
 8003f82:	e7e2      	b.n	8003f4a <_dtoa_r+0xa0a>
 8003f84:	9908      	ldr	r1, [sp, #32]
 8003f86:	2900      	cmp	r1, #0
 8003f88:	db04      	blt.n	8003f94 <_dtoa_r+0xa54>
 8003f8a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8003f8c:	4301      	orrs	r1, r0
 8003f8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003f90:	4301      	orrs	r1, r0
 8003f92:	d120      	bne.n	8003fd6 <_dtoa_r+0xa96>
 8003f94:	2a00      	cmp	r2, #0
 8003f96:	ddee      	ble.n	8003f76 <_dtoa_r+0xa36>
 8003f98:	9903      	ldr	r1, [sp, #12]
 8003f9a:	9304      	str	r3, [sp, #16]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	4648      	mov	r0, r9
 8003fa0:	f000 fba4 	bl	80046ec <__lshift>
 8003fa4:	4621      	mov	r1, r4
 8003fa6:	9003      	str	r0, [sp, #12]
 8003fa8:	f000 fc0c 	bl	80047c4 <__mcmp>
 8003fac:	2800      	cmp	r0, #0
 8003fae:	9b04      	ldr	r3, [sp, #16]
 8003fb0:	dc02      	bgt.n	8003fb8 <_dtoa_r+0xa78>
 8003fb2:	d1e0      	bne.n	8003f76 <_dtoa_r+0xa36>
 8003fb4:	07da      	lsls	r2, r3, #31
 8003fb6:	d5de      	bpl.n	8003f76 <_dtoa_r+0xa36>
 8003fb8:	2b39      	cmp	r3, #57	@ 0x39
 8003fba:	d1da      	bne.n	8003f72 <_dtoa_r+0xa32>
 8003fbc:	2339      	movs	r3, #57	@ 0x39
 8003fbe:	f88b 3000 	strb.w	r3, [fp]
 8003fc2:	4633      	mov	r3, r6
 8003fc4:	461e      	mov	r6, r3
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003fcc:	2a39      	cmp	r2, #57	@ 0x39
 8003fce:	d04e      	beq.n	800406e <_dtoa_r+0xb2e>
 8003fd0:	3201      	adds	r2, #1
 8003fd2:	701a      	strb	r2, [r3, #0]
 8003fd4:	e501      	b.n	80039da <_dtoa_r+0x49a>
 8003fd6:	2a00      	cmp	r2, #0
 8003fd8:	dd03      	ble.n	8003fe2 <_dtoa_r+0xaa2>
 8003fda:	2b39      	cmp	r3, #57	@ 0x39
 8003fdc:	d0ee      	beq.n	8003fbc <_dtoa_r+0xa7c>
 8003fde:	3301      	adds	r3, #1
 8003fe0:	e7c9      	b.n	8003f76 <_dtoa_r+0xa36>
 8003fe2:	9a04      	ldr	r2, [sp, #16]
 8003fe4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003fe6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003fea:	428a      	cmp	r2, r1
 8003fec:	d028      	beq.n	8004040 <_dtoa_r+0xb00>
 8003fee:	9903      	ldr	r1, [sp, #12]
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	220a      	movs	r2, #10
 8003ff4:	4648      	mov	r0, r9
 8003ff6:	f000 f9d5 	bl	80043a4 <__multadd>
 8003ffa:	42af      	cmp	r7, r5
 8003ffc:	9003      	str	r0, [sp, #12]
 8003ffe:	f04f 0300 	mov.w	r3, #0
 8004002:	f04f 020a 	mov.w	r2, #10
 8004006:	4639      	mov	r1, r7
 8004008:	4648      	mov	r0, r9
 800400a:	d107      	bne.n	800401c <_dtoa_r+0xadc>
 800400c:	f000 f9ca 	bl	80043a4 <__multadd>
 8004010:	4607      	mov	r7, r0
 8004012:	4605      	mov	r5, r0
 8004014:	9b04      	ldr	r3, [sp, #16]
 8004016:	3301      	adds	r3, #1
 8004018:	9304      	str	r3, [sp, #16]
 800401a:	e777      	b.n	8003f0c <_dtoa_r+0x9cc>
 800401c:	f000 f9c2 	bl	80043a4 <__multadd>
 8004020:	4629      	mov	r1, r5
 8004022:	4607      	mov	r7, r0
 8004024:	2300      	movs	r3, #0
 8004026:	220a      	movs	r2, #10
 8004028:	4648      	mov	r0, r9
 800402a:	f000 f9bb 	bl	80043a4 <__multadd>
 800402e:	4605      	mov	r5, r0
 8004030:	e7f0      	b.n	8004014 <_dtoa_r+0xad4>
 8004032:	f1bb 0f00 	cmp.w	fp, #0
 8004036:	bfcc      	ite	gt
 8004038:	465e      	movgt	r6, fp
 800403a:	2601      	movle	r6, #1
 800403c:	4456      	add	r6, sl
 800403e:	2700      	movs	r7, #0
 8004040:	9903      	ldr	r1, [sp, #12]
 8004042:	9304      	str	r3, [sp, #16]
 8004044:	2201      	movs	r2, #1
 8004046:	4648      	mov	r0, r9
 8004048:	f000 fb50 	bl	80046ec <__lshift>
 800404c:	4621      	mov	r1, r4
 800404e:	9003      	str	r0, [sp, #12]
 8004050:	f000 fbb8 	bl	80047c4 <__mcmp>
 8004054:	2800      	cmp	r0, #0
 8004056:	dcb4      	bgt.n	8003fc2 <_dtoa_r+0xa82>
 8004058:	d102      	bne.n	8004060 <_dtoa_r+0xb20>
 800405a:	9b04      	ldr	r3, [sp, #16]
 800405c:	07db      	lsls	r3, r3, #31
 800405e:	d4b0      	bmi.n	8003fc2 <_dtoa_r+0xa82>
 8004060:	4633      	mov	r3, r6
 8004062:	461e      	mov	r6, r3
 8004064:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004068:	2a30      	cmp	r2, #48	@ 0x30
 800406a:	d0fa      	beq.n	8004062 <_dtoa_r+0xb22>
 800406c:	e4b5      	b.n	80039da <_dtoa_r+0x49a>
 800406e:	459a      	cmp	sl, r3
 8004070:	d1a8      	bne.n	8003fc4 <_dtoa_r+0xa84>
 8004072:	2331      	movs	r3, #49	@ 0x31
 8004074:	f108 0801 	add.w	r8, r8, #1
 8004078:	f88a 3000 	strb.w	r3, [sl]
 800407c:	e4ad      	b.n	80039da <_dtoa_r+0x49a>
 800407e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004080:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80040dc <_dtoa_r+0xb9c>
 8004084:	b11b      	cbz	r3, 800408e <_dtoa_r+0xb4e>
 8004086:	f10a 0308 	add.w	r3, sl, #8
 800408a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800408c:	6013      	str	r3, [r2, #0]
 800408e:	4650      	mov	r0, sl
 8004090:	b017      	add	sp, #92	@ 0x5c
 8004092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004096:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004098:	2b01      	cmp	r3, #1
 800409a:	f77f ae2e 	ble.w	8003cfa <_dtoa_r+0x7ba>
 800409e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80040a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80040a2:	2001      	movs	r0, #1
 80040a4:	e64d      	b.n	8003d42 <_dtoa_r+0x802>
 80040a6:	f1bb 0f00 	cmp.w	fp, #0
 80040aa:	f77f aed9 	ble.w	8003e60 <_dtoa_r+0x920>
 80040ae:	4656      	mov	r6, sl
 80040b0:	9803      	ldr	r0, [sp, #12]
 80040b2:	4621      	mov	r1, r4
 80040b4:	f7ff f9bb 	bl	800342e <quorem>
 80040b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80040bc:	f806 3b01 	strb.w	r3, [r6], #1
 80040c0:	eba6 020a 	sub.w	r2, r6, sl
 80040c4:	4593      	cmp	fp, r2
 80040c6:	ddb4      	ble.n	8004032 <_dtoa_r+0xaf2>
 80040c8:	9903      	ldr	r1, [sp, #12]
 80040ca:	2300      	movs	r3, #0
 80040cc:	220a      	movs	r2, #10
 80040ce:	4648      	mov	r0, r9
 80040d0:	f000 f968 	bl	80043a4 <__multadd>
 80040d4:	9003      	str	r0, [sp, #12]
 80040d6:	e7eb      	b.n	80040b0 <_dtoa_r+0xb70>
 80040d8:	08005248 	.word	0x08005248
 80040dc:	080051cc 	.word	0x080051cc

080040e0 <_free_r>:
 80040e0:	b538      	push	{r3, r4, r5, lr}
 80040e2:	4605      	mov	r5, r0
 80040e4:	2900      	cmp	r1, #0
 80040e6:	d041      	beq.n	800416c <_free_r+0x8c>
 80040e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040ec:	1f0c      	subs	r4, r1, #4
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	bfb8      	it	lt
 80040f2:	18e4      	addlt	r4, r4, r3
 80040f4:	f000 f8e8 	bl	80042c8 <__malloc_lock>
 80040f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004170 <_free_r+0x90>)
 80040fa:	6813      	ldr	r3, [r2, #0]
 80040fc:	b933      	cbnz	r3, 800410c <_free_r+0x2c>
 80040fe:	6063      	str	r3, [r4, #4]
 8004100:	6014      	str	r4, [r2, #0]
 8004102:	4628      	mov	r0, r5
 8004104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004108:	f000 b8e4 	b.w	80042d4 <__malloc_unlock>
 800410c:	42a3      	cmp	r3, r4
 800410e:	d908      	bls.n	8004122 <_free_r+0x42>
 8004110:	6820      	ldr	r0, [r4, #0]
 8004112:	1821      	adds	r1, r4, r0
 8004114:	428b      	cmp	r3, r1
 8004116:	bf01      	itttt	eq
 8004118:	6819      	ldreq	r1, [r3, #0]
 800411a:	685b      	ldreq	r3, [r3, #4]
 800411c:	1809      	addeq	r1, r1, r0
 800411e:	6021      	streq	r1, [r4, #0]
 8004120:	e7ed      	b.n	80040fe <_free_r+0x1e>
 8004122:	461a      	mov	r2, r3
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	b10b      	cbz	r3, 800412c <_free_r+0x4c>
 8004128:	42a3      	cmp	r3, r4
 800412a:	d9fa      	bls.n	8004122 <_free_r+0x42>
 800412c:	6811      	ldr	r1, [r2, #0]
 800412e:	1850      	adds	r0, r2, r1
 8004130:	42a0      	cmp	r0, r4
 8004132:	d10b      	bne.n	800414c <_free_r+0x6c>
 8004134:	6820      	ldr	r0, [r4, #0]
 8004136:	4401      	add	r1, r0
 8004138:	1850      	adds	r0, r2, r1
 800413a:	4283      	cmp	r3, r0
 800413c:	6011      	str	r1, [r2, #0]
 800413e:	d1e0      	bne.n	8004102 <_free_r+0x22>
 8004140:	6818      	ldr	r0, [r3, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	6053      	str	r3, [r2, #4]
 8004146:	4408      	add	r0, r1
 8004148:	6010      	str	r0, [r2, #0]
 800414a:	e7da      	b.n	8004102 <_free_r+0x22>
 800414c:	d902      	bls.n	8004154 <_free_r+0x74>
 800414e:	230c      	movs	r3, #12
 8004150:	602b      	str	r3, [r5, #0]
 8004152:	e7d6      	b.n	8004102 <_free_r+0x22>
 8004154:	6820      	ldr	r0, [r4, #0]
 8004156:	1821      	adds	r1, r4, r0
 8004158:	428b      	cmp	r3, r1
 800415a:	bf04      	itt	eq
 800415c:	6819      	ldreq	r1, [r3, #0]
 800415e:	685b      	ldreq	r3, [r3, #4]
 8004160:	6063      	str	r3, [r4, #4]
 8004162:	bf04      	itt	eq
 8004164:	1809      	addeq	r1, r1, r0
 8004166:	6021      	streq	r1, [r4, #0]
 8004168:	6054      	str	r4, [r2, #4]
 800416a:	e7ca      	b.n	8004102 <_free_r+0x22>
 800416c:	bd38      	pop	{r3, r4, r5, pc}
 800416e:	bf00      	nop
 8004170:	20000388 	.word	0x20000388

08004174 <malloc>:
 8004174:	4b02      	ldr	r3, [pc, #8]	@ (8004180 <malloc+0xc>)
 8004176:	4601      	mov	r1, r0
 8004178:	6818      	ldr	r0, [r3, #0]
 800417a:	f000 b825 	b.w	80041c8 <_malloc_r>
 800417e:	bf00      	nop
 8004180:	20000018 	.word	0x20000018

08004184 <sbrk_aligned>:
 8004184:	b570      	push	{r4, r5, r6, lr}
 8004186:	4e0f      	ldr	r6, [pc, #60]	@ (80041c4 <sbrk_aligned+0x40>)
 8004188:	460c      	mov	r4, r1
 800418a:	6831      	ldr	r1, [r6, #0]
 800418c:	4605      	mov	r5, r0
 800418e:	b911      	cbnz	r1, 8004196 <sbrk_aligned+0x12>
 8004190:	f000 fcc6 	bl	8004b20 <_sbrk_r>
 8004194:	6030      	str	r0, [r6, #0]
 8004196:	4621      	mov	r1, r4
 8004198:	4628      	mov	r0, r5
 800419a:	f000 fcc1 	bl	8004b20 <_sbrk_r>
 800419e:	1c43      	adds	r3, r0, #1
 80041a0:	d103      	bne.n	80041aa <sbrk_aligned+0x26>
 80041a2:	f04f 34ff 	mov.w	r4, #4294967295
 80041a6:	4620      	mov	r0, r4
 80041a8:	bd70      	pop	{r4, r5, r6, pc}
 80041aa:	1cc4      	adds	r4, r0, #3
 80041ac:	f024 0403 	bic.w	r4, r4, #3
 80041b0:	42a0      	cmp	r0, r4
 80041b2:	d0f8      	beq.n	80041a6 <sbrk_aligned+0x22>
 80041b4:	1a21      	subs	r1, r4, r0
 80041b6:	4628      	mov	r0, r5
 80041b8:	f000 fcb2 	bl	8004b20 <_sbrk_r>
 80041bc:	3001      	adds	r0, #1
 80041be:	d1f2      	bne.n	80041a6 <sbrk_aligned+0x22>
 80041c0:	e7ef      	b.n	80041a2 <sbrk_aligned+0x1e>
 80041c2:	bf00      	nop
 80041c4:	20000384 	.word	0x20000384

080041c8 <_malloc_r>:
 80041c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041cc:	1ccd      	adds	r5, r1, #3
 80041ce:	f025 0503 	bic.w	r5, r5, #3
 80041d2:	3508      	adds	r5, #8
 80041d4:	2d0c      	cmp	r5, #12
 80041d6:	bf38      	it	cc
 80041d8:	250c      	movcc	r5, #12
 80041da:	2d00      	cmp	r5, #0
 80041dc:	4606      	mov	r6, r0
 80041de:	db01      	blt.n	80041e4 <_malloc_r+0x1c>
 80041e0:	42a9      	cmp	r1, r5
 80041e2:	d904      	bls.n	80041ee <_malloc_r+0x26>
 80041e4:	230c      	movs	r3, #12
 80041e6:	6033      	str	r3, [r6, #0]
 80041e8:	2000      	movs	r0, #0
 80041ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80042c4 <_malloc_r+0xfc>
 80041f2:	f000 f869 	bl	80042c8 <__malloc_lock>
 80041f6:	f8d8 3000 	ldr.w	r3, [r8]
 80041fa:	461c      	mov	r4, r3
 80041fc:	bb44      	cbnz	r4, 8004250 <_malloc_r+0x88>
 80041fe:	4629      	mov	r1, r5
 8004200:	4630      	mov	r0, r6
 8004202:	f7ff ffbf 	bl	8004184 <sbrk_aligned>
 8004206:	1c43      	adds	r3, r0, #1
 8004208:	4604      	mov	r4, r0
 800420a:	d158      	bne.n	80042be <_malloc_r+0xf6>
 800420c:	f8d8 4000 	ldr.w	r4, [r8]
 8004210:	4627      	mov	r7, r4
 8004212:	2f00      	cmp	r7, #0
 8004214:	d143      	bne.n	800429e <_malloc_r+0xd6>
 8004216:	2c00      	cmp	r4, #0
 8004218:	d04b      	beq.n	80042b2 <_malloc_r+0xea>
 800421a:	6823      	ldr	r3, [r4, #0]
 800421c:	4639      	mov	r1, r7
 800421e:	4630      	mov	r0, r6
 8004220:	eb04 0903 	add.w	r9, r4, r3
 8004224:	f000 fc7c 	bl	8004b20 <_sbrk_r>
 8004228:	4581      	cmp	r9, r0
 800422a:	d142      	bne.n	80042b2 <_malloc_r+0xea>
 800422c:	6821      	ldr	r1, [r4, #0]
 800422e:	1a6d      	subs	r5, r5, r1
 8004230:	4629      	mov	r1, r5
 8004232:	4630      	mov	r0, r6
 8004234:	f7ff ffa6 	bl	8004184 <sbrk_aligned>
 8004238:	3001      	adds	r0, #1
 800423a:	d03a      	beq.n	80042b2 <_malloc_r+0xea>
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	442b      	add	r3, r5
 8004240:	6023      	str	r3, [r4, #0]
 8004242:	f8d8 3000 	ldr.w	r3, [r8]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	bb62      	cbnz	r2, 80042a4 <_malloc_r+0xdc>
 800424a:	f8c8 7000 	str.w	r7, [r8]
 800424e:	e00f      	b.n	8004270 <_malloc_r+0xa8>
 8004250:	6822      	ldr	r2, [r4, #0]
 8004252:	1b52      	subs	r2, r2, r5
 8004254:	d420      	bmi.n	8004298 <_malloc_r+0xd0>
 8004256:	2a0b      	cmp	r2, #11
 8004258:	d917      	bls.n	800428a <_malloc_r+0xc2>
 800425a:	1961      	adds	r1, r4, r5
 800425c:	42a3      	cmp	r3, r4
 800425e:	6025      	str	r5, [r4, #0]
 8004260:	bf18      	it	ne
 8004262:	6059      	strne	r1, [r3, #4]
 8004264:	6863      	ldr	r3, [r4, #4]
 8004266:	bf08      	it	eq
 8004268:	f8c8 1000 	streq.w	r1, [r8]
 800426c:	5162      	str	r2, [r4, r5]
 800426e:	604b      	str	r3, [r1, #4]
 8004270:	4630      	mov	r0, r6
 8004272:	f000 f82f 	bl	80042d4 <__malloc_unlock>
 8004276:	f104 000b 	add.w	r0, r4, #11
 800427a:	1d23      	adds	r3, r4, #4
 800427c:	f020 0007 	bic.w	r0, r0, #7
 8004280:	1ac2      	subs	r2, r0, r3
 8004282:	bf1c      	itt	ne
 8004284:	1a1b      	subne	r3, r3, r0
 8004286:	50a3      	strne	r3, [r4, r2]
 8004288:	e7af      	b.n	80041ea <_malloc_r+0x22>
 800428a:	6862      	ldr	r2, [r4, #4]
 800428c:	42a3      	cmp	r3, r4
 800428e:	bf0c      	ite	eq
 8004290:	f8c8 2000 	streq.w	r2, [r8]
 8004294:	605a      	strne	r2, [r3, #4]
 8004296:	e7eb      	b.n	8004270 <_malloc_r+0xa8>
 8004298:	4623      	mov	r3, r4
 800429a:	6864      	ldr	r4, [r4, #4]
 800429c:	e7ae      	b.n	80041fc <_malloc_r+0x34>
 800429e:	463c      	mov	r4, r7
 80042a0:	687f      	ldr	r7, [r7, #4]
 80042a2:	e7b6      	b.n	8004212 <_malloc_r+0x4a>
 80042a4:	461a      	mov	r2, r3
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	42a3      	cmp	r3, r4
 80042aa:	d1fb      	bne.n	80042a4 <_malloc_r+0xdc>
 80042ac:	2300      	movs	r3, #0
 80042ae:	6053      	str	r3, [r2, #4]
 80042b0:	e7de      	b.n	8004270 <_malloc_r+0xa8>
 80042b2:	230c      	movs	r3, #12
 80042b4:	6033      	str	r3, [r6, #0]
 80042b6:	4630      	mov	r0, r6
 80042b8:	f000 f80c 	bl	80042d4 <__malloc_unlock>
 80042bc:	e794      	b.n	80041e8 <_malloc_r+0x20>
 80042be:	6005      	str	r5, [r0, #0]
 80042c0:	e7d6      	b.n	8004270 <_malloc_r+0xa8>
 80042c2:	bf00      	nop
 80042c4:	20000388 	.word	0x20000388

080042c8 <__malloc_lock>:
 80042c8:	4801      	ldr	r0, [pc, #4]	@ (80042d0 <__malloc_lock+0x8>)
 80042ca:	f7ff b8ae 	b.w	800342a <__retarget_lock_acquire_recursive>
 80042ce:	bf00      	nop
 80042d0:	20000380 	.word	0x20000380

080042d4 <__malloc_unlock>:
 80042d4:	4801      	ldr	r0, [pc, #4]	@ (80042dc <__malloc_unlock+0x8>)
 80042d6:	f7ff b8a9 	b.w	800342c <__retarget_lock_release_recursive>
 80042da:	bf00      	nop
 80042dc:	20000380 	.word	0x20000380

080042e0 <_Balloc>:
 80042e0:	b570      	push	{r4, r5, r6, lr}
 80042e2:	69c6      	ldr	r6, [r0, #28]
 80042e4:	4604      	mov	r4, r0
 80042e6:	460d      	mov	r5, r1
 80042e8:	b976      	cbnz	r6, 8004308 <_Balloc+0x28>
 80042ea:	2010      	movs	r0, #16
 80042ec:	f7ff ff42 	bl	8004174 <malloc>
 80042f0:	4602      	mov	r2, r0
 80042f2:	61e0      	str	r0, [r4, #28]
 80042f4:	b920      	cbnz	r0, 8004300 <_Balloc+0x20>
 80042f6:	4b18      	ldr	r3, [pc, #96]	@ (8004358 <_Balloc+0x78>)
 80042f8:	4818      	ldr	r0, [pc, #96]	@ (800435c <_Balloc+0x7c>)
 80042fa:	216b      	movs	r1, #107	@ 0x6b
 80042fc:	f000 fc2e 	bl	8004b5c <__assert_func>
 8004300:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004304:	6006      	str	r6, [r0, #0]
 8004306:	60c6      	str	r6, [r0, #12]
 8004308:	69e6      	ldr	r6, [r4, #28]
 800430a:	68f3      	ldr	r3, [r6, #12]
 800430c:	b183      	cbz	r3, 8004330 <_Balloc+0x50>
 800430e:	69e3      	ldr	r3, [r4, #28]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004316:	b9b8      	cbnz	r0, 8004348 <_Balloc+0x68>
 8004318:	2101      	movs	r1, #1
 800431a:	fa01 f605 	lsl.w	r6, r1, r5
 800431e:	1d72      	adds	r2, r6, #5
 8004320:	0092      	lsls	r2, r2, #2
 8004322:	4620      	mov	r0, r4
 8004324:	f000 fc38 	bl	8004b98 <_calloc_r>
 8004328:	b160      	cbz	r0, 8004344 <_Balloc+0x64>
 800432a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800432e:	e00e      	b.n	800434e <_Balloc+0x6e>
 8004330:	2221      	movs	r2, #33	@ 0x21
 8004332:	2104      	movs	r1, #4
 8004334:	4620      	mov	r0, r4
 8004336:	f000 fc2f 	bl	8004b98 <_calloc_r>
 800433a:	69e3      	ldr	r3, [r4, #28]
 800433c:	60f0      	str	r0, [r6, #12]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1e4      	bne.n	800430e <_Balloc+0x2e>
 8004344:	2000      	movs	r0, #0
 8004346:	bd70      	pop	{r4, r5, r6, pc}
 8004348:	6802      	ldr	r2, [r0, #0]
 800434a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800434e:	2300      	movs	r3, #0
 8004350:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004354:	e7f7      	b.n	8004346 <_Balloc+0x66>
 8004356:	bf00      	nop
 8004358:	080051d9 	.word	0x080051d9
 800435c:	08005259 	.word	0x08005259

08004360 <_Bfree>:
 8004360:	b570      	push	{r4, r5, r6, lr}
 8004362:	69c6      	ldr	r6, [r0, #28]
 8004364:	4605      	mov	r5, r0
 8004366:	460c      	mov	r4, r1
 8004368:	b976      	cbnz	r6, 8004388 <_Bfree+0x28>
 800436a:	2010      	movs	r0, #16
 800436c:	f7ff ff02 	bl	8004174 <malloc>
 8004370:	4602      	mov	r2, r0
 8004372:	61e8      	str	r0, [r5, #28]
 8004374:	b920      	cbnz	r0, 8004380 <_Bfree+0x20>
 8004376:	4b09      	ldr	r3, [pc, #36]	@ (800439c <_Bfree+0x3c>)
 8004378:	4809      	ldr	r0, [pc, #36]	@ (80043a0 <_Bfree+0x40>)
 800437a:	218f      	movs	r1, #143	@ 0x8f
 800437c:	f000 fbee 	bl	8004b5c <__assert_func>
 8004380:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004384:	6006      	str	r6, [r0, #0]
 8004386:	60c6      	str	r6, [r0, #12]
 8004388:	b13c      	cbz	r4, 800439a <_Bfree+0x3a>
 800438a:	69eb      	ldr	r3, [r5, #28]
 800438c:	6862      	ldr	r2, [r4, #4]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004394:	6021      	str	r1, [r4, #0]
 8004396:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800439a:	bd70      	pop	{r4, r5, r6, pc}
 800439c:	080051d9 	.word	0x080051d9
 80043a0:	08005259 	.word	0x08005259

080043a4 <__multadd>:
 80043a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043a8:	690d      	ldr	r5, [r1, #16]
 80043aa:	4607      	mov	r7, r0
 80043ac:	460c      	mov	r4, r1
 80043ae:	461e      	mov	r6, r3
 80043b0:	f101 0c14 	add.w	ip, r1, #20
 80043b4:	2000      	movs	r0, #0
 80043b6:	f8dc 3000 	ldr.w	r3, [ip]
 80043ba:	b299      	uxth	r1, r3
 80043bc:	fb02 6101 	mla	r1, r2, r1, r6
 80043c0:	0c1e      	lsrs	r6, r3, #16
 80043c2:	0c0b      	lsrs	r3, r1, #16
 80043c4:	fb02 3306 	mla	r3, r2, r6, r3
 80043c8:	b289      	uxth	r1, r1
 80043ca:	3001      	adds	r0, #1
 80043cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80043d0:	4285      	cmp	r5, r0
 80043d2:	f84c 1b04 	str.w	r1, [ip], #4
 80043d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80043da:	dcec      	bgt.n	80043b6 <__multadd+0x12>
 80043dc:	b30e      	cbz	r6, 8004422 <__multadd+0x7e>
 80043de:	68a3      	ldr	r3, [r4, #8]
 80043e0:	42ab      	cmp	r3, r5
 80043e2:	dc19      	bgt.n	8004418 <__multadd+0x74>
 80043e4:	6861      	ldr	r1, [r4, #4]
 80043e6:	4638      	mov	r0, r7
 80043e8:	3101      	adds	r1, #1
 80043ea:	f7ff ff79 	bl	80042e0 <_Balloc>
 80043ee:	4680      	mov	r8, r0
 80043f0:	b928      	cbnz	r0, 80043fe <__multadd+0x5a>
 80043f2:	4602      	mov	r2, r0
 80043f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004428 <__multadd+0x84>)
 80043f6:	480d      	ldr	r0, [pc, #52]	@ (800442c <__multadd+0x88>)
 80043f8:	21ba      	movs	r1, #186	@ 0xba
 80043fa:	f000 fbaf 	bl	8004b5c <__assert_func>
 80043fe:	6922      	ldr	r2, [r4, #16]
 8004400:	3202      	adds	r2, #2
 8004402:	f104 010c 	add.w	r1, r4, #12
 8004406:	0092      	lsls	r2, r2, #2
 8004408:	300c      	adds	r0, #12
 800440a:	f000 fb99 	bl	8004b40 <memcpy>
 800440e:	4621      	mov	r1, r4
 8004410:	4638      	mov	r0, r7
 8004412:	f7ff ffa5 	bl	8004360 <_Bfree>
 8004416:	4644      	mov	r4, r8
 8004418:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800441c:	3501      	adds	r5, #1
 800441e:	615e      	str	r6, [r3, #20]
 8004420:	6125      	str	r5, [r4, #16]
 8004422:	4620      	mov	r0, r4
 8004424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004428:	08005248 	.word	0x08005248
 800442c:	08005259 	.word	0x08005259

08004430 <__hi0bits>:
 8004430:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004434:	4603      	mov	r3, r0
 8004436:	bf36      	itet	cc
 8004438:	0403      	lslcc	r3, r0, #16
 800443a:	2000      	movcs	r0, #0
 800443c:	2010      	movcc	r0, #16
 800443e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004442:	bf3c      	itt	cc
 8004444:	021b      	lslcc	r3, r3, #8
 8004446:	3008      	addcc	r0, #8
 8004448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800444c:	bf3c      	itt	cc
 800444e:	011b      	lslcc	r3, r3, #4
 8004450:	3004      	addcc	r0, #4
 8004452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004456:	bf3c      	itt	cc
 8004458:	009b      	lslcc	r3, r3, #2
 800445a:	3002      	addcc	r0, #2
 800445c:	2b00      	cmp	r3, #0
 800445e:	db05      	blt.n	800446c <__hi0bits+0x3c>
 8004460:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004464:	f100 0001 	add.w	r0, r0, #1
 8004468:	bf08      	it	eq
 800446a:	2020      	moveq	r0, #32
 800446c:	4770      	bx	lr

0800446e <__lo0bits>:
 800446e:	6803      	ldr	r3, [r0, #0]
 8004470:	4602      	mov	r2, r0
 8004472:	f013 0007 	ands.w	r0, r3, #7
 8004476:	d00b      	beq.n	8004490 <__lo0bits+0x22>
 8004478:	07d9      	lsls	r1, r3, #31
 800447a:	d421      	bmi.n	80044c0 <__lo0bits+0x52>
 800447c:	0798      	lsls	r0, r3, #30
 800447e:	bf49      	itett	mi
 8004480:	085b      	lsrmi	r3, r3, #1
 8004482:	089b      	lsrpl	r3, r3, #2
 8004484:	2001      	movmi	r0, #1
 8004486:	6013      	strmi	r3, [r2, #0]
 8004488:	bf5c      	itt	pl
 800448a:	6013      	strpl	r3, [r2, #0]
 800448c:	2002      	movpl	r0, #2
 800448e:	4770      	bx	lr
 8004490:	b299      	uxth	r1, r3
 8004492:	b909      	cbnz	r1, 8004498 <__lo0bits+0x2a>
 8004494:	0c1b      	lsrs	r3, r3, #16
 8004496:	2010      	movs	r0, #16
 8004498:	b2d9      	uxtb	r1, r3
 800449a:	b909      	cbnz	r1, 80044a0 <__lo0bits+0x32>
 800449c:	3008      	adds	r0, #8
 800449e:	0a1b      	lsrs	r3, r3, #8
 80044a0:	0719      	lsls	r1, r3, #28
 80044a2:	bf04      	itt	eq
 80044a4:	091b      	lsreq	r3, r3, #4
 80044a6:	3004      	addeq	r0, #4
 80044a8:	0799      	lsls	r1, r3, #30
 80044aa:	bf04      	itt	eq
 80044ac:	089b      	lsreq	r3, r3, #2
 80044ae:	3002      	addeq	r0, #2
 80044b0:	07d9      	lsls	r1, r3, #31
 80044b2:	d403      	bmi.n	80044bc <__lo0bits+0x4e>
 80044b4:	085b      	lsrs	r3, r3, #1
 80044b6:	f100 0001 	add.w	r0, r0, #1
 80044ba:	d003      	beq.n	80044c4 <__lo0bits+0x56>
 80044bc:	6013      	str	r3, [r2, #0]
 80044be:	4770      	bx	lr
 80044c0:	2000      	movs	r0, #0
 80044c2:	4770      	bx	lr
 80044c4:	2020      	movs	r0, #32
 80044c6:	4770      	bx	lr

080044c8 <__i2b>:
 80044c8:	b510      	push	{r4, lr}
 80044ca:	460c      	mov	r4, r1
 80044cc:	2101      	movs	r1, #1
 80044ce:	f7ff ff07 	bl	80042e0 <_Balloc>
 80044d2:	4602      	mov	r2, r0
 80044d4:	b928      	cbnz	r0, 80044e2 <__i2b+0x1a>
 80044d6:	4b05      	ldr	r3, [pc, #20]	@ (80044ec <__i2b+0x24>)
 80044d8:	4805      	ldr	r0, [pc, #20]	@ (80044f0 <__i2b+0x28>)
 80044da:	f240 1145 	movw	r1, #325	@ 0x145
 80044de:	f000 fb3d 	bl	8004b5c <__assert_func>
 80044e2:	2301      	movs	r3, #1
 80044e4:	6144      	str	r4, [r0, #20]
 80044e6:	6103      	str	r3, [r0, #16]
 80044e8:	bd10      	pop	{r4, pc}
 80044ea:	bf00      	nop
 80044ec:	08005248 	.word	0x08005248
 80044f0:	08005259 	.word	0x08005259

080044f4 <__multiply>:
 80044f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044f8:	4617      	mov	r7, r2
 80044fa:	690a      	ldr	r2, [r1, #16]
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	429a      	cmp	r2, r3
 8004500:	bfa8      	it	ge
 8004502:	463b      	movge	r3, r7
 8004504:	4689      	mov	r9, r1
 8004506:	bfa4      	itt	ge
 8004508:	460f      	movge	r7, r1
 800450a:	4699      	movge	r9, r3
 800450c:	693d      	ldr	r5, [r7, #16]
 800450e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	eb05 060a 	add.w	r6, r5, sl
 800451a:	42b3      	cmp	r3, r6
 800451c:	b085      	sub	sp, #20
 800451e:	bfb8      	it	lt
 8004520:	3101      	addlt	r1, #1
 8004522:	f7ff fedd 	bl	80042e0 <_Balloc>
 8004526:	b930      	cbnz	r0, 8004536 <__multiply+0x42>
 8004528:	4602      	mov	r2, r0
 800452a:	4b41      	ldr	r3, [pc, #260]	@ (8004630 <__multiply+0x13c>)
 800452c:	4841      	ldr	r0, [pc, #260]	@ (8004634 <__multiply+0x140>)
 800452e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004532:	f000 fb13 	bl	8004b5c <__assert_func>
 8004536:	f100 0414 	add.w	r4, r0, #20
 800453a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800453e:	4623      	mov	r3, r4
 8004540:	2200      	movs	r2, #0
 8004542:	4573      	cmp	r3, lr
 8004544:	d320      	bcc.n	8004588 <__multiply+0x94>
 8004546:	f107 0814 	add.w	r8, r7, #20
 800454a:	f109 0114 	add.w	r1, r9, #20
 800454e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004552:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004556:	9302      	str	r3, [sp, #8]
 8004558:	1beb      	subs	r3, r5, r7
 800455a:	3b15      	subs	r3, #21
 800455c:	f023 0303 	bic.w	r3, r3, #3
 8004560:	3304      	adds	r3, #4
 8004562:	3715      	adds	r7, #21
 8004564:	42bd      	cmp	r5, r7
 8004566:	bf38      	it	cc
 8004568:	2304      	movcc	r3, #4
 800456a:	9301      	str	r3, [sp, #4]
 800456c:	9b02      	ldr	r3, [sp, #8]
 800456e:	9103      	str	r1, [sp, #12]
 8004570:	428b      	cmp	r3, r1
 8004572:	d80c      	bhi.n	800458e <__multiply+0x9a>
 8004574:	2e00      	cmp	r6, #0
 8004576:	dd03      	ble.n	8004580 <__multiply+0x8c>
 8004578:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800457c:	2b00      	cmp	r3, #0
 800457e:	d055      	beq.n	800462c <__multiply+0x138>
 8004580:	6106      	str	r6, [r0, #16]
 8004582:	b005      	add	sp, #20
 8004584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004588:	f843 2b04 	str.w	r2, [r3], #4
 800458c:	e7d9      	b.n	8004542 <__multiply+0x4e>
 800458e:	f8b1 a000 	ldrh.w	sl, [r1]
 8004592:	f1ba 0f00 	cmp.w	sl, #0
 8004596:	d01f      	beq.n	80045d8 <__multiply+0xe4>
 8004598:	46c4      	mov	ip, r8
 800459a:	46a1      	mov	r9, r4
 800459c:	2700      	movs	r7, #0
 800459e:	f85c 2b04 	ldr.w	r2, [ip], #4
 80045a2:	f8d9 3000 	ldr.w	r3, [r9]
 80045a6:	fa1f fb82 	uxth.w	fp, r2
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80045b0:	443b      	add	r3, r7
 80045b2:	f8d9 7000 	ldr.w	r7, [r9]
 80045b6:	0c12      	lsrs	r2, r2, #16
 80045b8:	0c3f      	lsrs	r7, r7, #16
 80045ba:	fb0a 7202 	mla	r2, sl, r2, r7
 80045be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045c8:	4565      	cmp	r5, ip
 80045ca:	f849 3b04 	str.w	r3, [r9], #4
 80045ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80045d2:	d8e4      	bhi.n	800459e <__multiply+0xaa>
 80045d4:	9b01      	ldr	r3, [sp, #4]
 80045d6:	50e7      	str	r7, [r4, r3]
 80045d8:	9b03      	ldr	r3, [sp, #12]
 80045da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80045de:	3104      	adds	r1, #4
 80045e0:	f1b9 0f00 	cmp.w	r9, #0
 80045e4:	d020      	beq.n	8004628 <__multiply+0x134>
 80045e6:	6823      	ldr	r3, [r4, #0]
 80045e8:	4647      	mov	r7, r8
 80045ea:	46a4      	mov	ip, r4
 80045ec:	f04f 0a00 	mov.w	sl, #0
 80045f0:	f8b7 b000 	ldrh.w	fp, [r7]
 80045f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80045f8:	fb09 220b 	mla	r2, r9, fp, r2
 80045fc:	4452      	add	r2, sl
 80045fe:	b29b      	uxth	r3, r3
 8004600:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004604:	f84c 3b04 	str.w	r3, [ip], #4
 8004608:	f857 3b04 	ldr.w	r3, [r7], #4
 800460c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004610:	f8bc 3000 	ldrh.w	r3, [ip]
 8004614:	fb09 330a 	mla	r3, r9, sl, r3
 8004618:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800461c:	42bd      	cmp	r5, r7
 800461e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004622:	d8e5      	bhi.n	80045f0 <__multiply+0xfc>
 8004624:	9a01      	ldr	r2, [sp, #4]
 8004626:	50a3      	str	r3, [r4, r2]
 8004628:	3404      	adds	r4, #4
 800462a:	e79f      	b.n	800456c <__multiply+0x78>
 800462c:	3e01      	subs	r6, #1
 800462e:	e7a1      	b.n	8004574 <__multiply+0x80>
 8004630:	08005248 	.word	0x08005248
 8004634:	08005259 	.word	0x08005259

08004638 <__pow5mult>:
 8004638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800463c:	4615      	mov	r5, r2
 800463e:	f012 0203 	ands.w	r2, r2, #3
 8004642:	4607      	mov	r7, r0
 8004644:	460e      	mov	r6, r1
 8004646:	d007      	beq.n	8004658 <__pow5mult+0x20>
 8004648:	4c25      	ldr	r4, [pc, #148]	@ (80046e0 <__pow5mult+0xa8>)
 800464a:	3a01      	subs	r2, #1
 800464c:	2300      	movs	r3, #0
 800464e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004652:	f7ff fea7 	bl	80043a4 <__multadd>
 8004656:	4606      	mov	r6, r0
 8004658:	10ad      	asrs	r5, r5, #2
 800465a:	d03d      	beq.n	80046d8 <__pow5mult+0xa0>
 800465c:	69fc      	ldr	r4, [r7, #28]
 800465e:	b97c      	cbnz	r4, 8004680 <__pow5mult+0x48>
 8004660:	2010      	movs	r0, #16
 8004662:	f7ff fd87 	bl	8004174 <malloc>
 8004666:	4602      	mov	r2, r0
 8004668:	61f8      	str	r0, [r7, #28]
 800466a:	b928      	cbnz	r0, 8004678 <__pow5mult+0x40>
 800466c:	4b1d      	ldr	r3, [pc, #116]	@ (80046e4 <__pow5mult+0xac>)
 800466e:	481e      	ldr	r0, [pc, #120]	@ (80046e8 <__pow5mult+0xb0>)
 8004670:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004674:	f000 fa72 	bl	8004b5c <__assert_func>
 8004678:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800467c:	6004      	str	r4, [r0, #0]
 800467e:	60c4      	str	r4, [r0, #12]
 8004680:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004684:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004688:	b94c      	cbnz	r4, 800469e <__pow5mult+0x66>
 800468a:	f240 2171 	movw	r1, #625	@ 0x271
 800468e:	4638      	mov	r0, r7
 8004690:	f7ff ff1a 	bl	80044c8 <__i2b>
 8004694:	2300      	movs	r3, #0
 8004696:	f8c8 0008 	str.w	r0, [r8, #8]
 800469a:	4604      	mov	r4, r0
 800469c:	6003      	str	r3, [r0, #0]
 800469e:	f04f 0900 	mov.w	r9, #0
 80046a2:	07eb      	lsls	r3, r5, #31
 80046a4:	d50a      	bpl.n	80046bc <__pow5mult+0x84>
 80046a6:	4631      	mov	r1, r6
 80046a8:	4622      	mov	r2, r4
 80046aa:	4638      	mov	r0, r7
 80046ac:	f7ff ff22 	bl	80044f4 <__multiply>
 80046b0:	4631      	mov	r1, r6
 80046b2:	4680      	mov	r8, r0
 80046b4:	4638      	mov	r0, r7
 80046b6:	f7ff fe53 	bl	8004360 <_Bfree>
 80046ba:	4646      	mov	r6, r8
 80046bc:	106d      	asrs	r5, r5, #1
 80046be:	d00b      	beq.n	80046d8 <__pow5mult+0xa0>
 80046c0:	6820      	ldr	r0, [r4, #0]
 80046c2:	b938      	cbnz	r0, 80046d4 <__pow5mult+0x9c>
 80046c4:	4622      	mov	r2, r4
 80046c6:	4621      	mov	r1, r4
 80046c8:	4638      	mov	r0, r7
 80046ca:	f7ff ff13 	bl	80044f4 <__multiply>
 80046ce:	6020      	str	r0, [r4, #0]
 80046d0:	f8c0 9000 	str.w	r9, [r0]
 80046d4:	4604      	mov	r4, r0
 80046d6:	e7e4      	b.n	80046a2 <__pow5mult+0x6a>
 80046d8:	4630      	mov	r0, r6
 80046da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046de:	bf00      	nop
 80046e0:	0800530c 	.word	0x0800530c
 80046e4:	080051d9 	.word	0x080051d9
 80046e8:	08005259 	.word	0x08005259

080046ec <__lshift>:
 80046ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046f0:	460c      	mov	r4, r1
 80046f2:	6849      	ldr	r1, [r1, #4]
 80046f4:	6923      	ldr	r3, [r4, #16]
 80046f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80046fa:	68a3      	ldr	r3, [r4, #8]
 80046fc:	4607      	mov	r7, r0
 80046fe:	4691      	mov	r9, r2
 8004700:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004704:	f108 0601 	add.w	r6, r8, #1
 8004708:	42b3      	cmp	r3, r6
 800470a:	db0b      	blt.n	8004724 <__lshift+0x38>
 800470c:	4638      	mov	r0, r7
 800470e:	f7ff fde7 	bl	80042e0 <_Balloc>
 8004712:	4605      	mov	r5, r0
 8004714:	b948      	cbnz	r0, 800472a <__lshift+0x3e>
 8004716:	4602      	mov	r2, r0
 8004718:	4b28      	ldr	r3, [pc, #160]	@ (80047bc <__lshift+0xd0>)
 800471a:	4829      	ldr	r0, [pc, #164]	@ (80047c0 <__lshift+0xd4>)
 800471c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004720:	f000 fa1c 	bl	8004b5c <__assert_func>
 8004724:	3101      	adds	r1, #1
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	e7ee      	b.n	8004708 <__lshift+0x1c>
 800472a:	2300      	movs	r3, #0
 800472c:	f100 0114 	add.w	r1, r0, #20
 8004730:	f100 0210 	add.w	r2, r0, #16
 8004734:	4618      	mov	r0, r3
 8004736:	4553      	cmp	r3, sl
 8004738:	db33      	blt.n	80047a2 <__lshift+0xb6>
 800473a:	6920      	ldr	r0, [r4, #16]
 800473c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004740:	f104 0314 	add.w	r3, r4, #20
 8004744:	f019 091f 	ands.w	r9, r9, #31
 8004748:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800474c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004750:	d02b      	beq.n	80047aa <__lshift+0xbe>
 8004752:	f1c9 0e20 	rsb	lr, r9, #32
 8004756:	468a      	mov	sl, r1
 8004758:	2200      	movs	r2, #0
 800475a:	6818      	ldr	r0, [r3, #0]
 800475c:	fa00 f009 	lsl.w	r0, r0, r9
 8004760:	4310      	orrs	r0, r2
 8004762:	f84a 0b04 	str.w	r0, [sl], #4
 8004766:	f853 2b04 	ldr.w	r2, [r3], #4
 800476a:	459c      	cmp	ip, r3
 800476c:	fa22 f20e 	lsr.w	r2, r2, lr
 8004770:	d8f3      	bhi.n	800475a <__lshift+0x6e>
 8004772:	ebac 0304 	sub.w	r3, ip, r4
 8004776:	3b15      	subs	r3, #21
 8004778:	f023 0303 	bic.w	r3, r3, #3
 800477c:	3304      	adds	r3, #4
 800477e:	f104 0015 	add.w	r0, r4, #21
 8004782:	4560      	cmp	r0, ip
 8004784:	bf88      	it	hi
 8004786:	2304      	movhi	r3, #4
 8004788:	50ca      	str	r2, [r1, r3]
 800478a:	b10a      	cbz	r2, 8004790 <__lshift+0xa4>
 800478c:	f108 0602 	add.w	r6, r8, #2
 8004790:	3e01      	subs	r6, #1
 8004792:	4638      	mov	r0, r7
 8004794:	612e      	str	r6, [r5, #16]
 8004796:	4621      	mov	r1, r4
 8004798:	f7ff fde2 	bl	8004360 <_Bfree>
 800479c:	4628      	mov	r0, r5
 800479e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80047a6:	3301      	adds	r3, #1
 80047a8:	e7c5      	b.n	8004736 <__lshift+0x4a>
 80047aa:	3904      	subs	r1, #4
 80047ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80047b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80047b4:	459c      	cmp	ip, r3
 80047b6:	d8f9      	bhi.n	80047ac <__lshift+0xc0>
 80047b8:	e7ea      	b.n	8004790 <__lshift+0xa4>
 80047ba:	bf00      	nop
 80047bc:	08005248 	.word	0x08005248
 80047c0:	08005259 	.word	0x08005259

080047c4 <__mcmp>:
 80047c4:	690a      	ldr	r2, [r1, #16]
 80047c6:	4603      	mov	r3, r0
 80047c8:	6900      	ldr	r0, [r0, #16]
 80047ca:	1a80      	subs	r0, r0, r2
 80047cc:	b530      	push	{r4, r5, lr}
 80047ce:	d10e      	bne.n	80047ee <__mcmp+0x2a>
 80047d0:	3314      	adds	r3, #20
 80047d2:	3114      	adds	r1, #20
 80047d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80047d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80047dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80047e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80047e4:	4295      	cmp	r5, r2
 80047e6:	d003      	beq.n	80047f0 <__mcmp+0x2c>
 80047e8:	d205      	bcs.n	80047f6 <__mcmp+0x32>
 80047ea:	f04f 30ff 	mov.w	r0, #4294967295
 80047ee:	bd30      	pop	{r4, r5, pc}
 80047f0:	42a3      	cmp	r3, r4
 80047f2:	d3f3      	bcc.n	80047dc <__mcmp+0x18>
 80047f4:	e7fb      	b.n	80047ee <__mcmp+0x2a>
 80047f6:	2001      	movs	r0, #1
 80047f8:	e7f9      	b.n	80047ee <__mcmp+0x2a>
	...

080047fc <__mdiff>:
 80047fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004800:	4689      	mov	r9, r1
 8004802:	4606      	mov	r6, r0
 8004804:	4611      	mov	r1, r2
 8004806:	4648      	mov	r0, r9
 8004808:	4614      	mov	r4, r2
 800480a:	f7ff ffdb 	bl	80047c4 <__mcmp>
 800480e:	1e05      	subs	r5, r0, #0
 8004810:	d112      	bne.n	8004838 <__mdiff+0x3c>
 8004812:	4629      	mov	r1, r5
 8004814:	4630      	mov	r0, r6
 8004816:	f7ff fd63 	bl	80042e0 <_Balloc>
 800481a:	4602      	mov	r2, r0
 800481c:	b928      	cbnz	r0, 800482a <__mdiff+0x2e>
 800481e:	4b3e      	ldr	r3, [pc, #248]	@ (8004918 <__mdiff+0x11c>)
 8004820:	f240 2137 	movw	r1, #567	@ 0x237
 8004824:	483d      	ldr	r0, [pc, #244]	@ (800491c <__mdiff+0x120>)
 8004826:	f000 f999 	bl	8004b5c <__assert_func>
 800482a:	2301      	movs	r3, #1
 800482c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004830:	4610      	mov	r0, r2
 8004832:	b003      	add	sp, #12
 8004834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004838:	bfbc      	itt	lt
 800483a:	464b      	movlt	r3, r9
 800483c:	46a1      	movlt	r9, r4
 800483e:	4630      	mov	r0, r6
 8004840:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004844:	bfba      	itte	lt
 8004846:	461c      	movlt	r4, r3
 8004848:	2501      	movlt	r5, #1
 800484a:	2500      	movge	r5, #0
 800484c:	f7ff fd48 	bl	80042e0 <_Balloc>
 8004850:	4602      	mov	r2, r0
 8004852:	b918      	cbnz	r0, 800485c <__mdiff+0x60>
 8004854:	4b30      	ldr	r3, [pc, #192]	@ (8004918 <__mdiff+0x11c>)
 8004856:	f240 2145 	movw	r1, #581	@ 0x245
 800485a:	e7e3      	b.n	8004824 <__mdiff+0x28>
 800485c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004860:	6926      	ldr	r6, [r4, #16]
 8004862:	60c5      	str	r5, [r0, #12]
 8004864:	f109 0310 	add.w	r3, r9, #16
 8004868:	f109 0514 	add.w	r5, r9, #20
 800486c:	f104 0e14 	add.w	lr, r4, #20
 8004870:	f100 0b14 	add.w	fp, r0, #20
 8004874:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004878:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800487c:	9301      	str	r3, [sp, #4]
 800487e:	46d9      	mov	r9, fp
 8004880:	f04f 0c00 	mov.w	ip, #0
 8004884:	9b01      	ldr	r3, [sp, #4]
 8004886:	f85e 0b04 	ldr.w	r0, [lr], #4
 800488a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800488e:	9301      	str	r3, [sp, #4]
 8004890:	b281      	uxth	r1, r0
 8004892:	fa1f f38a 	uxth.w	r3, sl
 8004896:	1a5b      	subs	r3, r3, r1
 8004898:	0c00      	lsrs	r0, r0, #16
 800489a:	4463      	add	r3, ip
 800489c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80048a0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80048aa:	4576      	cmp	r6, lr
 80048ac:	f849 3b04 	str.w	r3, [r9], #4
 80048b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80048b4:	d8e6      	bhi.n	8004884 <__mdiff+0x88>
 80048b6:	1b33      	subs	r3, r6, r4
 80048b8:	3b15      	subs	r3, #21
 80048ba:	f023 0303 	bic.w	r3, r3, #3
 80048be:	3415      	adds	r4, #21
 80048c0:	3304      	adds	r3, #4
 80048c2:	42a6      	cmp	r6, r4
 80048c4:	bf38      	it	cc
 80048c6:	2304      	movcc	r3, #4
 80048c8:	441d      	add	r5, r3
 80048ca:	445b      	add	r3, fp
 80048cc:	461e      	mov	r6, r3
 80048ce:	462c      	mov	r4, r5
 80048d0:	4544      	cmp	r4, r8
 80048d2:	d30e      	bcc.n	80048f2 <__mdiff+0xf6>
 80048d4:	f108 0103 	add.w	r1, r8, #3
 80048d8:	1b49      	subs	r1, r1, r5
 80048da:	f021 0103 	bic.w	r1, r1, #3
 80048de:	3d03      	subs	r5, #3
 80048e0:	45a8      	cmp	r8, r5
 80048e2:	bf38      	it	cc
 80048e4:	2100      	movcc	r1, #0
 80048e6:	440b      	add	r3, r1
 80048e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80048ec:	b191      	cbz	r1, 8004914 <__mdiff+0x118>
 80048ee:	6117      	str	r7, [r2, #16]
 80048f0:	e79e      	b.n	8004830 <__mdiff+0x34>
 80048f2:	f854 1b04 	ldr.w	r1, [r4], #4
 80048f6:	46e6      	mov	lr, ip
 80048f8:	0c08      	lsrs	r0, r1, #16
 80048fa:	fa1c fc81 	uxtah	ip, ip, r1
 80048fe:	4471      	add	r1, lr
 8004900:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004904:	b289      	uxth	r1, r1
 8004906:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800490a:	f846 1b04 	str.w	r1, [r6], #4
 800490e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004912:	e7dd      	b.n	80048d0 <__mdiff+0xd4>
 8004914:	3f01      	subs	r7, #1
 8004916:	e7e7      	b.n	80048e8 <__mdiff+0xec>
 8004918:	08005248 	.word	0x08005248
 800491c:	08005259 	.word	0x08005259

08004920 <__d2b>:
 8004920:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004924:	2101      	movs	r1, #1
 8004926:	9e08      	ldr	r6, [sp, #32]
 8004928:	4690      	mov	r8, r2
 800492a:	4699      	mov	r9, r3
 800492c:	f7ff fcd8 	bl	80042e0 <_Balloc>
 8004930:	4604      	mov	r4, r0
 8004932:	b930      	cbnz	r0, 8004942 <__d2b+0x22>
 8004934:	4602      	mov	r2, r0
 8004936:	4b24      	ldr	r3, [pc, #144]	@ (80049c8 <__d2b+0xa8>)
 8004938:	4824      	ldr	r0, [pc, #144]	@ (80049cc <__d2b+0xac>)
 800493a:	f240 310f 	movw	r1, #783	@ 0x30f
 800493e:	f000 f90d 	bl	8004b5c <__assert_func>
 8004942:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004946:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800494a:	b10d      	cbz	r5, 8004950 <__d2b+0x30>
 800494c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004950:	9301      	str	r3, [sp, #4]
 8004952:	f1b8 0300 	subs.w	r3, r8, #0
 8004956:	d024      	beq.n	80049a2 <__d2b+0x82>
 8004958:	4668      	mov	r0, sp
 800495a:	9300      	str	r3, [sp, #0]
 800495c:	f7ff fd87 	bl	800446e <__lo0bits>
 8004960:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004964:	b1d8      	cbz	r0, 800499e <__d2b+0x7e>
 8004966:	f1c0 0320 	rsb	r3, r0, #32
 800496a:	fa02 f303 	lsl.w	r3, r2, r3
 800496e:	430b      	orrs	r3, r1
 8004970:	40c2      	lsrs	r2, r0
 8004972:	6163      	str	r3, [r4, #20]
 8004974:	9201      	str	r2, [sp, #4]
 8004976:	9b01      	ldr	r3, [sp, #4]
 8004978:	61a3      	str	r3, [r4, #24]
 800497a:	2b00      	cmp	r3, #0
 800497c:	bf0c      	ite	eq
 800497e:	2201      	moveq	r2, #1
 8004980:	2202      	movne	r2, #2
 8004982:	6122      	str	r2, [r4, #16]
 8004984:	b1ad      	cbz	r5, 80049b2 <__d2b+0x92>
 8004986:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800498a:	4405      	add	r5, r0
 800498c:	6035      	str	r5, [r6, #0]
 800498e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004994:	6018      	str	r0, [r3, #0]
 8004996:	4620      	mov	r0, r4
 8004998:	b002      	add	sp, #8
 800499a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800499e:	6161      	str	r1, [r4, #20]
 80049a0:	e7e9      	b.n	8004976 <__d2b+0x56>
 80049a2:	a801      	add	r0, sp, #4
 80049a4:	f7ff fd63 	bl	800446e <__lo0bits>
 80049a8:	9b01      	ldr	r3, [sp, #4]
 80049aa:	6163      	str	r3, [r4, #20]
 80049ac:	3020      	adds	r0, #32
 80049ae:	2201      	movs	r2, #1
 80049b0:	e7e7      	b.n	8004982 <__d2b+0x62>
 80049b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80049b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80049ba:	6030      	str	r0, [r6, #0]
 80049bc:	6918      	ldr	r0, [r3, #16]
 80049be:	f7ff fd37 	bl	8004430 <__hi0bits>
 80049c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80049c6:	e7e4      	b.n	8004992 <__d2b+0x72>
 80049c8:	08005248 	.word	0x08005248
 80049cc:	08005259 	.word	0x08005259

080049d0 <__sflush_r>:
 80049d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80049d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049d6:	0716      	lsls	r6, r2, #28
 80049d8:	4605      	mov	r5, r0
 80049da:	460c      	mov	r4, r1
 80049dc:	d454      	bmi.n	8004a88 <__sflush_r+0xb8>
 80049de:	684b      	ldr	r3, [r1, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	dc02      	bgt.n	80049ea <__sflush_r+0x1a>
 80049e4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	dd48      	ble.n	8004a7c <__sflush_r+0xac>
 80049ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049ec:	2e00      	cmp	r6, #0
 80049ee:	d045      	beq.n	8004a7c <__sflush_r+0xac>
 80049f0:	2300      	movs	r3, #0
 80049f2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80049f6:	682f      	ldr	r7, [r5, #0]
 80049f8:	6a21      	ldr	r1, [r4, #32]
 80049fa:	602b      	str	r3, [r5, #0]
 80049fc:	d030      	beq.n	8004a60 <__sflush_r+0x90>
 80049fe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a00:	89a3      	ldrh	r3, [r4, #12]
 8004a02:	0759      	lsls	r1, r3, #29
 8004a04:	d505      	bpl.n	8004a12 <__sflush_r+0x42>
 8004a06:	6863      	ldr	r3, [r4, #4]
 8004a08:	1ad2      	subs	r2, r2, r3
 8004a0a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004a0c:	b10b      	cbz	r3, 8004a12 <__sflush_r+0x42>
 8004a0e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a10:	1ad2      	subs	r2, r2, r3
 8004a12:	2300      	movs	r3, #0
 8004a14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a16:	6a21      	ldr	r1, [r4, #32]
 8004a18:	4628      	mov	r0, r5
 8004a1a:	47b0      	blx	r6
 8004a1c:	1c43      	adds	r3, r0, #1
 8004a1e:	89a3      	ldrh	r3, [r4, #12]
 8004a20:	d106      	bne.n	8004a30 <__sflush_r+0x60>
 8004a22:	6829      	ldr	r1, [r5, #0]
 8004a24:	291d      	cmp	r1, #29
 8004a26:	d82b      	bhi.n	8004a80 <__sflush_r+0xb0>
 8004a28:	4a28      	ldr	r2, [pc, #160]	@ (8004acc <__sflush_r+0xfc>)
 8004a2a:	40ca      	lsrs	r2, r1
 8004a2c:	07d6      	lsls	r6, r2, #31
 8004a2e:	d527      	bpl.n	8004a80 <__sflush_r+0xb0>
 8004a30:	2200      	movs	r2, #0
 8004a32:	6062      	str	r2, [r4, #4]
 8004a34:	04d9      	lsls	r1, r3, #19
 8004a36:	6922      	ldr	r2, [r4, #16]
 8004a38:	6022      	str	r2, [r4, #0]
 8004a3a:	d504      	bpl.n	8004a46 <__sflush_r+0x76>
 8004a3c:	1c42      	adds	r2, r0, #1
 8004a3e:	d101      	bne.n	8004a44 <__sflush_r+0x74>
 8004a40:	682b      	ldr	r3, [r5, #0]
 8004a42:	b903      	cbnz	r3, 8004a46 <__sflush_r+0x76>
 8004a44:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a46:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a48:	602f      	str	r7, [r5, #0]
 8004a4a:	b1b9      	cbz	r1, 8004a7c <__sflush_r+0xac>
 8004a4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a50:	4299      	cmp	r1, r3
 8004a52:	d002      	beq.n	8004a5a <__sflush_r+0x8a>
 8004a54:	4628      	mov	r0, r5
 8004a56:	f7ff fb43 	bl	80040e0 <_free_r>
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a5e:	e00d      	b.n	8004a7c <__sflush_r+0xac>
 8004a60:	2301      	movs	r3, #1
 8004a62:	4628      	mov	r0, r5
 8004a64:	47b0      	blx	r6
 8004a66:	4602      	mov	r2, r0
 8004a68:	1c50      	adds	r0, r2, #1
 8004a6a:	d1c9      	bne.n	8004a00 <__sflush_r+0x30>
 8004a6c:	682b      	ldr	r3, [r5, #0]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d0c6      	beq.n	8004a00 <__sflush_r+0x30>
 8004a72:	2b1d      	cmp	r3, #29
 8004a74:	d001      	beq.n	8004a7a <__sflush_r+0xaa>
 8004a76:	2b16      	cmp	r3, #22
 8004a78:	d11d      	bne.n	8004ab6 <__sflush_r+0xe6>
 8004a7a:	602f      	str	r7, [r5, #0]
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	e021      	b.n	8004ac4 <__sflush_r+0xf4>
 8004a80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a84:	b21b      	sxth	r3, r3
 8004a86:	e01a      	b.n	8004abe <__sflush_r+0xee>
 8004a88:	690f      	ldr	r7, [r1, #16]
 8004a8a:	2f00      	cmp	r7, #0
 8004a8c:	d0f6      	beq.n	8004a7c <__sflush_r+0xac>
 8004a8e:	0793      	lsls	r3, r2, #30
 8004a90:	680e      	ldr	r6, [r1, #0]
 8004a92:	bf08      	it	eq
 8004a94:	694b      	ldreq	r3, [r1, #20]
 8004a96:	600f      	str	r7, [r1, #0]
 8004a98:	bf18      	it	ne
 8004a9a:	2300      	movne	r3, #0
 8004a9c:	1bf6      	subs	r6, r6, r7
 8004a9e:	608b      	str	r3, [r1, #8]
 8004aa0:	2e00      	cmp	r6, #0
 8004aa2:	ddeb      	ble.n	8004a7c <__sflush_r+0xac>
 8004aa4:	6a21      	ldr	r1, [r4, #32]
 8004aa6:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004aaa:	4633      	mov	r3, r6
 8004aac:	463a      	mov	r2, r7
 8004aae:	4628      	mov	r0, r5
 8004ab0:	47e0      	blx	ip
 8004ab2:	2800      	cmp	r0, #0
 8004ab4:	dc07      	bgt.n	8004ac6 <__sflush_r+0xf6>
 8004ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004aba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004abe:	81a3      	strh	r3, [r4, #12]
 8004ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ac6:	4407      	add	r7, r0
 8004ac8:	1a36      	subs	r6, r6, r0
 8004aca:	e7e9      	b.n	8004aa0 <__sflush_r+0xd0>
 8004acc:	20400001 	.word	0x20400001

08004ad0 <_fflush_r>:
 8004ad0:	b538      	push	{r3, r4, r5, lr}
 8004ad2:	690b      	ldr	r3, [r1, #16]
 8004ad4:	4605      	mov	r5, r0
 8004ad6:	460c      	mov	r4, r1
 8004ad8:	b913      	cbnz	r3, 8004ae0 <_fflush_r+0x10>
 8004ada:	2500      	movs	r5, #0
 8004adc:	4628      	mov	r0, r5
 8004ade:	bd38      	pop	{r3, r4, r5, pc}
 8004ae0:	b118      	cbz	r0, 8004aea <_fflush_r+0x1a>
 8004ae2:	6a03      	ldr	r3, [r0, #32]
 8004ae4:	b90b      	cbnz	r3, 8004aea <_fflush_r+0x1a>
 8004ae6:	f7fe fba9 	bl	800323c <__sinit>
 8004aea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d0f3      	beq.n	8004ada <_fflush_r+0xa>
 8004af2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004af4:	07d0      	lsls	r0, r2, #31
 8004af6:	d404      	bmi.n	8004b02 <_fflush_r+0x32>
 8004af8:	0599      	lsls	r1, r3, #22
 8004afa:	d402      	bmi.n	8004b02 <_fflush_r+0x32>
 8004afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004afe:	f7fe fc94 	bl	800342a <__retarget_lock_acquire_recursive>
 8004b02:	4628      	mov	r0, r5
 8004b04:	4621      	mov	r1, r4
 8004b06:	f7ff ff63 	bl	80049d0 <__sflush_r>
 8004b0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b0c:	07da      	lsls	r2, r3, #31
 8004b0e:	4605      	mov	r5, r0
 8004b10:	d4e4      	bmi.n	8004adc <_fflush_r+0xc>
 8004b12:	89a3      	ldrh	r3, [r4, #12]
 8004b14:	059b      	lsls	r3, r3, #22
 8004b16:	d4e1      	bmi.n	8004adc <_fflush_r+0xc>
 8004b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b1a:	f7fe fc87 	bl	800342c <__retarget_lock_release_recursive>
 8004b1e:	e7dd      	b.n	8004adc <_fflush_r+0xc>

08004b20 <_sbrk_r>:
 8004b20:	b538      	push	{r3, r4, r5, lr}
 8004b22:	4d06      	ldr	r5, [pc, #24]	@ (8004b3c <_sbrk_r+0x1c>)
 8004b24:	2300      	movs	r3, #0
 8004b26:	4604      	mov	r4, r0
 8004b28:	4608      	mov	r0, r1
 8004b2a:	602b      	str	r3, [r5, #0]
 8004b2c:	f7fc fbd2 	bl	80012d4 <_sbrk>
 8004b30:	1c43      	adds	r3, r0, #1
 8004b32:	d102      	bne.n	8004b3a <_sbrk_r+0x1a>
 8004b34:	682b      	ldr	r3, [r5, #0]
 8004b36:	b103      	cbz	r3, 8004b3a <_sbrk_r+0x1a>
 8004b38:	6023      	str	r3, [r4, #0]
 8004b3a:	bd38      	pop	{r3, r4, r5, pc}
 8004b3c:	2000037c 	.word	0x2000037c

08004b40 <memcpy>:
 8004b40:	440a      	add	r2, r1
 8004b42:	4291      	cmp	r1, r2
 8004b44:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b48:	d100      	bne.n	8004b4c <memcpy+0xc>
 8004b4a:	4770      	bx	lr
 8004b4c:	b510      	push	{r4, lr}
 8004b4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b56:	4291      	cmp	r1, r2
 8004b58:	d1f9      	bne.n	8004b4e <memcpy+0xe>
 8004b5a:	bd10      	pop	{r4, pc}

08004b5c <__assert_func>:
 8004b5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004b5e:	4614      	mov	r4, r2
 8004b60:	461a      	mov	r2, r3
 8004b62:	4b09      	ldr	r3, [pc, #36]	@ (8004b88 <__assert_func+0x2c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4605      	mov	r5, r0
 8004b68:	68d8      	ldr	r0, [r3, #12]
 8004b6a:	b14c      	cbz	r4, 8004b80 <__assert_func+0x24>
 8004b6c:	4b07      	ldr	r3, [pc, #28]	@ (8004b8c <__assert_func+0x30>)
 8004b6e:	9100      	str	r1, [sp, #0]
 8004b70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004b74:	4906      	ldr	r1, [pc, #24]	@ (8004b90 <__assert_func+0x34>)
 8004b76:	462b      	mov	r3, r5
 8004b78:	f000 f842 	bl	8004c00 <fiprintf>
 8004b7c:	f000 f852 	bl	8004c24 <abort>
 8004b80:	4b04      	ldr	r3, [pc, #16]	@ (8004b94 <__assert_func+0x38>)
 8004b82:	461c      	mov	r4, r3
 8004b84:	e7f3      	b.n	8004b6e <__assert_func+0x12>
 8004b86:	bf00      	nop
 8004b88:	20000018 	.word	0x20000018
 8004b8c:	080052bc 	.word	0x080052bc
 8004b90:	080052c9 	.word	0x080052c9
 8004b94:	080052f7 	.word	0x080052f7

08004b98 <_calloc_r>:
 8004b98:	b570      	push	{r4, r5, r6, lr}
 8004b9a:	fba1 5402 	umull	r5, r4, r1, r2
 8004b9e:	b934      	cbnz	r4, 8004bae <_calloc_r+0x16>
 8004ba0:	4629      	mov	r1, r5
 8004ba2:	f7ff fb11 	bl	80041c8 <_malloc_r>
 8004ba6:	4606      	mov	r6, r0
 8004ba8:	b928      	cbnz	r0, 8004bb6 <_calloc_r+0x1e>
 8004baa:	4630      	mov	r0, r6
 8004bac:	bd70      	pop	{r4, r5, r6, pc}
 8004bae:	220c      	movs	r2, #12
 8004bb0:	6002      	str	r2, [r0, #0]
 8004bb2:	2600      	movs	r6, #0
 8004bb4:	e7f9      	b.n	8004baa <_calloc_r+0x12>
 8004bb6:	462a      	mov	r2, r5
 8004bb8:	4621      	mov	r1, r4
 8004bba:	f7fe fbb8 	bl	800332e <memset>
 8004bbe:	e7f4      	b.n	8004baa <_calloc_r+0x12>

08004bc0 <__ascii_mbtowc>:
 8004bc0:	b082      	sub	sp, #8
 8004bc2:	b901      	cbnz	r1, 8004bc6 <__ascii_mbtowc+0x6>
 8004bc4:	a901      	add	r1, sp, #4
 8004bc6:	b142      	cbz	r2, 8004bda <__ascii_mbtowc+0x1a>
 8004bc8:	b14b      	cbz	r3, 8004bde <__ascii_mbtowc+0x1e>
 8004bca:	7813      	ldrb	r3, [r2, #0]
 8004bcc:	600b      	str	r3, [r1, #0]
 8004bce:	7812      	ldrb	r2, [r2, #0]
 8004bd0:	1e10      	subs	r0, r2, #0
 8004bd2:	bf18      	it	ne
 8004bd4:	2001      	movne	r0, #1
 8004bd6:	b002      	add	sp, #8
 8004bd8:	4770      	bx	lr
 8004bda:	4610      	mov	r0, r2
 8004bdc:	e7fb      	b.n	8004bd6 <__ascii_mbtowc+0x16>
 8004bde:	f06f 0001 	mvn.w	r0, #1
 8004be2:	e7f8      	b.n	8004bd6 <__ascii_mbtowc+0x16>

08004be4 <__ascii_wctomb>:
 8004be4:	4603      	mov	r3, r0
 8004be6:	4608      	mov	r0, r1
 8004be8:	b141      	cbz	r1, 8004bfc <__ascii_wctomb+0x18>
 8004bea:	2aff      	cmp	r2, #255	@ 0xff
 8004bec:	d904      	bls.n	8004bf8 <__ascii_wctomb+0x14>
 8004bee:	228a      	movs	r2, #138	@ 0x8a
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf6:	4770      	bx	lr
 8004bf8:	700a      	strb	r2, [r1, #0]
 8004bfa:	2001      	movs	r0, #1
 8004bfc:	4770      	bx	lr
	...

08004c00 <fiprintf>:
 8004c00:	b40e      	push	{r1, r2, r3}
 8004c02:	b503      	push	{r0, r1, lr}
 8004c04:	4601      	mov	r1, r0
 8004c06:	ab03      	add	r3, sp, #12
 8004c08:	4805      	ldr	r0, [pc, #20]	@ (8004c20 <fiprintf+0x20>)
 8004c0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c0e:	6800      	ldr	r0, [r0, #0]
 8004c10:	9301      	str	r3, [sp, #4]
 8004c12:	f000 f835 	bl	8004c80 <_vfiprintf_r>
 8004c16:	b002      	add	sp, #8
 8004c18:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c1c:	b003      	add	sp, #12
 8004c1e:	4770      	bx	lr
 8004c20:	20000018 	.word	0x20000018

08004c24 <abort>:
 8004c24:	b508      	push	{r3, lr}
 8004c26:	2006      	movs	r0, #6
 8004c28:	f000 f9fe 	bl	8005028 <raise>
 8004c2c:	2001      	movs	r0, #1
 8004c2e:	f7fc fadc 	bl	80011ea <_exit>

08004c32 <__sfputc_r>:
 8004c32:	6893      	ldr	r3, [r2, #8]
 8004c34:	3b01      	subs	r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	b410      	push	{r4}
 8004c3a:	6093      	str	r3, [r2, #8]
 8004c3c:	da07      	bge.n	8004c4e <__sfputc_r+0x1c>
 8004c3e:	6994      	ldr	r4, [r2, #24]
 8004c40:	42a3      	cmp	r3, r4
 8004c42:	db01      	blt.n	8004c48 <__sfputc_r+0x16>
 8004c44:	290a      	cmp	r1, #10
 8004c46:	d102      	bne.n	8004c4e <__sfputc_r+0x1c>
 8004c48:	bc10      	pop	{r4}
 8004c4a:	f000 b931 	b.w	8004eb0 <__swbuf_r>
 8004c4e:	6813      	ldr	r3, [r2, #0]
 8004c50:	1c58      	adds	r0, r3, #1
 8004c52:	6010      	str	r0, [r2, #0]
 8004c54:	7019      	strb	r1, [r3, #0]
 8004c56:	4608      	mov	r0, r1
 8004c58:	bc10      	pop	{r4}
 8004c5a:	4770      	bx	lr

08004c5c <__sfputs_r>:
 8004c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c5e:	4606      	mov	r6, r0
 8004c60:	460f      	mov	r7, r1
 8004c62:	4614      	mov	r4, r2
 8004c64:	18d5      	adds	r5, r2, r3
 8004c66:	42ac      	cmp	r4, r5
 8004c68:	d101      	bne.n	8004c6e <__sfputs_r+0x12>
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	e007      	b.n	8004c7e <__sfputs_r+0x22>
 8004c6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c72:	463a      	mov	r2, r7
 8004c74:	4630      	mov	r0, r6
 8004c76:	f7ff ffdc 	bl	8004c32 <__sfputc_r>
 8004c7a:	1c43      	adds	r3, r0, #1
 8004c7c:	d1f3      	bne.n	8004c66 <__sfputs_r+0xa>
 8004c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004c80 <_vfiprintf_r>:
 8004c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c84:	460d      	mov	r5, r1
 8004c86:	b09d      	sub	sp, #116	@ 0x74
 8004c88:	4614      	mov	r4, r2
 8004c8a:	4698      	mov	r8, r3
 8004c8c:	4606      	mov	r6, r0
 8004c8e:	b118      	cbz	r0, 8004c98 <_vfiprintf_r+0x18>
 8004c90:	6a03      	ldr	r3, [r0, #32]
 8004c92:	b90b      	cbnz	r3, 8004c98 <_vfiprintf_r+0x18>
 8004c94:	f7fe fad2 	bl	800323c <__sinit>
 8004c98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c9a:	07d9      	lsls	r1, r3, #31
 8004c9c:	d405      	bmi.n	8004caa <_vfiprintf_r+0x2a>
 8004c9e:	89ab      	ldrh	r3, [r5, #12]
 8004ca0:	059a      	lsls	r2, r3, #22
 8004ca2:	d402      	bmi.n	8004caa <_vfiprintf_r+0x2a>
 8004ca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ca6:	f7fe fbc0 	bl	800342a <__retarget_lock_acquire_recursive>
 8004caa:	89ab      	ldrh	r3, [r5, #12]
 8004cac:	071b      	lsls	r3, r3, #28
 8004cae:	d501      	bpl.n	8004cb4 <_vfiprintf_r+0x34>
 8004cb0:	692b      	ldr	r3, [r5, #16]
 8004cb2:	b99b      	cbnz	r3, 8004cdc <_vfiprintf_r+0x5c>
 8004cb4:	4629      	mov	r1, r5
 8004cb6:	4630      	mov	r0, r6
 8004cb8:	f000 f938 	bl	8004f2c <__swsetup_r>
 8004cbc:	b170      	cbz	r0, 8004cdc <_vfiprintf_r+0x5c>
 8004cbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004cc0:	07dc      	lsls	r4, r3, #31
 8004cc2:	d504      	bpl.n	8004cce <_vfiprintf_r+0x4e>
 8004cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc8:	b01d      	add	sp, #116	@ 0x74
 8004cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cce:	89ab      	ldrh	r3, [r5, #12]
 8004cd0:	0598      	lsls	r0, r3, #22
 8004cd2:	d4f7      	bmi.n	8004cc4 <_vfiprintf_r+0x44>
 8004cd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cd6:	f7fe fba9 	bl	800342c <__retarget_lock_release_recursive>
 8004cda:	e7f3      	b.n	8004cc4 <_vfiprintf_r+0x44>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ce0:	2320      	movs	r3, #32
 8004ce2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ce6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cea:	2330      	movs	r3, #48	@ 0x30
 8004cec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e9c <_vfiprintf_r+0x21c>
 8004cf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004cf4:	f04f 0901 	mov.w	r9, #1
 8004cf8:	4623      	mov	r3, r4
 8004cfa:	469a      	mov	sl, r3
 8004cfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d00:	b10a      	cbz	r2, 8004d06 <_vfiprintf_r+0x86>
 8004d02:	2a25      	cmp	r2, #37	@ 0x25
 8004d04:	d1f9      	bne.n	8004cfa <_vfiprintf_r+0x7a>
 8004d06:	ebba 0b04 	subs.w	fp, sl, r4
 8004d0a:	d00b      	beq.n	8004d24 <_vfiprintf_r+0xa4>
 8004d0c:	465b      	mov	r3, fp
 8004d0e:	4622      	mov	r2, r4
 8004d10:	4629      	mov	r1, r5
 8004d12:	4630      	mov	r0, r6
 8004d14:	f7ff ffa2 	bl	8004c5c <__sfputs_r>
 8004d18:	3001      	adds	r0, #1
 8004d1a:	f000 80a7 	beq.w	8004e6c <_vfiprintf_r+0x1ec>
 8004d1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d20:	445a      	add	r2, fp
 8004d22:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d24:	f89a 3000 	ldrb.w	r3, [sl]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 809f 	beq.w	8004e6c <_vfiprintf_r+0x1ec>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	f04f 32ff 	mov.w	r2, #4294967295
 8004d34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d38:	f10a 0a01 	add.w	sl, sl, #1
 8004d3c:	9304      	str	r3, [sp, #16]
 8004d3e:	9307      	str	r3, [sp, #28]
 8004d40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d44:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d46:	4654      	mov	r4, sl
 8004d48:	2205      	movs	r2, #5
 8004d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d4e:	4853      	ldr	r0, [pc, #332]	@ (8004e9c <_vfiprintf_r+0x21c>)
 8004d50:	f7fb fa3e 	bl	80001d0 <memchr>
 8004d54:	9a04      	ldr	r2, [sp, #16]
 8004d56:	b9d8      	cbnz	r0, 8004d90 <_vfiprintf_r+0x110>
 8004d58:	06d1      	lsls	r1, r2, #27
 8004d5a:	bf44      	itt	mi
 8004d5c:	2320      	movmi	r3, #32
 8004d5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d62:	0713      	lsls	r3, r2, #28
 8004d64:	bf44      	itt	mi
 8004d66:	232b      	movmi	r3, #43	@ 0x2b
 8004d68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d6c:	f89a 3000 	ldrb.w	r3, [sl]
 8004d70:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d72:	d015      	beq.n	8004da0 <_vfiprintf_r+0x120>
 8004d74:	9a07      	ldr	r2, [sp, #28]
 8004d76:	4654      	mov	r4, sl
 8004d78:	2000      	movs	r0, #0
 8004d7a:	f04f 0c0a 	mov.w	ip, #10
 8004d7e:	4621      	mov	r1, r4
 8004d80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d84:	3b30      	subs	r3, #48	@ 0x30
 8004d86:	2b09      	cmp	r3, #9
 8004d88:	d94b      	bls.n	8004e22 <_vfiprintf_r+0x1a2>
 8004d8a:	b1b0      	cbz	r0, 8004dba <_vfiprintf_r+0x13a>
 8004d8c:	9207      	str	r2, [sp, #28]
 8004d8e:	e014      	b.n	8004dba <_vfiprintf_r+0x13a>
 8004d90:	eba0 0308 	sub.w	r3, r0, r8
 8004d94:	fa09 f303 	lsl.w	r3, r9, r3
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	9304      	str	r3, [sp, #16]
 8004d9c:	46a2      	mov	sl, r4
 8004d9e:	e7d2      	b.n	8004d46 <_vfiprintf_r+0xc6>
 8004da0:	9b03      	ldr	r3, [sp, #12]
 8004da2:	1d19      	adds	r1, r3, #4
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	9103      	str	r1, [sp, #12]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	bfbb      	ittet	lt
 8004dac:	425b      	neglt	r3, r3
 8004dae:	f042 0202 	orrlt.w	r2, r2, #2
 8004db2:	9307      	strge	r3, [sp, #28]
 8004db4:	9307      	strlt	r3, [sp, #28]
 8004db6:	bfb8      	it	lt
 8004db8:	9204      	strlt	r2, [sp, #16]
 8004dba:	7823      	ldrb	r3, [r4, #0]
 8004dbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8004dbe:	d10a      	bne.n	8004dd6 <_vfiprintf_r+0x156>
 8004dc0:	7863      	ldrb	r3, [r4, #1]
 8004dc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dc4:	d132      	bne.n	8004e2c <_vfiprintf_r+0x1ac>
 8004dc6:	9b03      	ldr	r3, [sp, #12]
 8004dc8:	1d1a      	adds	r2, r3, #4
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	9203      	str	r2, [sp, #12]
 8004dce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004dd2:	3402      	adds	r4, #2
 8004dd4:	9305      	str	r3, [sp, #20]
 8004dd6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004ea0 <_vfiprintf_r+0x220>
 8004dda:	7821      	ldrb	r1, [r4, #0]
 8004ddc:	2203      	movs	r2, #3
 8004dde:	4650      	mov	r0, sl
 8004de0:	f7fb f9f6 	bl	80001d0 <memchr>
 8004de4:	b138      	cbz	r0, 8004df6 <_vfiprintf_r+0x176>
 8004de6:	9b04      	ldr	r3, [sp, #16]
 8004de8:	eba0 000a 	sub.w	r0, r0, sl
 8004dec:	2240      	movs	r2, #64	@ 0x40
 8004dee:	4082      	lsls	r2, r0
 8004df0:	4313      	orrs	r3, r2
 8004df2:	3401      	adds	r4, #1
 8004df4:	9304      	str	r3, [sp, #16]
 8004df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dfa:	482a      	ldr	r0, [pc, #168]	@ (8004ea4 <_vfiprintf_r+0x224>)
 8004dfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e00:	2206      	movs	r2, #6
 8004e02:	f7fb f9e5 	bl	80001d0 <memchr>
 8004e06:	2800      	cmp	r0, #0
 8004e08:	d03f      	beq.n	8004e8a <_vfiprintf_r+0x20a>
 8004e0a:	4b27      	ldr	r3, [pc, #156]	@ (8004ea8 <_vfiprintf_r+0x228>)
 8004e0c:	bb1b      	cbnz	r3, 8004e56 <_vfiprintf_r+0x1d6>
 8004e0e:	9b03      	ldr	r3, [sp, #12]
 8004e10:	3307      	adds	r3, #7
 8004e12:	f023 0307 	bic.w	r3, r3, #7
 8004e16:	3308      	adds	r3, #8
 8004e18:	9303      	str	r3, [sp, #12]
 8004e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e1c:	443b      	add	r3, r7
 8004e1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e20:	e76a      	b.n	8004cf8 <_vfiprintf_r+0x78>
 8004e22:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e26:	460c      	mov	r4, r1
 8004e28:	2001      	movs	r0, #1
 8004e2a:	e7a8      	b.n	8004d7e <_vfiprintf_r+0xfe>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	3401      	adds	r4, #1
 8004e30:	9305      	str	r3, [sp, #20]
 8004e32:	4619      	mov	r1, r3
 8004e34:	f04f 0c0a 	mov.w	ip, #10
 8004e38:	4620      	mov	r0, r4
 8004e3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e3e:	3a30      	subs	r2, #48	@ 0x30
 8004e40:	2a09      	cmp	r2, #9
 8004e42:	d903      	bls.n	8004e4c <_vfiprintf_r+0x1cc>
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d0c6      	beq.n	8004dd6 <_vfiprintf_r+0x156>
 8004e48:	9105      	str	r1, [sp, #20]
 8004e4a:	e7c4      	b.n	8004dd6 <_vfiprintf_r+0x156>
 8004e4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e50:	4604      	mov	r4, r0
 8004e52:	2301      	movs	r3, #1
 8004e54:	e7f0      	b.n	8004e38 <_vfiprintf_r+0x1b8>
 8004e56:	ab03      	add	r3, sp, #12
 8004e58:	9300      	str	r3, [sp, #0]
 8004e5a:	462a      	mov	r2, r5
 8004e5c:	4b13      	ldr	r3, [pc, #76]	@ (8004eac <_vfiprintf_r+0x22c>)
 8004e5e:	a904      	add	r1, sp, #16
 8004e60:	4630      	mov	r0, r6
 8004e62:	f7fd fda7 	bl	80029b4 <_printf_float>
 8004e66:	4607      	mov	r7, r0
 8004e68:	1c78      	adds	r0, r7, #1
 8004e6a:	d1d6      	bne.n	8004e1a <_vfiprintf_r+0x19a>
 8004e6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e6e:	07d9      	lsls	r1, r3, #31
 8004e70:	d405      	bmi.n	8004e7e <_vfiprintf_r+0x1fe>
 8004e72:	89ab      	ldrh	r3, [r5, #12]
 8004e74:	059a      	lsls	r2, r3, #22
 8004e76:	d402      	bmi.n	8004e7e <_vfiprintf_r+0x1fe>
 8004e78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e7a:	f7fe fad7 	bl	800342c <__retarget_lock_release_recursive>
 8004e7e:	89ab      	ldrh	r3, [r5, #12]
 8004e80:	065b      	lsls	r3, r3, #25
 8004e82:	f53f af1f 	bmi.w	8004cc4 <_vfiprintf_r+0x44>
 8004e86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e88:	e71e      	b.n	8004cc8 <_vfiprintf_r+0x48>
 8004e8a:	ab03      	add	r3, sp, #12
 8004e8c:	9300      	str	r3, [sp, #0]
 8004e8e:	462a      	mov	r2, r5
 8004e90:	4b06      	ldr	r3, [pc, #24]	@ (8004eac <_vfiprintf_r+0x22c>)
 8004e92:	a904      	add	r1, sp, #16
 8004e94:	4630      	mov	r0, r6
 8004e96:	f7fe f827 	bl	8002ee8 <_printf_i>
 8004e9a:	e7e4      	b.n	8004e66 <_vfiprintf_r+0x1e6>
 8004e9c:	080052f8 	.word	0x080052f8
 8004ea0:	080052fe 	.word	0x080052fe
 8004ea4:	08005302 	.word	0x08005302
 8004ea8:	080029b5 	.word	0x080029b5
 8004eac:	08004c5d 	.word	0x08004c5d

08004eb0 <__swbuf_r>:
 8004eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eb2:	460e      	mov	r6, r1
 8004eb4:	4614      	mov	r4, r2
 8004eb6:	4605      	mov	r5, r0
 8004eb8:	b118      	cbz	r0, 8004ec2 <__swbuf_r+0x12>
 8004eba:	6a03      	ldr	r3, [r0, #32]
 8004ebc:	b90b      	cbnz	r3, 8004ec2 <__swbuf_r+0x12>
 8004ebe:	f7fe f9bd 	bl	800323c <__sinit>
 8004ec2:	69a3      	ldr	r3, [r4, #24]
 8004ec4:	60a3      	str	r3, [r4, #8]
 8004ec6:	89a3      	ldrh	r3, [r4, #12]
 8004ec8:	071a      	lsls	r2, r3, #28
 8004eca:	d501      	bpl.n	8004ed0 <__swbuf_r+0x20>
 8004ecc:	6923      	ldr	r3, [r4, #16]
 8004ece:	b943      	cbnz	r3, 8004ee2 <__swbuf_r+0x32>
 8004ed0:	4621      	mov	r1, r4
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	f000 f82a 	bl	8004f2c <__swsetup_r>
 8004ed8:	b118      	cbz	r0, 8004ee2 <__swbuf_r+0x32>
 8004eda:	f04f 37ff 	mov.w	r7, #4294967295
 8004ede:	4638      	mov	r0, r7
 8004ee0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ee2:	6823      	ldr	r3, [r4, #0]
 8004ee4:	6922      	ldr	r2, [r4, #16]
 8004ee6:	1a98      	subs	r0, r3, r2
 8004ee8:	6963      	ldr	r3, [r4, #20]
 8004eea:	b2f6      	uxtb	r6, r6
 8004eec:	4283      	cmp	r3, r0
 8004eee:	4637      	mov	r7, r6
 8004ef0:	dc05      	bgt.n	8004efe <__swbuf_r+0x4e>
 8004ef2:	4621      	mov	r1, r4
 8004ef4:	4628      	mov	r0, r5
 8004ef6:	f7ff fdeb 	bl	8004ad0 <_fflush_r>
 8004efa:	2800      	cmp	r0, #0
 8004efc:	d1ed      	bne.n	8004eda <__swbuf_r+0x2a>
 8004efe:	68a3      	ldr	r3, [r4, #8]
 8004f00:	3b01      	subs	r3, #1
 8004f02:	60a3      	str	r3, [r4, #8]
 8004f04:	6823      	ldr	r3, [r4, #0]
 8004f06:	1c5a      	adds	r2, r3, #1
 8004f08:	6022      	str	r2, [r4, #0]
 8004f0a:	701e      	strb	r6, [r3, #0]
 8004f0c:	6962      	ldr	r2, [r4, #20]
 8004f0e:	1c43      	adds	r3, r0, #1
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d004      	beq.n	8004f1e <__swbuf_r+0x6e>
 8004f14:	89a3      	ldrh	r3, [r4, #12]
 8004f16:	07db      	lsls	r3, r3, #31
 8004f18:	d5e1      	bpl.n	8004ede <__swbuf_r+0x2e>
 8004f1a:	2e0a      	cmp	r6, #10
 8004f1c:	d1df      	bne.n	8004ede <__swbuf_r+0x2e>
 8004f1e:	4621      	mov	r1, r4
 8004f20:	4628      	mov	r0, r5
 8004f22:	f7ff fdd5 	bl	8004ad0 <_fflush_r>
 8004f26:	2800      	cmp	r0, #0
 8004f28:	d0d9      	beq.n	8004ede <__swbuf_r+0x2e>
 8004f2a:	e7d6      	b.n	8004eda <__swbuf_r+0x2a>

08004f2c <__swsetup_r>:
 8004f2c:	b538      	push	{r3, r4, r5, lr}
 8004f2e:	4b29      	ldr	r3, [pc, #164]	@ (8004fd4 <__swsetup_r+0xa8>)
 8004f30:	4605      	mov	r5, r0
 8004f32:	6818      	ldr	r0, [r3, #0]
 8004f34:	460c      	mov	r4, r1
 8004f36:	b118      	cbz	r0, 8004f40 <__swsetup_r+0x14>
 8004f38:	6a03      	ldr	r3, [r0, #32]
 8004f3a:	b90b      	cbnz	r3, 8004f40 <__swsetup_r+0x14>
 8004f3c:	f7fe f97e 	bl	800323c <__sinit>
 8004f40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f44:	0719      	lsls	r1, r3, #28
 8004f46:	d422      	bmi.n	8004f8e <__swsetup_r+0x62>
 8004f48:	06da      	lsls	r2, r3, #27
 8004f4a:	d407      	bmi.n	8004f5c <__swsetup_r+0x30>
 8004f4c:	2209      	movs	r2, #9
 8004f4e:	602a      	str	r2, [r5, #0]
 8004f50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f54:	81a3      	strh	r3, [r4, #12]
 8004f56:	f04f 30ff 	mov.w	r0, #4294967295
 8004f5a:	e033      	b.n	8004fc4 <__swsetup_r+0x98>
 8004f5c:	0758      	lsls	r0, r3, #29
 8004f5e:	d512      	bpl.n	8004f86 <__swsetup_r+0x5a>
 8004f60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f62:	b141      	cbz	r1, 8004f76 <__swsetup_r+0x4a>
 8004f64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f68:	4299      	cmp	r1, r3
 8004f6a:	d002      	beq.n	8004f72 <__swsetup_r+0x46>
 8004f6c:	4628      	mov	r0, r5
 8004f6e:	f7ff f8b7 	bl	80040e0 <_free_r>
 8004f72:	2300      	movs	r3, #0
 8004f74:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f76:	89a3      	ldrh	r3, [r4, #12]
 8004f78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004f7c:	81a3      	strh	r3, [r4, #12]
 8004f7e:	2300      	movs	r3, #0
 8004f80:	6063      	str	r3, [r4, #4]
 8004f82:	6923      	ldr	r3, [r4, #16]
 8004f84:	6023      	str	r3, [r4, #0]
 8004f86:	89a3      	ldrh	r3, [r4, #12]
 8004f88:	f043 0308 	orr.w	r3, r3, #8
 8004f8c:	81a3      	strh	r3, [r4, #12]
 8004f8e:	6923      	ldr	r3, [r4, #16]
 8004f90:	b94b      	cbnz	r3, 8004fa6 <__swsetup_r+0x7a>
 8004f92:	89a3      	ldrh	r3, [r4, #12]
 8004f94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004f98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f9c:	d003      	beq.n	8004fa6 <__swsetup_r+0x7a>
 8004f9e:	4621      	mov	r1, r4
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	f000 f883 	bl	80050ac <__smakebuf_r>
 8004fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004faa:	f013 0201 	ands.w	r2, r3, #1
 8004fae:	d00a      	beq.n	8004fc6 <__swsetup_r+0x9a>
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	60a2      	str	r2, [r4, #8]
 8004fb4:	6962      	ldr	r2, [r4, #20]
 8004fb6:	4252      	negs	r2, r2
 8004fb8:	61a2      	str	r2, [r4, #24]
 8004fba:	6922      	ldr	r2, [r4, #16]
 8004fbc:	b942      	cbnz	r2, 8004fd0 <__swsetup_r+0xa4>
 8004fbe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004fc2:	d1c5      	bne.n	8004f50 <__swsetup_r+0x24>
 8004fc4:	bd38      	pop	{r3, r4, r5, pc}
 8004fc6:	0799      	lsls	r1, r3, #30
 8004fc8:	bf58      	it	pl
 8004fca:	6962      	ldrpl	r2, [r4, #20]
 8004fcc:	60a2      	str	r2, [r4, #8]
 8004fce:	e7f4      	b.n	8004fba <__swsetup_r+0x8e>
 8004fd0:	2000      	movs	r0, #0
 8004fd2:	e7f7      	b.n	8004fc4 <__swsetup_r+0x98>
 8004fd4:	20000018 	.word	0x20000018

08004fd8 <_raise_r>:
 8004fd8:	291f      	cmp	r1, #31
 8004fda:	b538      	push	{r3, r4, r5, lr}
 8004fdc:	4605      	mov	r5, r0
 8004fde:	460c      	mov	r4, r1
 8004fe0:	d904      	bls.n	8004fec <_raise_r+0x14>
 8004fe2:	2316      	movs	r3, #22
 8004fe4:	6003      	str	r3, [r0, #0]
 8004fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004fee:	b112      	cbz	r2, 8004ff6 <_raise_r+0x1e>
 8004ff0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004ff4:	b94b      	cbnz	r3, 800500a <_raise_r+0x32>
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	f000 f830 	bl	800505c <_getpid_r>
 8004ffc:	4622      	mov	r2, r4
 8004ffe:	4601      	mov	r1, r0
 8005000:	4628      	mov	r0, r5
 8005002:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005006:	f000 b817 	b.w	8005038 <_kill_r>
 800500a:	2b01      	cmp	r3, #1
 800500c:	d00a      	beq.n	8005024 <_raise_r+0x4c>
 800500e:	1c59      	adds	r1, r3, #1
 8005010:	d103      	bne.n	800501a <_raise_r+0x42>
 8005012:	2316      	movs	r3, #22
 8005014:	6003      	str	r3, [r0, #0]
 8005016:	2001      	movs	r0, #1
 8005018:	e7e7      	b.n	8004fea <_raise_r+0x12>
 800501a:	2100      	movs	r1, #0
 800501c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005020:	4620      	mov	r0, r4
 8005022:	4798      	blx	r3
 8005024:	2000      	movs	r0, #0
 8005026:	e7e0      	b.n	8004fea <_raise_r+0x12>

08005028 <raise>:
 8005028:	4b02      	ldr	r3, [pc, #8]	@ (8005034 <raise+0xc>)
 800502a:	4601      	mov	r1, r0
 800502c:	6818      	ldr	r0, [r3, #0]
 800502e:	f7ff bfd3 	b.w	8004fd8 <_raise_r>
 8005032:	bf00      	nop
 8005034:	20000018 	.word	0x20000018

08005038 <_kill_r>:
 8005038:	b538      	push	{r3, r4, r5, lr}
 800503a:	4d07      	ldr	r5, [pc, #28]	@ (8005058 <_kill_r+0x20>)
 800503c:	2300      	movs	r3, #0
 800503e:	4604      	mov	r4, r0
 8005040:	4608      	mov	r0, r1
 8005042:	4611      	mov	r1, r2
 8005044:	602b      	str	r3, [r5, #0]
 8005046:	f7fc f8c0 	bl	80011ca <_kill>
 800504a:	1c43      	adds	r3, r0, #1
 800504c:	d102      	bne.n	8005054 <_kill_r+0x1c>
 800504e:	682b      	ldr	r3, [r5, #0]
 8005050:	b103      	cbz	r3, 8005054 <_kill_r+0x1c>
 8005052:	6023      	str	r3, [r4, #0]
 8005054:	bd38      	pop	{r3, r4, r5, pc}
 8005056:	bf00      	nop
 8005058:	2000037c 	.word	0x2000037c

0800505c <_getpid_r>:
 800505c:	f7fc b8ae 	b.w	80011bc <_getpid>

08005060 <__swhatbuf_r>:
 8005060:	b570      	push	{r4, r5, r6, lr}
 8005062:	460c      	mov	r4, r1
 8005064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005068:	2900      	cmp	r1, #0
 800506a:	b096      	sub	sp, #88	@ 0x58
 800506c:	4615      	mov	r5, r2
 800506e:	461e      	mov	r6, r3
 8005070:	da0d      	bge.n	800508e <__swhatbuf_r+0x2e>
 8005072:	89a3      	ldrh	r3, [r4, #12]
 8005074:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005078:	f04f 0100 	mov.w	r1, #0
 800507c:	bf14      	ite	ne
 800507e:	2340      	movne	r3, #64	@ 0x40
 8005080:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005084:	2000      	movs	r0, #0
 8005086:	6031      	str	r1, [r6, #0]
 8005088:	602b      	str	r3, [r5, #0]
 800508a:	b016      	add	sp, #88	@ 0x58
 800508c:	bd70      	pop	{r4, r5, r6, pc}
 800508e:	466a      	mov	r2, sp
 8005090:	f000 f848 	bl	8005124 <_fstat_r>
 8005094:	2800      	cmp	r0, #0
 8005096:	dbec      	blt.n	8005072 <__swhatbuf_r+0x12>
 8005098:	9901      	ldr	r1, [sp, #4]
 800509a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800509e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80050a2:	4259      	negs	r1, r3
 80050a4:	4159      	adcs	r1, r3
 80050a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050aa:	e7eb      	b.n	8005084 <__swhatbuf_r+0x24>

080050ac <__smakebuf_r>:
 80050ac:	898b      	ldrh	r3, [r1, #12]
 80050ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050b0:	079d      	lsls	r5, r3, #30
 80050b2:	4606      	mov	r6, r0
 80050b4:	460c      	mov	r4, r1
 80050b6:	d507      	bpl.n	80050c8 <__smakebuf_r+0x1c>
 80050b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80050bc:	6023      	str	r3, [r4, #0]
 80050be:	6123      	str	r3, [r4, #16]
 80050c0:	2301      	movs	r3, #1
 80050c2:	6163      	str	r3, [r4, #20]
 80050c4:	b003      	add	sp, #12
 80050c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050c8:	ab01      	add	r3, sp, #4
 80050ca:	466a      	mov	r2, sp
 80050cc:	f7ff ffc8 	bl	8005060 <__swhatbuf_r>
 80050d0:	9f00      	ldr	r7, [sp, #0]
 80050d2:	4605      	mov	r5, r0
 80050d4:	4639      	mov	r1, r7
 80050d6:	4630      	mov	r0, r6
 80050d8:	f7ff f876 	bl	80041c8 <_malloc_r>
 80050dc:	b948      	cbnz	r0, 80050f2 <__smakebuf_r+0x46>
 80050de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050e2:	059a      	lsls	r2, r3, #22
 80050e4:	d4ee      	bmi.n	80050c4 <__smakebuf_r+0x18>
 80050e6:	f023 0303 	bic.w	r3, r3, #3
 80050ea:	f043 0302 	orr.w	r3, r3, #2
 80050ee:	81a3      	strh	r3, [r4, #12]
 80050f0:	e7e2      	b.n	80050b8 <__smakebuf_r+0xc>
 80050f2:	89a3      	ldrh	r3, [r4, #12]
 80050f4:	6020      	str	r0, [r4, #0]
 80050f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050fa:	81a3      	strh	r3, [r4, #12]
 80050fc:	9b01      	ldr	r3, [sp, #4]
 80050fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005102:	b15b      	cbz	r3, 800511c <__smakebuf_r+0x70>
 8005104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005108:	4630      	mov	r0, r6
 800510a:	f000 f81d 	bl	8005148 <_isatty_r>
 800510e:	b128      	cbz	r0, 800511c <__smakebuf_r+0x70>
 8005110:	89a3      	ldrh	r3, [r4, #12]
 8005112:	f023 0303 	bic.w	r3, r3, #3
 8005116:	f043 0301 	orr.w	r3, r3, #1
 800511a:	81a3      	strh	r3, [r4, #12]
 800511c:	89a3      	ldrh	r3, [r4, #12]
 800511e:	431d      	orrs	r5, r3
 8005120:	81a5      	strh	r5, [r4, #12]
 8005122:	e7cf      	b.n	80050c4 <__smakebuf_r+0x18>

08005124 <_fstat_r>:
 8005124:	b538      	push	{r3, r4, r5, lr}
 8005126:	4d07      	ldr	r5, [pc, #28]	@ (8005144 <_fstat_r+0x20>)
 8005128:	2300      	movs	r3, #0
 800512a:	4604      	mov	r4, r0
 800512c:	4608      	mov	r0, r1
 800512e:	4611      	mov	r1, r2
 8005130:	602b      	str	r3, [r5, #0]
 8005132:	f7fc f8a9 	bl	8001288 <_fstat>
 8005136:	1c43      	adds	r3, r0, #1
 8005138:	d102      	bne.n	8005140 <_fstat_r+0x1c>
 800513a:	682b      	ldr	r3, [r5, #0]
 800513c:	b103      	cbz	r3, 8005140 <_fstat_r+0x1c>
 800513e:	6023      	str	r3, [r4, #0]
 8005140:	bd38      	pop	{r3, r4, r5, pc}
 8005142:	bf00      	nop
 8005144:	2000037c 	.word	0x2000037c

08005148 <_isatty_r>:
 8005148:	b538      	push	{r3, r4, r5, lr}
 800514a:	4d06      	ldr	r5, [pc, #24]	@ (8005164 <_isatty_r+0x1c>)
 800514c:	2300      	movs	r3, #0
 800514e:	4604      	mov	r4, r0
 8005150:	4608      	mov	r0, r1
 8005152:	602b      	str	r3, [r5, #0]
 8005154:	f7fc f8a7 	bl	80012a6 <_isatty>
 8005158:	1c43      	adds	r3, r0, #1
 800515a:	d102      	bne.n	8005162 <_isatty_r+0x1a>
 800515c:	682b      	ldr	r3, [r5, #0]
 800515e:	b103      	cbz	r3, 8005162 <_isatty_r+0x1a>
 8005160:	6023      	str	r3, [r4, #0]
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	2000037c 	.word	0x2000037c

08005168 <_init>:
 8005168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516a:	bf00      	nop
 800516c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516e:	bc08      	pop	{r3}
 8005170:	469e      	mov	lr, r3
 8005172:	4770      	bx	lr

08005174 <_fini>:
 8005174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005176:	bf00      	nop
 8005178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800517a:	bc08      	pop	{r3}
 800517c:	469e      	mov	lr, r3
 800517e:	4770      	bx	lr
