{"version":"1.1.0","info":[["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/Adder1.v",[[[[[["top_module",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,18]],[[1,17],[1,18]],["top_module"],["port","input"]],["b",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["sum",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]],["cout1",[[6,4],[6,14]],[[6,9],[6,14]],["top_module"],["variable","wire"]],["add1",[[7,4],[7,52]],[[7,10],[7,14]],["top_module"],["instance","add16"]],["add2",[[8,4],[8,55]],[[8,10],[8,14]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/Adder2.v",[[[[[["top_module",[[1,0],[5,2]],[[1,7],[1,17]],[],["module"]],[30,0]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["top_module"],["port","input"]],["sum",[[4,4],[4,21]],[[4,18],[4,21]],["top_module"],["port","output"]],["d",[[25,4],[25,10]],[[25,9],[25,10]],["top_module"],["variable","wire"]],["a1",[[26,4],[26,46]],[[26,10],[26,12]],["top_module"],["instance","add16"]],["a2",[[27,4],[27,49]],[[27,10],[27,12]],["top_module"],["instance","add16"]]]]],[[["add1",[[31,0],[31,71]],[[31,7],[31,11]],[],["module"]],[37,9]],[[["a",[[31,14],[31,21]],[[31,20],[31,21]],["add1"],["port","input"]],["b",[[31,23],[31,30]],[[31,29],[31,30]],["add1"],["port","input"]],["cin",[[31,32],[31,41]],[[31,38],[31,41]],["add1"],["port","input"]],["sum",[[31,45],[31,55]],[[31,52],[31,55]],["add1"],["port","output"]],["cout",[[31,57],[31,68]],[[31,64],[31,68]],["add1"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_addsub.v",[[[[[["top_module",[[1,0],[6,2]],[[1,7],[1,17]],[],["module"]],[14,9]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["top_module"],["port","input"]],["sub",[[4,4],[4,13]],[[4,10],[4,13]],["top_module"],["port","input"]],["sum",[[5,4],[5,21]],[[5,18],[5,21]],["top_module"],["port","output"]],["xor1",[[8,4],[8,20]],[[8,16],[8,20]],["top_module"],["variable","wire"]],["cout",[[9,4],[9,13]],[[9,9],[9,13]],["top_module"],["variable","wire"]],["a1",[[12,4],[12,51]],[[12,10],[12,12]],["top_module"],["instance","add16"]],["a2",[[13,4],[13,55]],[[13,10],[13,12]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_cseladd.v",[[[[[["top_module",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[24,9]],[[["a",[[1,4],[1,18]],[[1,17],[1,18]],["top_module"],["port","input"]],["b",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["sum",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]],["sel",[[6,0],[6,8]],[[6,5],[6,8]],["top_module"],["variable","wire"]],["choose",[[7,0],[7,24]],[[7,12],[7,18]],["top_module"],["variable","wire"]],["a1",[[9,0],[9,44]],[[9,6],[9,8]],["top_module"],["instance","add16"]],["a2",[[11,0],[11,47]],[[11,6],[11,8]],["top_module"],["instance","add16"]],["a3",[[13,0],[13,47]],[[13,6],[13,8]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_name.v",[[[[[["top_module",[[0,0],[7,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["c",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["d",[[4,4],[4,11]],[[4,10],[4,11]],["top_module"],["port","input"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["top_module"],["port","output"]],["out2",[[6,4],[6,15]],[[6,11],[6,15]],["top_module"],["port","output"]],["instance1",[[8,4],[8,76]],[[8,10],[8,19]],["top_module"],["instance","mod_a"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_pos.v",[[[[[["top_module",[[0,0],[7,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["c",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["d",[[4,4],[4,11]],[[4,10],[4,11]],["top_module"],["port","input"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["top_module"],["port","output"]],["out2",[[6,4],[6,15]],[[6,11],[6,15]],["top_module"],["port","output"]],["instance1",[[8,4],[8,38]],[[8,10],[8,19]],["top_module"],["instance","mod_a"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_shift.v",[[[[[["top_module",[[1,0],[1,51]],[[1,7],[1,17]],[],["module"]],[12,0]],[[["clk",[[1,20],[1,29]],[[1,26],[1,29]],["top_module"],["port","input"]],["d",[[1,31],[1,38]],[[1,37],[1,38]],["top_module"],["port","input"]],["q",[[1,40],[1,48]],[[1,47],[1,48]],["top_module"],["port","output"]],["quit",[[3,4],[3,19]],[[3,15],[3,19]],["top_module"],["variable","wire"]],["m1",[[5,4],[5,42]],[[5,11],[5,13]],["top_module"],["instance","my_dff"]],["m2",[[6,4],[6,48]],[[6,11],[6,13]],["top_module"],["instance","my_dff"]],["m3",[[7,4],[7,48]],[[7,11],[7,13]],["top_module"],["instance","my_dff"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_shift8.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[22,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["top_module"],["port","input"]],["d",[[2,4],[2,17]],[[2,16],[2,17]],["top_module"],["port","input"]],["sel",[[3,4],[3,19]],[[3,16],[3,19]],["top_module"],["port","input"]],["q",[[4,4],[4,18]],[[4,17],[4,18]],["top_module"],["port","output"]],["quit",[[7,4],[7,25]],[[7,15],[7,19]],["top_module"],["variable","wire"]],["m1",[[9,4],[9,43]],[[9,12],[9,14]],["top_module"],["instance","my_dff8"]],["m2",[[10,4],[10,49]],[[10,12],[10,14]],["top_module"],["instance","my_dff8"]],["m3",[[11,4],[11,49]],[[11,12],[11,14]],["top_module"],["instance","my_dff8"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/conditional.v",[[[[[["top_module",[[1,0],[3,22]],[[1,7],[1,17]],[],["module"]],[15,9]],[[["a",[[2,4],[2,17]],[[2,16],[2,17]],["top_module"],["port","input"]],["b",[[2,19],[2,20]],[[2,19],[2,20]],["top_module"],["port","a"]],["c",[[2,22],[2,23]],[[2,22],[2,23]],["top_module"],["port","b"]],["d",[[2,25],[2,26]],[[2,25],[2,26]],["top_module"],["port","c"]],["min",[[3,4],[3,20]],[[3,17],[3,20]],["top_module"],["port","output"]],["e",[[5,2],[5,14]],[[5,13],[5,14]],["top_module"],["variable","wire"]],["f",[[6,2],[6,14]],[[6,13],[6,14]],["top_module"],["variable","wire"]],["g",[[7,2],[7,14]],[[7,13],[7,14]],["top_module"],["variable","wire"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/gates100.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[11,9]],[[["in",[[1,4],[1,19]],[[1,17],[1,19]],["top_module"],["port","input"]],["out_and",[[2,4],[2,18]],[[2,11],[2,18]],["top_module"],["port","output"]],["out_or",[[3,4],[3,17]],[[3,11],[3,17]],["top_module"],["port","output"]],["out_xor",[[4,4],[4,18]],[[4,11],[4,18]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/popcount255.v",[[[[[["top_module",[[0,0],[2,23]],[[0,7],[0,17]],[],["module"]],[17,9]],[[["in",[[1,4],[1,20]],[[1,18],[1,20]],["top_module"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/reduction.v",[[[[[["top_module",[[0,0],[2,19]],[[0,7],[0,17]],[],["module"]],[6,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["parity",[[2,4],[2,17]],[[2,11],[2,17]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/vector100r.v",[[[[[["top_module",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[13,9]],[[["in",[[2,4],[2,19]],[[2,17],[2,19]],["top_module"],["port","input"]],["out",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Always_case.v",[[[[[["top_module",[[1,0],[9,29]],[[1,7],[1,17]],[],["module"]],[24,9]],[[["sel",[[2,4],[2,19]],[[2,16],[2,19]],["top_module"],["port","input"]],["data0",[[3,4],[3,21]],[[3,16],[3,21]],["top_module"],["port","input"]],["data1",[[4,4],[4,21]],[[4,16],[4,21]],["top_module"],["port","input"]],["data2",[[5,4],[5,21]],[[5,16],[5,21]],["top_module"],["port","input"]],["data3",[[6,4],[6,21]],[[6,16],[6,21]],["top_module"],["port","input"]],["data4",[[7,4],[7,21]],[[7,16],[7,21]],["top_module"],["port","input"]],["data5",[[8,4],[8,21]],[[8,16],[8,21]],["top_module"],["port","input"]],["out",[[9,4],[9,24]],[[9,21],[9,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_case2.v",[[[[[["top_module",[[1,0],[3,28]],[[1,7],[1,17]],[],["module"]],[14,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["top_module"],["port","input"]],["pos",[[3,4],[3,24]],[[3,21],[3,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_casez.v",[[[[[["top_module",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[20,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["top_module"],["port","input"]],["pos",[[3,4],[3,24]],[[3,21],[3,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_nolatches.v",[[[[[["top_module",[[1,0],[6,21]],[[1,7],[1,17]],[],["module"]],[18,9]],[[["scancode",[[2,4],[2,25]],[[2,17],[2,25]],["top_module"],["port","input"]],["left",[[3,4],[3,19]],[[3,15],[3,19]],["top_module"],["port","reg"]],["down",[[4,4],[4,19]],[[4,15],[4,19]],["top_module"],["port","reg"]],["right",[[5,4],[5,20]],[[5,15],[5,20]],["top_module"],["port","reg"]],["up",[[6,4],[6,17]],[[6,15],[6,17]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Alwaysblock1.v",[[[[[["top_module",[[1,0],[6,2]],[[1,7],[1,17]],[],["module"]],[11,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["out_assign",[[4,4],[4,26]],[[4,16],[4,26]],["top_module"],["port","wire"]],["out_alwaysblock",[[5,4],[5,30]],[[5,15],[5,30]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Alwaysblock2.v",[[[[[["top_module",[[0,0],[6,33]],[[0,7],[0,17]],[],["module"]],[12,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["top_module"],["port","input"]],["a",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["out_assign",[[4,4],[4,26]],[[4,16],[4,26]],["top_module"],["port","wire"]],["out_always_comb",[[5,4],[5,30]],[[5,15],[5,30]],["top_module"],["port","reg"]],["out_always_ff",[[6,4],[6,28]],[[6,15],[6,28]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/AlwaysIf.v",[[[[[["top_module",[[0,0],[5,31]],[[0,7],[0,17]],[],["module"]],[21,9]],[[["cpu_overheated",[[1,4],[1,29]],[[1,15],[1,29]],["top_module"],["port","input"]],["shut_off_computer",[[2,4],[2,32]],[[2,15],[2,32]],["top_module"],["port","reg"]],["arrived",[[3,4],[3,22]],[[3,15],[3,22]],["top_module"],["port","input"]],["gas_tank_empty",[[4,4],[4,29]],[[4,15],[4,29]],["top_module"],["port","input"]],["keep_driving",[[5,4],[5,27]],[[5,15],[5,27]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Gate4.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out_and",[[2,4],[2,18]],[[2,11],[2,18]],["top_module"],["port","output"]],["out_or",[[3,4],[3,17]],[[3,11],[3,17]],["top_module"],["port","output"]],["out_xor",[[4,4],[4,18]],[[4,11],[4,18]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector3.v",[[[[[["top_module",[[0,0],[2,30]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["top_module"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["top_module"],["port","a"]],["c",[[1,22],[1,23]],[[1,22],[1,23]],["top_module"],["port","b"]],["d",[[1,25],[1,26]],[[1,25],[1,26]],["top_module"],["port","c"]],["e",[[1,28],[1,29]],[[1,28],[1,29]],["top_module"],["port","d"]],["f",[[1,31],[1,32]],[[1,31],[1,32]],["top_module"],["port","e"]],["w",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","output"]],["x",[[2,20],[2,21]],[[2,20],[2,21]],["top_module"],["port","w"]],["y",[[2,23],[2,24]],[[2,23],[2,24]],["top_module"],["port","x"]],["z",[[2,26],[2,27]],[[2,26],[2,27]],["top_module"],["port","y"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector4.v",[[[[[["top_module",[[0,0],[2,24]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out",[[2,4],[2,21]],[[2,18],[2,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector5.v",[[[[[["top_module",[[0,0],[2,24]],[[0,7],[0,17]],[],["module"]],[9,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["top_module"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["top_module"],["port","b"]],["d",[[1,19],[1,20]],[[1,19],[1,20]],["top_module"],["port","c"]],["e",[[1,22],[1,23]],[[1,22],[1,23]],["top_module"],["port","d"]],["out",[[2,4],[2,21]],[[2,18],[2,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vectorr.v",[[[[[["top_module",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/dependency.v",[[[[[["half_adder",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[9,0]],[[["a",[[1,4],[1,12]],[[1,11],[1,12]],["half_adder"],["port","input"]],["b",[[2,4],[2,12]],[[2,11],[2,12]],["half_adder"],["port","input"]],["s0",[[3,4],[3,13]],[[3,11],[3,13]],["half_adder"],["port","output"]],["c0",[[4,4],[4,13]],[[4,11],[4,13]],["half_adder"],["port","output"]]]]],[[["full_adder",[[10,0],[16,2]],[[10,7],[10,17]],[],["module"]],[19,9]],[[["a",[[11,4],[11,12]],[[11,11],[11,12]],["full_adder"],["port","input"]],["b",[[12,4],[12,12]],[[12,11],[12,12]],["full_adder"],["port","input"]],["cin",[[13,4],[13,14]],[[13,11],[13,14]],["full_adder"],["port","input"]],["s0",[[14,4],[14,13]],[[14,11],[14,13]],["full_adder"],["port","output"]],["c0",[[15,4],[15,13]],[[15,11],[15,13]],["full_adder"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/multiplier.v",[[[[[["multiplier",[[0,0],[6,2]],[[0,7],[0,17]],[],["module"]],[8,9]],[[["input_a",[[1,4],[1,24]],[[1,17],[1,24]],["multiplier"],["port","input"]],["input_b",[[2,4],[2,24]],[[2,17],[2,24]],["multiplier"],["port","input"]],["output_z",[[3,4],[3,25]],[[3,17],[3,25]],["multiplier"],["port","input"]],["clk",[[4,4],[4,13]],[[4,10],[4,13]],["multiplier"],["port","input"]],["rst",[[5,4],[5,13]],[[5,10],[5,13]],["multiplier"],["port","input"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/test_bench_tb.v",[[[[[["test_bench_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[39,9]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["test_bench_tb"],["variable","reg"]],["rst",[[4,2],[4,9]],[[4,6],[4,9]],["test_bench_tb"],["variable","reg"]],["a",[[5,2],[5,14]],[[5,13],[5,14]],["test_bench_tb"],["variable","reg"]],["b",[[6,2],[6,14]],[[6,13],[6,14]],["test_bench_tb"],["variable","reg"]],["c",[[7,2],[7,14]],[[7,13],[7,14]],["test_bench_tb"],["variable","reg"]],["d",[[8,2],[8,15]],[[8,14],[8,15]],["test_bench_tb"],["variable","wire"]],["f",[[9,2],[9,15]],[[9,14],[9,15]],["test_bench_tb"],["variable","wire"]],["g",[[10,2],[10,14]],[[10,13],[10,14]],["test_bench_tb"],["variable","wire"]],["t1",[[38,2],[38,35]],[[38,21],[38,23]],["test_bench_tb"],["instance","wallace_tree_24x24"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/unpack.v",[[[[[["unpack",[[0,0],[6,2]],[[0,7],[0,13]],[],["module"]],[35,0]],[[["input_a",[[1,4],[1,24]],[[1,17],[1,24]],["unpack"],["port","input"]],["input_b",[[2,4],[2,24]],[[2,17],[2,24]],["unpack"],["port","input"]],["output_z",[[3,4],[3,26]],[[3,18],[3,26]],["unpack"],["port","output"]],["clk",[[4,4],[4,13]],[[4,10],[4,13]],["unpack"],["port","input"]],["rst",[[5,4],[5,13]],[[5,10],[5,13]],["unpack"],["port","input"]],["sign_a",[[12,2],[12,13]],[[12,7],[12,13]],["unpack"],["variable","wire"]],["sign_b",[[13,2],[13,13]],[[13,7],[13,13]],["unpack"],["variable","wire"]],["exponent_a",[[15,2],[15,23]],[[15,13],[15,23]],["unpack"],["variable","wire"]],["exponent_b",[[16,2],[16,23]],[[16,13],[16,23]],["unpack"],["variable","wire"]],["exponent_sum",[[17,2],[17,25]],[[17,13],[17,25]],["unpack"],["variable","wire"]],["fraction_a",[[19,2],[19,24]],[[19,14],[19,24]],["unpack"],["variable","wire"]],["fraction_b",[[20,2],[20,24]],[[20,14],[20,24]],["unpack"],["variable","wire"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/wallace_tree_24x24.v",[[[[[["wallace_tree_24x24",[[0,0],[7,2]],[[0,7],[0,25]],[],["module"]],[298,0]],[[["a",[[1,4],[1,19]],[[1,18],[1,19]],["wallace_tree_24x24"],["port","input"]],["b",[[2,4],[2,19]],[[2,18],[2,19]],["wallace_tree_24x24"],["port","input"]],["x",[[3,4],[3,19]],[[3,18],[3,19]],["wallace_tree_24x24"],["port","output"]],["y",[[4,4],[4,19]],[[4,18],[4,19]],["wallace_tree_24x24"],["port","output"]],["z",[[5,4],[5,19]],[[5,18],[5,19]],["wallace_tree_24x24"],["port","output"]],["zero",[[8,2],[8,24]],[[8,12],[8,16]],["wallace_tree_24x24"],["parameter"]],["a_b",[[9,2],[9,25]],[[9,14],[9,17]],["wallace_tree_24x24"],["variable","reg"]],["i",[[10,2],[10,11]],[[10,10],[10,11]],["wallace_tree_24x24"],["variable","integer"]],["j",[[10,2],[10,14]],[[10,13],[10,14]],["wallace_tree_24x24"],["variable","i"]],["s1",[[20,2],[20,22]],[[20,13],[20,15]],["wallace_tree_24x24"],["variable","wire"]],["c1",[[21,2],[21,22]],[[21,13],[21,15]],["wallace_tree_24x24"],["variable","wire"]],["l1_01_1",[[23,2],[23,72]],[[23,13],[23,20]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_02_1",[[25,2],[25,79]],[[25,13],[25,20]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_03_1",[[26,2],[26,79]],[[26,13],[26,20]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_04_1",[[28,2],[28,79]],[[28,13],[28,20]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_04_2",[[29,2],[29,72]],[[29,13],[29,20]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_05_1",[[31,2],[31,79]],[[31,13],[31,20]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_05_2",[[32,2],[32,79]],[[32,13],[32,20]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_06_1",[[34,2],[34,79]],[[34,13],[34,20]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_06_2",[[35,2],[35,79]],[[35,13],[35,20]],["wallace_tree_24x24"],["instance","full_adder"]],["k",[[37,2],[37,10]],[[37,9],[37,10]],["wallace_tree_24x24"],["variable","genvar"]],["l1_07",[[41,6],[41,100]],[[41,17],[41,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_07_2",[[45,6],[45,76]],[[45,17],[45,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_08",[[49,6],[49,100]],[[49,17],[49,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_09",[[55,6],[55,100]],[[55,17],[55,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_10",[[61,6],[61,102]],[[61,17],[61,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_10_3",[[65,6],[65,76]],[[65,17],[65,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_11",[[69,6],[69,102]],[[69,17],[69,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_12",[[75,6],[75,102]],[[75,17],[75,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_13",[[85,6],[85,72]],[[85,17],[85,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_14",[[89,6],[89,102]],[[89,17],[89,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_15",[[95,6],[95,102]],[[95,17],[95,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_16",[[105,6],[105,70]],[[105,17],[105,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_17",[[109,6],[109,102]],[[109,17],[109,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_18",[[115,6],[115,102]],[[115,17],[115,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_19",[[124,6],[124,70]],[[124,17],[124,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_20",[[128,6],[128,102]],[[128,17],[128,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_21",[[134,6],[134,102]],[[134,17],[134,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_22",[[144,6],[144,70]],[[144,17],[144,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_23",[[148,6],[148,102]],[[148,17],[148,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_24",[[158,6],[158,72]],[[158,17],[158,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_25",[[162,6],[162,104]],[[162,17],[162,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_26",[[168,6],[168,104]],[[168,17],[168,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_27",[[178,6],[178,72]],[[178,17],[178,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_28",[[182,6],[182,104]],[[182,17],[182,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_29",[[188,6],[188,104]],[[188,17],[188,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_30",[[198,6],[198,72]],[[198,17],[198,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_31",[[202,6],[202,105]],[[202,17],[202,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_32",[[208,6],[208,106]],[[208,17],[208,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_33",[[218,6],[218,72]],[[218,17],[218,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_34",[[222,6],[222,107]],[[222,17],[222,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_35",[[228,6],[228,107]],[[228,17],[228,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_36",[[238,6],[238,72]],[[238,17],[238,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_44",[[240,6],[240,79]],[[240,17],[240,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_43",[[241,6],[241,79]],[[241,17],[241,22]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_42_1",[[243,6],[243,81]],[[243,17],[243,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_42_2",[[244,6],[244,74]],[[244,17],[244,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_41_1",[[246,6],[246,81]],[[246,17],[246,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_41_2",[[247,6],[247,81]],[[247,17],[247,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_40_1",[[249,6],[249,81]],[[249,17],[249,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_40_2",[[250,6],[250,81]],[[250,17],[250,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_39_1",[[252,6],[252,81]],[[252,17],[252,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_39_2",[[253,6],[253,81]],[[253,17],[253,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_39_3",[[254,6],[254,74]],[[254,17],[254,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_38_1",[[256,6],[256,81]],[[256,17],[256,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_38_2",[[257,6],[257,81]],[[257,17],[257,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_38_3",[[258,6],[258,81]],[[258,17],[258,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_37_1",[[260,6],[260,81]],[[260,17],[260,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_37_2",[[261,6],[261,81]],[[261,17],[261,24]],["wallace_tree_24x24"],["instance","full_adder"]],["l1_37_3",[[262,6],[262,81]],[[262,17],[262,24]],["wallace_tree_24x24"],["instance","full_adder"]],["s2",[[270,2],[270,19]],[[270,13],[270,15]],["wallace_tree_24x24"],["variable","wire"]],["c2",[[271,2],[271,19]],[[271,13],[271,15]],["wallace_tree_24x24"],["variable","wire"]],["l2_02",[[273,2],[273,68]],[[273,13],[273,18]],["wallace_tree_24x24"],["instance","full_adder"]],["l2_03",[[275,2],[275,75]],[[275,13],[275,18]],["wallace_tree_24x24"],["instance","full_adder"]]]]]]],null,0]]]}