- ğŸ‘‹ Hi, Iâ€™m @jaypal7700
- ğŸ‘€ Iâ€™m passionate about SystemVerilog and digital design verification
- ğŸŒ± Currently learning and building projects using SystemVerilog
- ğŸ’» Looking to collaborate on SV-based verification projects
- ğŸ“« Reach out to me on LinkedIn 
- ğŸ˜„ Pronouns: Jay 
- âš¡ Fun fact: I once designed a car service center simulation using mailboxes and task parallelism in SV!...

<!---
jaypal7700/jaypal7700 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
