This is a UVM example of configuring a virtual sequence, and with a base test class.

The protocol is a simplified AHB-Lite and does not represent actual hardware.

This expands the code in the Siemens SystemVerilog UVM course, module 9.

This includes scripts to compile and run on Unix, Windows, and in Questa.

% compile.csh
