<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1459x SDK: sdk/bsp/include/DA1459x-00.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1459x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_70f260a70805eb1560394b106a87b4e2.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DA1459x-00.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2020-2023 Renesas Electronics Corporation and/or its affiliates.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved. Confidential Information.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This software (&quot;Software&quot;) is supplied by Renesas Electronics Corporation and/or its</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * affiliates (&quot;Renesas&quot;). Renesas grants you a personal, non-exclusive, non-transferable,</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * revocable, non-sub-licensable right and license to use the Software, solely if used in</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * or together with Renesas products. You may make copies of this Software, provided this</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * copyright notice and disclaimer (&quot;Notice&quot;) is included in all such copies. Renesas</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * reserves the right to change or discontinue the Software at any time without notice.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;. RENESAS DISCLAIMS ALL WARRANTIES OF ANY KIND,</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * WHETHER EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. TO THE</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * MAXIMUM EXTENT PERMITTED UNDER LAW, IN NO EVENT SHALL RENESAS BE LIABLE FOR ANY DIRECT,</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING FROM, OUT OF OR IN</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * CONNECTION WITH THE SOFTWARE, EVEN IF RENESAS HAS BEEN ADVISED OF THE POSSIBILITY OF</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * SUCH DAMAGES. USE OF THIS SOFTWARE MAY BE SUBJECT TO TERMS AND CONDITIONS CONTAINED IN</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * AN ADDITIONAL AGREEMENT BETWEEN YOU AND RENESAS. IN CASE OF CONFLICT BETWEEN THE TERMS</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OF THIS NOTICE AND ANY SUCH ADDITIONAL LICENSE AGREEMENT, THE TERMS OF THE AGREEMENT</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SHALL TAKE PRECEDENCE. BY CONTINUING TO USE THIS SOFTWARE, YOU AGREE TO THE TERMS OF</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THIS NOTICE.IF YOU DO NOT AGREE TO THESE TERMS, YOU ARE NOT PERMITTED TO USE THIS</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * SOFTWARE.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * @file     DA1459x-00.h</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * @brief    CMSIS HeaderFile</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * @version  1.2</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * @date     10. October 2023</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * @note     Generated by SVDConv V3.3.42 on Tuesday, 10.10.2023 12:59:21</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *           from File &#39;config/embsys/Dialog_Semiconductor/DA1459x-00.xml&#39;,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *           last modified on Tuesday, 10.10.2023 13:02:31.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef DA1459X_H</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DA1459X_H</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ================                                Interrupt Number Definition                                ================ */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   67</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* =======================================  ARM Cortex-M33 Specific Interrupt Numbers  ======================================= */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">   69</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a>                = -15,              </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   70</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>       = -14,              </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   71</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>            = -13,              </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   72</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>     = -12,              </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   74</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>             = -11,              </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   76</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>           = -10,              </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cda5594d898247bfa9d16ad966724da">   77</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cda5594d898247bfa9d16ad966724da">SecureFault_IRQn</a>          =  -9,              </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   78</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>               =  -5,              </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   79</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>         =  -4,              </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   80</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>               =  -2,              </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   81</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>              =  -1,              </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* ==========================================  DA1459x Specific Interrupt Numbers  =========================================== */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8acc19b5a8901ff01d534babd9e34be6e4">   83</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8acc19b5a8901ff01d534babd9e34be6e4">RESERVED0_IRQn</a>            =   0,              </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4968eb85558b7cd25e0f0fa1b839f881">   84</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a>                  =   1,              </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef4addfdbd31460697b4acd5c04fce5d">   85</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef4addfdbd31460697b4acd5c04fce5d">CMAC2SYS_IRQn</a>             =   2,              </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">   86</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a>                 =   3,              </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">   87</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>                =   4,              </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf8c31fe1c7ade2eb05f1414710dbce7">   88</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a>                  =   5,              </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8f5f99956cf9765f17bcba6865b93ce2">   89</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8f5f99956cf9765f17bcba6865b93ce2">SPI_IRQn</a>                  =   6,              </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8afd6b53690690b8ddde127d445faa9e26">   90</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8afd6b53690690b8ddde127d445faa9e26">FCU_IRQn</a>                  =   7,              </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ec2e07dad65a7ca77caef36341ede09">   91</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ec2e07dad65a7ca77caef36341ede09">PCM_IRQn</a>                  =   8,              </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1f9711fa942366091a9ffd02959bc44">   92</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1f9711fa942366091a9ffd02959bc44">SRC_IN_IRQn</a>               =   9,              </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d1e47966a7c026f0d0fc16556756a8c">   93</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d1e47966a7c026f0d0fc16556756a8c">SRC_OUT_IRQn</a>              =  10,              </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71aa66ace07467c156a70b21635b39d">   94</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71aa66ace07467c156a70b21635b39d">SRC2_IN_IRQn</a>              =  11,              </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1245aa1bd0f9d151946ac58bcdef72dd">   95</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1245aa1bd0f9d151946ac58bcdef72dd">SRC2_OUT_IRQn</a>             =  12,              </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a84ebe576c12230e04c694d3187211263">   96</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a84ebe576c12230e04c694d3187211263">MDCT_IRQn</a>                 =  13,              </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8afec7534bfdd8b4b8b709f058e0312289">   97</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8afec7534bfdd8b4b8b709f058e0312289">TIMER_IRQn</a>                =  14,              </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97a34027a8b1017d42d1d6320381e48">   98</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a>               =  15,              </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">   99</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                  =  16,              </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b655fd29a79a131cf6038d622549891">  100</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b655fd29a79a131cf6038d622549891">KEY_WKUP_GPIO_IRQn</a>        =  17,              </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4734266c89863bb5cac03c2ee4d633ad">  101</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4734266c89863bb5cac03c2ee4d633ad">PDC_M33_IRQn</a>              =  18,              </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9b37a17b6c1eb8c368a1fd1dbf23ec96">  102</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9b37a17b6c1eb8c368a1fd1dbf23ec96">MRM_IRQn</a>                  =  19,              </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb24b140c9194f5c57c0baeab36232bf">  103</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb24b140c9194f5c57c0baeab36232bf">RESERVED20_IRQn</a>           =  20,              </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14aa03e64ff73aca893ce58f8a4e1c80">  104</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14aa03e64ff73aca893ce58f8a4e1c80">QUADDEC_IRQn</a>              =  21,              </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac7d9eaf11523c6e47437cb93c8194268">  105</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac7d9eaf11523c6e47437cb93c8194268">RESERVED22_IRQn</a>           =  22,              </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99a2de72d1fd707b6f7cfd62154ea374">  106</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99a2de72d1fd707b6f7cfd62154ea374">XTAL32M_RDY_IRQn</a>          =  23,              </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7bbbe37529656b2085a223293d516a36">  107</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7bbbe37529656b2085a223293d516a36">CLK_CALIBRATION_IRQn</a>      =  24,              </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6bf3c9e5a1e0d9833a11857f65c76114">  108</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6bf3c9e5a1e0d9833a11857f65c76114">GPADC_IRQn</a>                =  25,              </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ba609dd2cf3d757b7181471a81055a7">  110</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ba609dd2cf3d757b7181471a81055a7">SDADC_IRQn</a>                =  26,              </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8af60e9c0e00cbdaa9e7a9d0fa8ba6a55f">  111</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8af60e9c0e00cbdaa9e7a9d0fa8ba6a55f">CRYPTO_IRQn</a>               =  27,              </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69894c98c76d2ae041a3142a582eca4a">  112</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69894c98c76d2ae041a3142a582eca4a">CAPTIMER_IRQn</a>             =  28,              </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8a9eae0530105319a1b3c532cba45cd0">  113</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8a9eae0530105319a1b3c532cba45cd0">RFDIAG_IRQn</a>               =  29,              </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7d15b5c33e51350d11303db7d4bc3381">  114</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7d15b5c33e51350d11303db7d4bc3381">TIMER3_IRQn</a>               =  30,              </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab99868447f16ffcee7e1a8ae44b190c5">  115</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab99868447f16ffcee7e1a8ae44b190c5">TIMER4_IRQn</a>               =  31,              </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b942e25ec4362da271f205f1717e753">  116</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b942e25ec4362da271f205f1717e753">RTC_EVENT_IRQn</a>            =  32,              </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df">  117</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df">GPIO_P0_IRQn</a>              =  33,              </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db">  118</a></span>&#160;  <a class="code" href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db">GPIO_P1_IRQn</a>              =  34               </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;} <a class="code" href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* ================                           Processor and Core Peripheral Section                           ================ */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* ==========================  Configuration of the ARM Cortex-M33 Processor and Core Peripherals  =========================== */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#ga178e7a57b608f3e20d1c0cf18a2c2ac3">  128</a></span>&#160;<span class="preprocessor">#define __CM33_REV                 0x0002U      </span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">  129</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               4        </span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">  130</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0        </span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gaddbae1a1b57539f398eb5546a17de8f6">  131</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT                 1        </span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">  132</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  1        </span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">  133</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  1        </span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#ga2a528de57b6217f9fc9d4487d0db6328">  134</a></span>&#160;<span class="preprocessor">#define __FPU_DP                       0        </span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#ga165f052f5641898a02bb07096dc177b6">  135</a></span>&#160;<span class="preprocessor">#define __DSP_PRESENT                  1        </span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___configuration__of___c_m_s_i_s.html#gadae9d54c744e525135b097c618bae3c4">  136</a></span>&#160;<span class="preprocessor">#define __SAUREGION_PRESENT            0         </span><span class="comment">/* End of group Configuration_of_CMSIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm33_8h.html">core_cm33.h</a>&quot;</span>                          </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system___d_a1459x_8h.html">system_DA1459x.h</a>&quot;</span>                     </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#ifndef __IM                                    </span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #define __IM   __I</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#ifndef __OM                                    </span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">  #define __OM   __O</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#ifndef __IOM                                   </span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">  #define __IOM  __IO</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* ================                            Device Specific Peripheral Section                             ================ */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* ================                                         AES_HASH                                          ================ */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html">  175</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#a12db37c1d4e8ef687fb6c9fad33484eb">  176</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#a12db37c1d4e8ef687fb6c9fad33484eb">CRYPTO_CTRL_REG</a>;              </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#aab0bc6fe5293e585f468f3aa1e6222c0">  177</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#aab0bc6fe5293e585f468f3aa1e6222c0">CRYPTO_START_REG</a>;             </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#a2db2ca72db059feaf019bed05ed733e2">  178</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#a2db2ca72db059feaf019bed05ed733e2">CRYPTO_FETCH_ADDR_REG</a>;        </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#a73852f2664939ef5f0a97dd9ee8a96b8">  179</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#a73852f2664939ef5f0a97dd9ee8a96b8">CRYPTO_LEN_REG</a>;               </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#afca8a535ae2041574cba81b6a14a4d34">  180</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#afca8a535ae2041574cba81b6a14a4d34">CRYPTO_DEST_ADDR_REG</a>;         </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#a7dafbada9ae578925b6078a868cf951c">  181</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#a7dafbada9ae578925b6078a868cf951c">CRYPTO_STATUS_REG</a>;            </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#abe72d13c0011b9e6defc937d468a6e84">  182</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#abe72d13c0011b9e6defc937d468a6e84">CRYPTO_CLRIRQ_REG</a>;            </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#a27a70871ad792412e83aba3f220ef10b">  183</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#a27a70871ad792412e83aba3f220ef10b">CRYPTO_MREG0_REG</a>;             </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#a1659fb62722ea7b71e2325e8ed9aee49">  184</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#a1659fb62722ea7b71e2325e8ed9aee49">CRYPTO_MREG1_REG</a>;             </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#a3c3714de35f399ff5a367b7e949b4026">  185</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#a3c3714de35f399ff5a367b7e949b4026">CRYPTO_MREG2_REG</a>;             </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#ab790c7bcd088bf434368e1b7186a08aa">  186</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#ab790c7bcd088bf434368e1b7186a08aa">CRYPTO_MREG3_REG</a>;             </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[53];</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_a_e_s___h_a_s_h___type.html#a2b96be23178de1e5bd09f35f5012c2dd">  188</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_e_s___h_a_s_h___type.html#a2b96be23178de1e5bd09f35f5012c2dd">CRYPTO_KEYS_START</a>;            </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;} <a class="code" href="struct_a_e_s___h_a_s_h___type.html">AES_HASH_Type</a>;                                </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* ================                                        ANAMISC_BIF                                        ================ */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_a_n_a_m_i_s_c___b_i_f___type.html">  203</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#ae57c047b4258ef0da24a37a7390f59d7">  204</a></span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[4];</div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#a49961fcdc977dc4e16c59dabb57853c9">  205</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#a49961fcdc977dc4e16c59dabb57853c9">CLK_REF_SEL_REG</a>;              </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#ac4ac0ca92b2d2198e7bd10d83f4f0a4a">  206</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#ac4ac0ca92b2d2198e7bd10d83f4f0a4a">CLK_REF_CNT_REG</a>;              </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#a016eaa66778fe06ded75f22e0648c7f3">  207</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#a016eaa66778fe06ded75f22e0648c7f3">CLK_REF_VAL_REG</a>;              </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#ac2d2e277556ffdb8cb1c5151b0bf5da6">  208</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_a_n_a_m_i_s_c___b_i_f___type.html#ac2d2e277556ffdb8cb1c5151b0bf5da6">CLK_CAL_IRQ_REG</a>;              </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;} <a class="code" href="struct_a_n_a_m_i_s_c___b_i_f___type.html">ANAMISC_BIF_Type</a>;                             </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* ================                                           CACHE                                           ================ */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html">  222</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a3bd5d119d0afcebd985b084aa816db36">  223</a></span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[8];</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#af4baf2f148dd04c02155a40b5b903074">  224</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#af4baf2f148dd04c02155a40b5b903074">CACHE_CTRL2_REG</a>;              </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1;</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a53c93acd210a7d2e9517e2e2fd464182">  227</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a53c93acd210a7d2e9517e2e2fd464182">CACHE_MRM_HITS_REG</a>;           </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a5dbe6069f8a721f5a2d1f312b108e060">  229</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a5dbe6069f8a721f5a2d1f312b108e060">CACHE_MRM_MISSES_REG</a>;         </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a840d9f96888c8170b0962454f2a2f764">  231</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a840d9f96888c8170b0962454f2a2f764">CACHE_MRM_CTRL_REG</a>;           </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a3e04cd3e70e5628fe3b7828ab9c32bfc">  233</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a3e04cd3e70e5628fe3b7828ab9c32bfc">CACHE_MRM_TINT_REG</a>;           </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a9c742f898443bb3458e88d945663556c">  235</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a9c742f898443bb3458e88d945663556c">CACHE_MRM_MISSES_THRES_REG</a>;   </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a5e0c697f1b8f96f4db749eed576e18cd">  237</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a5e0c697f1b8f96f4db749eed576e18cd">CACHE_MRM_HITS_THRES_REG</a>;     </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a23839da8a5bb64649efebf54248338fb">  239</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a23839da8a5bb64649efebf54248338fb">CACHE_FLASH_REG</a>;              </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a7e2f078977083ba3ac2296c731690805">  243</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a7e2f078977083ba3ac2296c731690805">CACHE_EFLASH_REG</a>;             </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a2d19a99b0c77e3e3de7f3690ddb98747">  247</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a2d19a99b0c77e3e3de7f3690ddb98747">CACHE_MRM_HITS1WS_REG</a>;        </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2;</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type.html#a881a2f8db0503fc270c8112b56eb66b4">  251</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_a_c_h_e___type.html#a881a2f8db0503fc270c8112b56eb66b4">SWD_RESET_REG</a>;                </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <a class="code" href="struct_c_a_c_h_e___type.html">CACHE_Type</a>;                                   </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* ================                                       CHIP_VERSION                                        ================ */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html">  266</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a23ece639e28f7febff7f883552e2aed8">  267</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a23ece639e28f7febff7f883552e2aed8">CHIP_ID1_REG</a>;                 </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#aff0bed30ef2507027d2a4da3838a21d2">  268</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#aff0bed30ef2507027d2a4da3838a21d2">CHIP_ID2_REG</a>;                 </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a0acffd33e1928d5c872ad0b8893ce6eb">  269</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a0acffd33e1928d5c872ad0b8893ce6eb">CHIP_ID3_REG</a>;                 </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a4f9c245bfab4e8f1c616d438b27e4f54">  270</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a4f9c245bfab4e8f1c616d438b27e4f54">CHIP_ID4_REG</a>;                 </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a5041460c837c09eb3d65ef8102705035">  271</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a5041460c837c09eb3d65ef8102705035">CHIP_SWC_REG</a>;                 </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a310051fe003dbb026808cb306fec0763">  272</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a310051fe003dbb026808cb306fec0763">CHIP_REVISION_REG</a>;            </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[56];</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#aea64b6fd04168b2a1b46bf251e92ef84">  274</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#aea64b6fd04168b2a1b46bf251e92ef84">CHIP_TEST1_REG</a>;               </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a94d81530a44b55a70c374e04361a2173">  275</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a94d81530a44b55a70c374e04361a2173">CHIP_TEST2_REG</a>;               </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;} <a class="code" href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html">CHIP_VERSION_Type</a>;                            </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* ================                                        CMAC_CACHE                                         ================ */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html">  289</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#a48b9d6c7d5b494311b2184c13dbe3749">  290</a></span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[8];</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#afb2ef0359c5cd584bcad215e4220af6a">  291</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#afb2ef0359c5cd584bcad215e4220af6a">CM_CACHE_CTRL2_REG</a>;           </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1;</div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#a23664be9959d3429bbd68c6a63f69793">  294</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#a23664be9959d3429bbd68c6a63f69793">CM_CACHE_MRM_HITS_REG</a>;        </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#af770134c458c1951f98eba08a0ed9c80">  296</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#af770134c458c1951f98eba08a0ed9c80">CM_CACHE_MRM_MISSES_REG</a>;      </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#a95c9ab9f2445fdbbb53769ae34b572fe">  298</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#a95c9ab9f2445fdbbb53769ae34b572fe">CM_CACHE_MRM_CTRL_REG</a>;        </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#a3317f7b35d082de300685b7243232bd9">  300</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#a3317f7b35d082de300685b7243232bd9">CM_CACHE_MRM_TINT_REG</a>;        </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#ae4a2f5a6393624dccaaa0fab51e88fe6">  302</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#ae4a2f5a6393624dccaaa0fab51e88fe6">CM_CACHE_MRM_MISSES_THRES_REG</a>;</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#a84991076ce428fabf2b4d2497c85a53d">  304</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#a84991076ce428fabf2b4d2497c85a53d">CM_CACHE_MRM_HITS_THRES_REG</a>;  </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#a895df061a47f7f7133f31b1028b7e47b">  306</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#a895df061a47f7f7133f31b1028b7e47b">CM_CACHE_FLASH_REG</a>;           </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#ada36e62ff2b25270ad7471f579288f4c">  310</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#ada36e62ff2b25270ad7471f579288f4c">CM_CACHE_EFLASH_REG</a>;          </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#acdfc85f3cd348d4fff240d618a43b986">  314</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#acdfc85f3cd348d4fff240d618a43b986">CM_CACHE_MRM_HITS1WS_REG</a>;     </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2;</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_c_m_a_c___c_a_c_h_e___type.html#a3f6f5b7eeff095898a3780f65f3cd785">  318</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html#a3f6f5b7eeff095898a3780f65f3cd785">CM_CACHE_RESET_REG</a>;           </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;} <a class="code" href="struct_c_m_a_c___c_a_c_h_e___type.html">CMAC_CACHE_Type</a>;                              </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* ================                                          CRG_AUD                                          ================ */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_c_r_g___a_u_d___type.html">  333</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_c_r_g___a_u_d___type.html#a234c4df3b2e2b47e72876c53407f8d04">  334</a></span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[16];</div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_c_r_g___a_u_d___type.html#aa7b3c1d745e32fea49bee359576f2b51">  335</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___a_u_d___type.html#aa7b3c1d745e32fea49bee359576f2b51">PCM_DIV_REG</a>;                  </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_c_r_g___a_u_d___type.html#afdc11f0aa6112bed739dd1ff8b074f5d">  336</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___a_u_d___type.html#afdc11f0aa6112bed739dd1ff8b074f5d">PCM_FDIV_REG</a>;                 </div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="struct_c_r_g___a_u_d___type.html#a2ecae6a3af38aae277537c25d9abfba4">  337</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___a_u_d___type.html#a2ecae6a3af38aae277537c25d9abfba4">PDM_DIV_REG</a>;                  </div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_c_r_g___a_u_d___type.html#a4dec0048207dc1f108381a0c7ce86d76">  338</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___a_u_d___type.html#a4dec0048207dc1f108381a0c7ce86d76">SRC_DIV_REG</a>;                  </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;} <a class="code" href="struct_c_r_g___a_u_d___type.html">CRG_AUD_Type</a>;                                 </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* ================                                          CRG_COM                                          ================ */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="struct_c_r_g___c_o_m___type.html">  352</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct_c_r_g___c_o_m___type.html#aa119382f4fc4e8e5ad659b825fb6d11e">  353</a></span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  <a class="code" href="struct_c_r_g___c_o_m___type.html#aa119382f4fc4e8e5ad659b825fb6d11e">RESERVED</a>;</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="struct_c_r_g___c_o_m___type.html#afda5e9c92e53c067e07aa4830f440c87">  354</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___c_o_m___type.html#afda5e9c92e53c067e07aa4830f440c87">CLK_COM_REG</a>;                  </div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="struct_c_r_g___c_o_m___type.html#a1c1379728bdb92ca42a5d4c292ce1754">  355</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___c_o_m___type.html#a1c1379728bdb92ca42a5d4c292ce1754">SET_CLK_COM_REG</a>;              </div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct_c_r_g___c_o_m___type.html#a0b810f98c117928a0d8de551436b429f">  357</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___c_o_m___type.html#a0b810f98c117928a0d8de551436b429f">RESET_CLK_COM_REG</a>;            </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;} <a class="code" href="struct_c_r_g___c_o_m___type.html">CRG_COM_Type</a>;                                 </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* ================                                          CRG_PER                                          ================ */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_c_r_g___p_e_r___type.html">  372</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_c_r_g___p_e_r___type.html#ad6183b7ec72edb68458d847a35d344ec">  373</a></span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  <a class="code" href="struct_c_r_g___p_e_r___type.html#ad6183b7ec72edb68458d847a35d344ec">RESERVED</a>;</div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct_c_r_g___p_e_r___type.html#a1a263e9b346066c3eb397a3a1d9a3906">  374</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___p_e_r___type.html#a1a263e9b346066c3eb397a3a1d9a3906">CLK_PER_REG</a>;                  </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_c_r_g___p_e_r___type.html#a43d15acc96947a5130dd4dfbe90c88f3">  375</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___p_e_r___type.html#a43d15acc96947a5130dd4dfbe90c88f3">SET_CLK_PER_REG</a>;              </div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_c_r_g___p_e_r___type.html#a4f91cc8e015abdfb6f9c037fed0ff754">  377</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___p_e_r___type.html#a4f91cc8e015abdfb6f9c037fed0ff754">RESET_CLK_PER_REG</a>;            </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;} <a class="code" href="struct_c_r_g___p_e_r___type.html">CRG_PER_Type</a>;                                 </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* ================                                          CRG_SYS                                          ================ */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_c_r_g___s_y_s___type.html">  392</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_c_r_g___s_y_s___type.html#a3ed12e33fbe7822e12614db9a958c049">  393</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___s_y_s___type.html#a3ed12e33fbe7822e12614db9a958c049">CLK_SYS_REG</a>;                  </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;} <a class="code" href="struct_c_r_g___s_y_s___type.html">CRG_SYS_Type</a>;                                 </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* ================                                          CRG_TOP                                          ================ */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html">  407</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#ada64b0437ee5ba2b5530be7db2bd9132">  408</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#ada64b0437ee5ba2b5530be7db2bd9132">CLK_AMBA_REG</a>;                 </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[2];</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a6710909437c95b6a18fdf4016d6ed964">  410</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a6710909437c95b6a18fdf4016d6ed964">RST_CTRL_REG</a>;                 </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a8260edf84794ccc7105d93843c082f53">  411</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a8260edf84794ccc7105d93843c082f53">CLK_RADIO_REG</a>;                </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a3c84434649c9f47f29ebdf771ecccd93">  412</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a3c84434649c9f47f29ebdf771ecccd93">CLK_CTRL_REG</a>;                 </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a9ba2de12909cd3410b431318277cc869">  413</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a9ba2de12909cd3410b431318277cc869">CLK_TMR_REG</a>;                  </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#aba4b8e30726ed3530393a1216db4c31f">  414</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#aba4b8e30726ed3530393a1216db4c31f">CLK_SWITCH2XTAL_REG</a>;          </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#ae2798f730b43ae9c1d2569221e238be7">  415</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#ae2798f730b43ae9c1d2569221e238be7">PMU_CTRL_REG</a>;                 </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a5e2d6709e0563c8e6cc21dcc4080f24c">  416</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a5e2d6709e0563c8e6cc21dcc4080f24c">SYS_CTRL_REG</a>;                 </div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#ac448d782a70ed38b62a3ecac9a4ba1d4">  417</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#ac448d782a70ed38b62a3ecac9a4ba1d4">SYS_STAT_REG</a>;                 </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1[4];</div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#aa89b22591201d310282c88464998fe53">  419</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#aa89b22591201d310282c88464998fe53">CLK_RCLP_REG</a>;                 </div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#ad4e63effce980f5d096baadd0336e056">  420</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#ad4e63effce980f5d096baadd0336e056">CLK_XTAL32K_REG</a>;              </div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#aebc5dc4ecc05a02ccb6d2fb27dad2c98">  421</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#aebc5dc4ecc05a02ccb6d2fb27dad2c98">CLK_RC32M_REG</a>;                </div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a63d60cc455e49f5afd89c7fff493cb18">  422</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a63d60cc455e49f5afd89c7fff493cb18">CLK_RCX_REG</a>;                  </div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a4637af22e121234743ccebc98f748ca0">  423</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a4637af22e121234743ccebc98f748ca0">CLK_RTCDIV_REG</a>;               </div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a85bbe9c11df55b811c36043351deeaff">  424</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a85bbe9c11df55b811c36043351deeaff">BANDGAP_REG</a>;                  </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2[7];</div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#ab3c30025aa6aa23d0301cd8c85fa1354">  426</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#ab3c30025aa6aa23d0301cd8c85fa1354">P0_PAD_LATCH_REG</a>;             </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a8c0629dfb411d07676737f13a073c551">  427</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a8c0629dfb411d07676737f13a073c551">P0_SET_PAD_LATCH_REG</a>;         </div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#ae8482deeaeec557be5f7fbdd7b0167c8">  428</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#ae8482deeaeec557be5f7fbdd7b0167c8">P0_RESET_PAD_LATCH_REG</a>;       </div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#abecfb0d59d05726cee4419a4cbe683a6">  429</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#abecfb0d59d05726cee4419a4cbe683a6">P1_PAD_LATCH_REG</a>;             </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a8bcab2ec00562113ac3b022dc04f9eac">  430</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a8bcab2ec00562113ac3b022dc04f9eac">P1_SET_PAD_LATCH_REG</a>;         </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a3808c7270a7955963627e3a1824462eb">  431</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a3808c7270a7955963627e3a1824462eb">P1_RESET_PAD_LATCH_REG</a>;       </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED3[4];</div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#aa2a4b6f3d6cd297db3f84946233e1dd9">  433</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#aa2a4b6f3d6cd297db3f84946233e1dd9">POR_PIN_REG</a>;                  </div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a1505089a4b8b07d33d10e7e8fff964cc">  434</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a1505089a4b8b07d33d10e7e8fff964cc">POR_TIMER_REG</a>;                </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED4;</div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a0f25ab1c2f02f99f45016667f65b088c">  436</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a0f25ab1c2f02f99f45016667f65b088c">BIAS_VREF_SEL_REG</a>;            </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED5[5];</div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a0c81400bf5f39e4cc5e93089332f1d93">  438</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a0c81400bf5f39e4cc5e93089332f1d93">RESET_STAT_REG</a>;               </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a8a27620357f5b1d79bf4fdc6928b27ba">  439</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a8a27620357f5b1d79bf4fdc6928b27ba">RAM_PWR_CTRL_REG</a>;             </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED6[2];</div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#aa7d68746e1a58c38cbf82251cb1db09b">  441</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#aa7d68746e1a58c38cbf82251cb1db09b">SECURE_BOOT_REG</a>;              </div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#af995f36e17e8f2fb999494a274bf5fea">  443</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#af995f36e17e8f2fb999494a274bf5fea">BOD_CTRL_REG</a>;                 </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a61a3574bb9631a28308ee69057a1f298">  444</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a61a3574bb9631a28308ee69057a1f298">DISCHARGE_RAIL_REG</a>;           </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED7;</div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#ab990dbe2eb89dfdc1fc1dae43ffacdd0">  447</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#ab990dbe2eb89dfdc1fc1dae43ffacdd0">ANA_STATUS_REG</a>;               </div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#acfc92ef9d9e4aa4ab2d9cc43be68e73a">  448</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#acfc92ef9d9e4aa4ab2d9cc43be68e73a">POWER_CTRL_REG</a>;               </div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#ae186abfc80ad0623179dad6d62589413">  449</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#ae186abfc80ad0623179dad6d62589413">POWER_LEVEL_REG</a>;              </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED8[2];</div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#acc6fe39d6070502fd60428df78382fba">  451</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#acc6fe39d6070502fd60428df78382fba">HIBERN_CTRL_REG</a>;              </div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a6d18d3f0dbd73da7eef35d9f1d459b1d">  452</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a6d18d3f0dbd73da7eef35d9f1d459b1d">PMU_SLEEP_REG</a>;                </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED9;</div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_c_r_g___t_o_p___type.html#a8dac37325b61764c9a3edbd87ae39e67">  454</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___t_o_p___type.html#a8dac37325b61764c9a3edbd87ae39e67">STARTUP_STATUS_REG</a>;           </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;} <a class="code" href="struct_c_r_g___t_o_p___type.html">CRG_TOP_Type</a>;                                 </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* ================                                         CRG_XTAL                                          ================ */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html">  468</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#a30ce2630788741a7a10d6efa17a171bb">  469</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#a30ce2630788741a7a10d6efa17a171bb">XTAL32M_START_REG</a>;            </div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#a9cae40188f3660d16301f560bc150e73">  470</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#a9cae40188f3660d16301f560bc150e73">XTAL32M_SETTLE_REG</a>;           </div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#aaa8690902f0af6e112427f9a347c0d3d">  471</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#aaa8690902f0af6e112427f9a347c0d3d">XTAL32M_TRIM_REG</a>;             </div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#a91f232243df57876364b0430d7a4bda3">  472</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#a91f232243df57876364b0430d7a4bda3">XTAL32M_CAP_MEAS_REG</a>;         </div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#a2413ea8fecb5a8532117bf9006e62674">  473</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#a2413ea8fecb5a8532117bf9006e62674">XTAL32M_FSM_REG</a>;              </div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#acfb6540c2387b25ea59dd1bd523ebed6">  474</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#acfb6540c2387b25ea59dd1bd523ebed6">XTAL32M_CTRL_REG</a>;             </div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#ad11894b9f01cbd6a0569bc9579887549">  475</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#ad11894b9f01cbd6a0569bc9579887549">XTAL32M_IRQ_CTRL_REG</a>;         </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[2];</div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#a1e1f221edb5c0914803f4d1c72de0c75">  477</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#a1e1f221edb5c0914803f4d1c72de0c75">XTAL32M_STAT0_REG</a>;            </div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#aae7d4a7818f4db8c3e29926332db7162">  478</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#aae7d4a7818f4db8c3e29926332db7162">XTAL32M_IRQ_STAT_REG</a>;         </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1[13];</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#a98877c67cb5f11f2da2ed1a82aa5f12b">  480</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#a98877c67cb5f11f2da2ed1a82aa5f12b">CLKDBLR_CTRL1_REG</a>;            </div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#a847e1ee89f2683b3551274160ca31f9c">  482</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#a847e1ee89f2683b3551274160ca31f9c">CLKDBLR_CTRL2_REG</a>;            </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="struct_c_r_g___x_t_a_l___type.html#a9e9b88fa7b706ba3aee306bb7d5c4356">  484</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_c_r_g___x_t_a_l___type.html#a9e9b88fa7b706ba3aee306bb7d5c4356">CLKDBLR_STATUS_REG</a>;           </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;} <a class="code" href="struct_c_r_g___x_t_a_l___type.html">CRG_XTAL_Type</a>;                                </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/* ================                                           DCDC                                            ================ */</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_d_c_d_c___type.html">  498</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_d_c_d_c___type.html#a39c14463431865f5ab63bbb368205398">  499</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_c_d_c___type.html#a39c14463431865f5ab63bbb368205398">DCDC_CTRL_REG</a>;                </div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;} <a class="code" href="struct_d_c_d_c___type.html">DCDC_Type</a>;                                    </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/* ================                                            DMA                                            ================ */</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html">  513</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#acde12c0eb3306bca59d0ac65d472e532">  514</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#acde12c0eb3306bca59d0ac65d472e532">DMA0_A_START_REG</a>;             </div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac69856ccd35423dacd0bb99ea49c8122">  515</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ac69856ccd35423dacd0bb99ea49c8122">DMA0_B_START_REG</a>;             </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a08fd9362b90e214ad1e8a2aa579e85a4">  516</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a08fd9362b90e214ad1e8a2aa579e85a4">DMA0_INT_REG</a>;                 </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aea49e1e36f3f04be319388b6d82ed1fa">  517</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#aea49e1e36f3f04be319388b6d82ed1fa">DMA0_LEN_REG</a>;                 </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1578acc81c62ae377d0a75f53c589387">  518</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a1578acc81c62ae377d0a75f53c589387">DMA0_CTRL_REG</a>;                </div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a12294e33e38a160257bda516a3f5bcc9">  519</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a12294e33e38a160257bda516a3f5bcc9">DMA0_IDX_REG</a>;                 </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[2];</div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a2a3f1f199d2e5c7115de46b84ad14c97">  521</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a2a3f1f199d2e5c7115de46b84ad14c97">DMA1_A_START_REG</a>;             </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#abc312877320ec1b2e32ec7d03f91cf3e">  522</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#abc312877320ec1b2e32ec7d03f91cf3e">DMA1_B_START_REG</a>;             </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#abfd39f9d6e54c150069c6608ec0a48bb">  523</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#abfd39f9d6e54c150069c6608ec0a48bb">DMA1_INT_REG</a>;                 </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac285f7d2c80b11051c98298ad2fe7fe2">  524</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ac285f7d2c80b11051c98298ad2fe7fe2">DMA1_LEN_REG</a>;                 </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a388c88c6ac7ae88d452bcb590bd7c656">  525</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a388c88c6ac7ae88d452bcb590bd7c656">DMA1_CTRL_REG</a>;                </div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a75600c8faf57390b3a9d52cc38043e79">  526</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a75600c8faf57390b3a9d52cc38043e79">DMA1_IDX_REG</a>;                 </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1[2];</div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a62fdaa7a917d4bf921657fcaa90e104e">  528</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a62fdaa7a917d4bf921657fcaa90e104e">DMA2_A_START_REG</a>;             </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a88f6fcc589da9267163c41fbedb1abd8">  529</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a88f6fcc589da9267163c41fbedb1abd8">DMA2_B_START_REG</a>;             </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a7f91f7b0ba7fc8004d82d5abc71f8e32">  530</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a7f91f7b0ba7fc8004d82d5abc71f8e32">DMA2_INT_REG</a>;                 </div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a23f4233a228b65ce5869c94e85ef23c9">  531</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a23f4233a228b65ce5869c94e85ef23c9">DMA2_LEN_REG</a>;                 </div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a44e61a02bdeb5dc65bb343f5c8d7016e">  532</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a44e61a02bdeb5dc65bb343f5c8d7016e">DMA2_CTRL_REG</a>;                </div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a5cd8fe54a53fc3480322a97c68656eb1">  533</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a5cd8fe54a53fc3480322a97c68656eb1">DMA2_IDX_REG</a>;                 </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2[2];</div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a772d74f42ba344a848da303266ff755d">  535</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a772d74f42ba344a848da303266ff755d">DMA3_A_START_REG</a>;             </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa32bb2810011d9b1f1022cb0c11db1c9">  536</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#aa32bb2810011d9b1f1022cb0c11db1c9">DMA3_B_START_REG</a>;             </div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1b0d943971e31cf3008162a55b4b5b88">  537</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a1b0d943971e31cf3008162a55b4b5b88">DMA3_INT_REG</a>;                 </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aa10c2d5421f6548fd8d4602b09bbcc8b">  538</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#aa10c2d5421f6548fd8d4602b09bbcc8b">DMA3_LEN_REG</a>;                 </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a4853da4e6b43c602296e7b8489479c7d">  539</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a4853da4e6b43c602296e7b8489479c7d">DMA3_CTRL_REG</a>;                </div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a4577c5ccb69f056a73a4d1052b7a7eed">  540</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a4577c5ccb69f056a73a4d1052b7a7eed">DMA3_IDX_REG</a>;                 </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED3[2];</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab537ab2829f90cdd7d62bda70971140b">  542</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ab537ab2829f90cdd7d62bda70971140b">DMA4_A_START_REG</a>;             </div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#affe35c1a36d38ffd3566ca450da51fd1">  543</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#affe35c1a36d38ffd3566ca450da51fd1">DMA4_B_START_REG</a>;             </div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae5f3e19a3deda31f5c558396f7816714">  544</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ae5f3e19a3deda31f5c558396f7816714">DMA4_INT_REG</a>;                 </div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ad268a2671bc7beb711cad42ddd7611c4">  545</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ad268a2671bc7beb711cad42ddd7611c4">DMA4_LEN_REG</a>;                 </div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a67eca987fee6266fd2b705189640990b">  546</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a67eca987fee6266fd2b705189640990b">DMA4_CTRL_REG</a>;                </div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9146658a2036355f446a2b97ac9336bf">  547</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a9146658a2036355f446a2b97ac9336bf">DMA4_IDX_REG</a>;                 </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED4[2];</div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a8092b835980837b8a618943c188fbdd6">  549</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a8092b835980837b8a618943c188fbdd6">DMA5_A_START_REG</a>;             </div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9590b9d7e8aa5d12cf5b08e62d2c27a6">  550</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a9590b9d7e8aa5d12cf5b08e62d2c27a6">DMA5_B_START_REG</a>;             </div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a6dce783cacb6dc193637111f5ab1b8de">  551</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a6dce783cacb6dc193637111f5ab1b8de">DMA5_INT_REG</a>;                 </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af7c9a4cbeaf6448b036eeff2088e22c6">  552</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#af7c9a4cbeaf6448b036eeff2088e22c6">DMA5_LEN_REG</a>;                 </div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a0309c0748304b1a6755f2f01c5e6314e">  553</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a0309c0748304b1a6755f2f01c5e6314e">DMA5_CTRL_REG</a>;                </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a5038cd055739a2473bbd02ff2f527ea6">  554</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a5038cd055739a2473bbd02ff2f527ea6">DMA5_IDX_REG</a>;                 </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED5[18];</div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab398f33ed1d2275343e2e5c10180a9a4">  556</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ab398f33ed1d2275343e2e5c10180a9a4">DMA_REQ_MUX_REG</a>;              </div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af011e51c3eccfe8f54a7683facb0795a">  557</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#af011e51c3eccfe8f54a7683facb0795a">DMA_INT_STATUS_REG</a>;           </div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1038b4a1b3f40557f4e36d0693adf410">  558</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a1038b4a1b3f40557f4e36d0693adf410">DMA_CLEAR_INT_REG</a>;            </div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9db64b2598da6caaf940f8265bb082ff">  559</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a9db64b2598da6caaf940f8265bb082ff">DMA_INT_MASK_REG</a>;             </div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a902961acd3f061f039b16230d7d6c340">  560</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#a902961acd3f061f039b16230d7d6c340">DMA_SET_INT_MASK_REG</a>;         </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae64d97452d85decc5114a22b4ad9b723">  561</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_m_a___type.html#ae64d97452d85decc5114a22b4ad9b723">DMA_RESET_INT_MASK_REG</a>;       </div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>;                                     </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* ================                                            DW                                             ================ */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="struct_d_w___type.html">  575</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#aa2cad7c91ea364a45738dacf25f5f47a">  576</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#aa2cad7c91ea364a45738dacf25f5f47a">AHB_DMA_PL1_REG</a>;              </div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#a70d41af9fd58807bbf4b446a56a490b5">  578</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#a70d41af9fd58807bbf4b446a56a490b5">AHB_DMA_PL2_REG</a>;              </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#a8244118b830ac44d310539b888c85698">  580</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#a8244118b830ac44d310539b888c85698">AHB_DMA_PL3_REG</a>;              </div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#a7241055c2fd70425f81b6cb3319609fd">  582</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#a7241055c2fd70425f81b6cb3319609fd">AHB_DMA_PL4_REG</a>;              </div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[14];</div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#a6be1ce47c7c3cb53bfd14a05a9bf206d">  585</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#a6be1ce47c7c3cb53bfd14a05a9bf206d">AHB_DMA_DFLT_MASTER_REG</a>;      </div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#a093a9c3e8e3ffd7f38d78157318db6da">  586</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#a093a9c3e8e3ffd7f38d78157318db6da">AHB_DMA_WTEN_REG</a>;             </div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#afb14d5b308eae749331a78ebc4c50a30">  588</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#afb14d5b308eae749331a78ebc4c50a30">AHB_DMA_TCL_REG</a>;              </div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#a49693e8c82bded5f384fcf75dfc16ece">  589</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#a49693e8c82bded5f384fcf75dfc16ece">AHB_DMA_CCLM1_REG</a>;            </div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#afc87f584b232c32a31ca1357ee3cb099">  590</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#afc87f584b232c32a31ca1357ee3cb099">AHB_DMA_CCLM2_REG</a>;            </div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#a0f84431e0c51571be4cea5dc389fa1d7">  591</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#a0f84431e0c51571be4cea5dc389fa1d7">AHB_DMA_CCLM3_REG</a>;            </div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#a900736333da4a347c79489203a32f130">  593</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#a900736333da4a347c79489203a32f130">AHB_DMA_CCLM4_REG</a>;            </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1[11];</div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct_d_w___type.html#abb4a530e8bf0b2940b4f208224565ead">  595</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_d_w___type.html#abb4a530e8bf0b2940b4f208224565ead">AHB_DMA_VERSION_REG</a>;          </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;} <a class="code" href="struct_d_w___type.html">DW_Type</a>;                                      </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* ================                                            FCU                                            ================ */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html">  609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#a3993c438c0a797b59ee58f1008e3c5cc">  610</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#a3993c438c0a797b59ee58f1008e3c5cc">FLASH_CTRL_REG</a>;               </div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#aa25049d3f84a80970ae6a2daf3136cfd">  611</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#aa25049d3f84a80970ae6a2daf3136cfd">FLASH_PTNVH1_REG</a>;             </div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#ae0d9333f9744f36bdec58bdd56b75614">  612</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#ae0d9333f9744f36bdec58bdd56b75614">FLASH_PTPROG_REG</a>;             </div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#a4496d860cbeb953875a59e38b0c0d02f">  613</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#a4496d860cbeb953875a59e38b0c0d02f">FLASH_PTERASE_REG</a>;            </div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#ad80d53b70489cc5faf94160c77449d5a">  614</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#ad80d53b70489cc5faf94160c77449d5a">FLASH_PTME_REG</a>;               </div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#acff467e9c2768828bb576d6c946eee0c">  615</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#acff467e9c2768828bb576d6c946eee0c">FLASH_PTWK_SP_REG</a>;            </div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#a621473dcb0de9168b5df8f3ee2290a90">  616</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#a621473dcb0de9168b5df8f3ee2290a90">FLASH_PTERASE_SEG_REG</a>;        </div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#ad87cad9e809bbc5ef5d1b5538c4e3bad">  617</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#ad87cad9e809bbc5ef5d1b5538c4e3bad">FLASH_RTERASE_TOT_CNT_REG</a>;    </div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct_f_c_u___type.html#aff53010289daf09d4ce7a82b564a6696">  618</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_f_c_u___type.html#aff53010289daf09d4ce7a82b564a6696">FLASH_RTERASE_SEG_CNT_REG</a>;    </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;} <a class="code" href="struct_f_c_u___type.html">FCU_Type</a>;                                     </div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">/* ================                                           GPADC                                           ================ */</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html">  632</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html#ae1ff3df7bb2e4a4f226ccabe57ad351f">  633</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_a_d_c___type.html#ae1ff3df7bb2e4a4f226ccabe57ad351f">GP_ADC_CTRL_REG</a>;              </div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html#a56f98af6b12e5c982c59a3cf21510953">  634</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_a_d_c___type.html#a56f98af6b12e5c982c59a3cf21510953">GP_ADC_CTRL2_REG</a>;             </div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html#accf89732e5a8ab68f3f97c8ea2b0f055">  635</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_a_d_c___type.html#accf89732e5a8ab68f3f97c8ea2b0f055">GP_ADC_CTRL3_REG</a>;             </div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html#aadfefcf6ec5a7caf428eed15dd9212f3">  636</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_a_d_c___type.html#aadfefcf6ec5a7caf428eed15dd9212f3">GP_ADC_SEL_REG</a>;               </div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html#a18890c298121807626a2eee965e3697b">  637</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_a_d_c___type.html#a18890c298121807626a2eee965e3697b">GP_ADC_OFFP_REG</a>;              </div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html#a06627bb5f6949a0995fb7242e20d209f">  638</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_a_d_c___type.html#a06627bb5f6949a0995fb7242e20d209f">GP_ADC_OFFN_REG</a>;              </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html#a0f3fcd61bcb0dc27f993f34ec5c627f7">  640</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_a_d_c___type.html#a0f3fcd61bcb0dc27f993f34ec5c627f7">GP_ADC_CLEAR_INT_REG</a>;         </div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_g_p_a_d_c___type.html#aa94c2c907d4e416034f065f8ad1192e2">  641</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_a_d_c___type.html#aa94c2c907d4e416034f065f8ad1192e2">GP_ADC_RESULT_REG</a>;            </div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;} <a class="code" href="struct_g_p_a_d_c___type.html">GPADC_Type</a>;                                   </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/* ================                                           GPIO                                            ================ */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html">  655</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a0c240a34bf9cacb402ae88fe0fa5007e">  656</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a0c240a34bf9cacb402ae88fe0fa5007e">P0_DATA_REG</a>;                  </div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a674fb738d13fb1ad3395605dd4e0513d">  657</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a674fb738d13fb1ad3395605dd4e0513d">P1_DATA_REG</a>;                  </div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a32a0403d34a3de0f8b5b25e9ddcbaf24">  658</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a32a0403d34a3de0f8b5b25e9ddcbaf24">P0_SET_DATA_REG</a>;              </div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#acbc786f9bece3f3274efa2c08cfbea63">  659</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#acbc786f9bece3f3274efa2c08cfbea63">P1_SET_DATA_REG</a>;              </div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#abf7b2795b35cbea1a455770afa32a187">  660</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#abf7b2795b35cbea1a455770afa32a187">P0_RESET_DATA_REG</a>;            </div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aab5e91c9b162869d9cef6e9228c53d98">  661</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#aab5e91c9b162869d9cef6e9228c53d98">P1_RESET_DATA_REG</a>;            </div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a880914469a7d2c721759ae65a5d096a2">  662</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a880914469a7d2c721759ae65a5d096a2">P0_00_MODE_REG</a>;               </div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a09be723c91320e5e2536e82d59a5ea9d">  663</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a09be723c91320e5e2536e82d59a5ea9d">P0_01_MODE_REG</a>;               </div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a86f6f2ac805c443157b6da6cc7a7313f">  664</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a86f6f2ac805c443157b6da6cc7a7313f">P0_02_MODE_REG</a>;               </div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aff50d0a45c28691fbdf1dad24780cccd">  665</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#aff50d0a45c28691fbdf1dad24780cccd">P0_03_MODE_REG</a>;               </div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a0189b68624f57fc2fd4153eb80bf0151">  666</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a0189b68624f57fc2fd4153eb80bf0151">P0_04_MODE_REG</a>;               </div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ac0770fde1d9ac2842f274e7d19473913">  667</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ac0770fde1d9ac2842f274e7d19473913">P0_05_MODE_REG</a>;               </div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a3b1aa26d94e649c709e2be6d8a613cfd">  668</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a3b1aa26d94e649c709e2be6d8a613cfd">P0_06_MODE_REG</a>;               </div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a3b5bc91afa5c44d3313d24a0d14bc01b">  669</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a3b5bc91afa5c44d3313d24a0d14bc01b">P0_07_MODE_REG</a>;               </div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a287a95fca7d9dbae739fc3349f700d28">  670</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a287a95fca7d9dbae739fc3349f700d28">P0_08_MODE_REG</a>;               </div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ab8ea8572df4ce6eaa383855f2c6cea4c">  671</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ab8ea8572df4ce6eaa383855f2c6cea4c">P0_09_MODE_REG</a>;               </div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ae02eec0199c3e2905b7d6548122117bf">  672</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ae02eec0199c3e2905b7d6548122117bf">P0_10_MODE_REG</a>;               </div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ac6644162c6b5f5944887c01299884b70">  673</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ac6644162c6b5f5944887c01299884b70">P0_11_MODE_REG</a>;               </div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aee35fe3e9a84a55359f3b2cf9b6b304f">  674</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#aee35fe3e9a84a55359f3b2cf9b6b304f">P0_12_MODE_REG</a>;               </div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ae1877535d186aad0ddff3bf19bc28d89">  675</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ae1877535d186aad0ddff3bf19bc28d89">P0_13_MODE_REG</a>;               </div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a0a2f1e0108a3ed209bef8a38659eb091">  676</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a0a2f1e0108a3ed209bef8a38659eb091">P0_14_MODE_REG</a>;               </div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a255db7b21f696c3378fc7199fb1ef20e">  677</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a255db7b21f696c3378fc7199fb1ef20e">P0_15_MODE_REG</a>;               </div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a10f43ccbe57953ed4eb6244bab455b42">  678</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a10f43ccbe57953ed4eb6244bab455b42">P1_00_MODE_REG</a>;               </div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#abc5c7964a2ea2ab5b73b7393077134d4">  679</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#abc5c7964a2ea2ab5b73b7393077134d4">P1_01_MODE_REG</a>;               </div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a2a089c7717328f56f7e1c5e8dd05da0a">  680</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a2a089c7717328f56f7e1c5e8dd05da0a">P1_02_MODE_REG</a>;               </div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a3d4b3e878d3940eb25da466c7dab20d4">  681</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a3d4b3e878d3940eb25da466c7dab20d4">P1_03_MODE_REG</a>;               </div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ad34a11d321b48d1f1de05c6fba4ede9f">  682</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ad34a11d321b48d1f1de05c6fba4ede9f">P1_04_MODE_REG</a>;               </div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#af1ad3d7e7e4e2adaa6dd0ad5b44263d9">  683</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#af1ad3d7e7e4e2adaa6dd0ad5b44263d9">P1_05_MODE_REG</a>;               </div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a9a3fc1aec54dc111396bec16629e8128">  684</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a9a3fc1aec54dc111396bec16629e8128">P1_06_MODE_REG</a>;               </div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a64bf01a7a66869348fecb95c2ecb96a2">  685</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a64bf01a7a66869348fecb95c2ecb96a2">P1_07_MODE_REG</a>;               </div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a974308341695cd1386cde0fad1fc8951">  686</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a974308341695cd1386cde0fad1fc8951">P1_08_MODE_REG</a>;               </div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a82f28178ddf2cb0ddd80c8afd2145ad6">  687</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a82f28178ddf2cb0ddd80c8afd2145ad6">P1_09_MODE_REG</a>;               </div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#adf851e18cb4dc0af680b1d0e75b422b0">  688</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#adf851e18cb4dc0af680b1d0e75b422b0">P1_10_MODE_REG</a>;               </div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a717a78ab3730b056e03233f0b7737ff9">  689</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a717a78ab3730b056e03233f0b7737ff9">P1_11_MODE_REG</a>;               </div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ab3706218afef726c5188ed5f03b02008">  690</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ab3706218afef726c5188ed5f03b02008">P1_12_MODE_REG</a>;               </div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ae218932a3319c7927281c41be5ef0672">  691</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ae218932a3319c7927281c41be5ef0672">P1_13_MODE_REG</a>;               </div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ace20eac02f051333ca007aa64601bbd3">  692</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ace20eac02f051333ca007aa64601bbd3">P1_14_MODE_REG</a>;               </div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a37e1669e6f6aa10f4994d5272ab193be">  693</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a37e1669e6f6aa10f4994d5272ab193be">P1_15_MODE_REG</a>;               </div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[2];</div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ad6650f1cff2f0b1edf5150d02816d33b">  695</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#ad6650f1cff2f0b1edf5150d02816d33b">GPIO_CLK_SEL_REG</a>;             </div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a600b62c1704750a29b03a2cea69d518c">  696</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#a600b62c1704750a29b03a2cea69d518c">P0_WEAK_CTRL_REG</a>;             </div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aafc2bf4e36212281c7b500a00e983ce9">  697</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_i_o___type.html#aafc2bf4e36212281c7b500a00e983ce9">P1_WEAK_CTRL_REG</a>;             </div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>;                                    </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/* ================                                           GPREG                                           ================ */</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160; </div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="struct_g_p_r_e_g___type.html">  711</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="struct_g_p_r_e_g___type.html#a45e0434617f3223f5b2a79383b2775e0">  712</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_r_e_g___type.html#a45e0434617f3223f5b2a79383b2775e0">SET_FREEZE_REG</a>;               </div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="struct_g_p_r_e_g___type.html#a5df266ecbe2ac73323bba55d11ae7753">  714</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_r_e_g___type.html#a5df266ecbe2ac73323bba55d11ae7753">RESET_FREEZE_REG</a>;             </div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="struct_g_p_r_e_g___type.html#a57d876f87860d78c32f92bd43fe30f79">  716</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_r_e_g___type.html#a57d876f87860d78c32f92bd43fe30f79">DEBUG_REG</a>;                    </div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="struct_g_p_r_e_g___type.html#adcbd19e54c7e56d99e99f80043ef2b3d">  717</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_r_e_g___type.html#adcbd19e54c7e56d99e99f80043ef2b3d">GP_STATUS_REG</a>;                </div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="struct_g_p_r_e_g___type.html#a399ca68a437f819140fc43e70153906b">  719</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_g_p_r_e_g___type.html#a399ca68a437f819140fc43e70153906b">SCPU_FCU_TAG_REG</a>;             </div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;} <a class="code" href="struct_g_p_r_e_g___type.html">GPREG_Type</a>;                                   </div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/* ================                                            I2C                                            ================ */</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html">  733</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a1500822867d224f56679c4533d15a9b3">  734</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a1500822867d224f56679c4533d15a9b3">I2C_CON_REG</a>;                  </div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ae36127ecc37d13f0ba9b8630344f5a1d">  735</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ae36127ecc37d13f0ba9b8630344f5a1d">I2C_TAR_REG</a>;                  </div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a77bb835c2952094fd833eb64bd114284">  736</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a77bb835c2952094fd833eb64bd114284">I2C_SAR_REG</a>;                  </div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ae2212ad45f34405a95cb75e6960133be">  737</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ae2212ad45f34405a95cb75e6960133be">I2C_HS_MADDR_REG</a>;             </div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ab7b130d739fb8f059d7f2c24f5e8607e">  738</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ab7b130d739fb8f059d7f2c24f5e8607e">I2C_DATA_CMD_REG</a>;             </div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#aa2d911082db4a34b5d36896b4d99063e">  739</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#aa2d911082db4a34b5d36896b4d99063e">I2C_SS_SCL_HCNT_REG</a>;          </div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#aa64e18eb1372e0d118c66df60c8640ff">  740</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#aa64e18eb1372e0d118c66df60c8640ff">I2C_SS_SCL_LCNT_REG</a>;          </div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#add6d755115dda1e7ec4f89a66b7d4920">  741</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#add6d755115dda1e7ec4f89a66b7d4920">I2C_FS_SCL_HCNT_REG</a>;          </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ae7ef4f9cfb1875ae340b76a6829a372b">  742</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ae7ef4f9cfb1875ae340b76a6829a372b">I2C_FS_SCL_LCNT_REG</a>;          </div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ae2cde67b9f6da61369c71a8e0e2a721d">  743</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ae2cde67b9f6da61369c71a8e0e2a721d">I2C_HS_SCL_HCNT_REG</a>;          </div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a059cc87b892835415fdd8d8a145e64ee">  744</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a059cc87b892835415fdd8d8a145e64ee">I2C_HS_SCL_LCNT_REG</a>;          </div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a06501db7f6e6c588007d05ee8c6c05c5">  745</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a06501db7f6e6c588007d05ee8c6c05c5">I2C_INTR_STAT_REG</a>;            </div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a92a1801804f46fe13b58234f19cb2c62">  746</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a92a1801804f46fe13b58234f19cb2c62">I2C_INTR_MASK_REG</a>;            </div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ab145a34332e2c5abe66c5b0d150def26">  747</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ab145a34332e2c5abe66c5b0d150def26">I2C_RAW_INTR_STAT_REG</a>;        </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#af7afb9b3c403f9d6312027bd106f28b1">  748</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#af7afb9b3c403f9d6312027bd106f28b1">I2C_RX_TL_REG</a>;                </div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a3f3f7e7b72d1b59cba427a5931de9f27">  749</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a3f3f7e7b72d1b59cba427a5931de9f27">I2C_TX_TL_REG</a>;                </div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#adfbffe64653d6eea0ebcd42b7fc3efa4">  750</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#adfbffe64653d6eea0ebcd42b7fc3efa4">I2C_CLR_INTR_REG</a>;             </div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ab768348b8daa08637ed544ef43bbcfa6">  751</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ab768348b8daa08637ed544ef43bbcfa6">I2C_CLR_RX_UNDER_REG</a>;         </div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ab6278fc04e97aeafcb39162baa2a19a5">  752</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ab6278fc04e97aeafcb39162baa2a19a5">I2C_CLR_RX_OVER_REG</a>;          </div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a47930fc44836247a42a173216cd3447a">  753</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a47930fc44836247a42a173216cd3447a">I2C_CLR_TX_OVER_REG</a>;          </div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#aa058458cd614c1ce4f8304bce238f6a2">  754</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#aa058458cd614c1ce4f8304bce238f6a2">I2C_CLR_RD_REQ_REG</a>;           </div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a907f29045b01912aa113e8accdc94c48">  755</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a907f29045b01912aa113e8accdc94c48">I2C_CLR_TX_ABRT_REG</a>;          </div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a73c198cd2ebd6503ae53b490b6f1d56a">  756</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a73c198cd2ebd6503ae53b490b6f1d56a">I2C_CLR_RX_DONE_REG</a>;          </div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a9b9d95985736dee81caef7ffcf229e7d">  757</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a9b9d95985736dee81caef7ffcf229e7d">I2C_CLR_ACTIVITY_REG</a>;         </div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#aff27c927f88f031142823494017a910e">  758</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#aff27c927f88f031142823494017a910e">I2C_CLR_STOP_DET_REG</a>;         </div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a7bd63f0af33d14e94beaa987e84cb902">  759</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a7bd63f0af33d14e94beaa987e84cb902">I2C_CLR_START_DET_REG</a>;        </div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#aa853f7d4d06252d8b5c7e083d17bab9b">  760</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#aa853f7d4d06252d8b5c7e083d17bab9b">I2C_CLR_GEN_CALL_REG</a>;         </div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#aaef4a777d654024413d87292716e6a44">  761</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#aaef4a777d654024413d87292716e6a44">I2C_ENABLE_REG</a>;               </div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#adf7079061d8af97883b5637b3ee23350">  762</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#adf7079061d8af97883b5637b3ee23350">I2C_STATUS_REG</a>;               </div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a3859297099223d71672deee86efb7199">  763</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a3859297099223d71672deee86efb7199">I2C_TXFLR_REG</a>;                </div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a836341aadb8bd253aad214dc2d2c8663">  764</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a836341aadb8bd253aad214dc2d2c8663">I2C_RXFLR_REG</a>;                </div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a7ae29efaa4f94d105abf5bb3e161ab92">  765</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a7ae29efaa4f94d105abf5bb3e161ab92">I2C_SDA_HOLD_REG</a>;             </div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#afbca876ad3eeebea747c648e0359308f">  766</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#afbca876ad3eeebea747c648e0359308f">I2C_TX_ABRT_SOURCE_REG</a>;       </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ad98020ec44cf833fe4b8ce36f0da50d1">  768</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#ad98020ec44cf833fe4b8ce36f0da50d1">I2C_DMA_CR_REG</a>;               </div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#aa51288d809308eb5354cabeda8ba4b1e">  769</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#aa51288d809308eb5354cabeda8ba4b1e">I2C_DMA_TDLR_REG</a>;             </div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a2fb7f8493d4a29190194a24956ae8f37">  770</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a2fb7f8493d4a29190194a24956ae8f37">I2C_DMA_RDLR_REG</a>;             </div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a6d9abf68654a11181094897cf0e24ce7">  771</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a6d9abf68654a11181094897cf0e24ce7">I2C_SDA_SETUP_REG</a>;            </div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a90a4a85f01060770c38a1172128aa0d4">  772</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a90a4a85f01060770c38a1172128aa0d4">I2C_ACK_GENERAL_CALL_REG</a>;     </div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a3993d2bd86cf08e1337d3ecd4c146618">  773</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a3993d2bd86cf08e1337d3ecd4c146618">I2C_ENABLE_STATUS_REG</a>;        </div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#af8fa460c67a04ec0ce7938ee39b9aa70">  774</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#af8fa460c67a04ec0ce7938ee39b9aa70">I2C_IC_FS_SPKLEN_REG</a>;         </div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a65ef270cf496da25f7a37c73f7ad88ed">  775</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_i2_c___type.html#a65ef270cf496da25f7a37c73f7ad88ed">I2C_IC_HS_SPKLEN_REG</a>;         </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;} <a class="code" href="struct_i2_c___type.html">I2C_Type</a>;                                     </div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/* ================                                           MDCT                                            ================ */</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html">  789</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a15330835b0e350fbf90925c0c67f2161">  790</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a15330835b0e350fbf90925c0c67f2161">MDCT_CTRL_REG</a>;                </div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a9ecfcf3b4b0bfb8ddb5388b4e823311c">  791</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a9ecfcf3b4b0bfb8ddb5388b4e823311c">MDCT_XBASE_ADDR_REG</a>;          </div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#ad6ccfce3a0ec4330f7d37e5d906a7160">  792</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#ad6ccfce3a0ec4330f7d37e5d906a7160">MDCT_YBASE_ADDR_REG</a>;          </div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a9c6b55db570ad1fd55e81091e08c5819">  793</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a9c6b55db570ad1fd55e81091e08c5819">MDCT_ZBASE_ADDR_REG</a>;          </div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#aaeda3437e76105739edc774c704f286e">  794</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#aaeda3437e76105739edc774c704f286e">MDCT_STAGE0_REG</a>;              </div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a2ed065d272d7c796d083705c7378f96f">  795</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a2ed065d272d7c796d083705c7378f96f">MDCT_STAGE1_REG</a>;              </div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#ac2e7fbdc87e0c18a7bcde0c4b8c32565">  796</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#ac2e7fbdc87e0c18a7bcde0c4b8c32565">MDCT_STAGE2_REG</a>;              </div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a8b13fa3ed55079e355cccc47a36f5f27">  797</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a8b13fa3ed55079e355cccc47a36f5f27">MDCT_STAGE3_REG</a>;              </div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a3c33b89e5cf9c955b1eb38dda1497dc6">  798</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a3c33b89e5cf9c955b1eb38dda1497dc6">MDCT_STAGE4_REG</a>;              </div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a7b9f21a6cf909461fa46629bf74bcce4">  799</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a7b9f21a6cf909461fa46629bf74bcce4">MDCT_STAGE5_REG</a>;              </div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a02726b0bd8d9a7eeb598028181f79cfa">  800</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a02726b0bd8d9a7eeb598028181f79cfa">MDCT_STAGE6_REG</a>;              </div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#a4bc8bf2c8c4c7e98963467cc3b1d3968">  801</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#a4bc8bf2c8c4c7e98963467cc3b1d3968">MDCT_STAGE7_REG</a>;              </div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="struct_m_d_c_t___type.html#ac35dfabb76c27b5b6c2f559e36fc62b5">  802</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_d_c_t___type.html#ac35dfabb76c27b5b6c2f559e36fc62b5">MDCT_PHASE_INC_REG</a>;           </div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;} <a class="code" href="struct_m_d_c_t___type.html">MDCT_Type</a>;                                    </div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">/* ================                                          MEMCTRL                                          ================ */</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html">  816</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#a1d6e0c40e4dfef0607fde3d8ea49b1b8">  817</a></span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#a1d6e0c40e4dfef0607fde3d8ea49b1b8">RESERVED</a>;</div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#a824981b21db540038b7ec3b690e4fac8">  818</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#a824981b21db540038b7ec3b690e4fac8">MEM_PRIO_REG</a>;                 </div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#a0c416ca717c59fb0c2e6532802cab38b">  819</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#a0c416ca717c59fb0c2e6532802cab38b">MEM_STALL_REG</a>;                </div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#a7e297f72d40b9ef50cc510491c4c9c90">  820</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#a7e297f72d40b9ef50cc510491c4c9c90">MEM_STATUS_REG</a>;               </div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#a25dd2afb036d82070dd1bb50a861d508">  821</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#a25dd2afb036d82070dd1bb50a861d508">MEM_STATUS2_REG</a>;              </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1[3];</div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#ad4a5286f33340a0adbec2f2b22920129">  823</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#ad4a5286f33340a0adbec2f2b22920129">CMI_CODE_BASE_REG</a>;            </div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#ad13e21ebe3b853ea6ed855bf7034488c">  824</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#ad13e21ebe3b853ea6ed855bf7034488c">CMI_DATA_BASE_REG</a>;            </div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#ab636600b130eb9d50fa1b00f7e69b3a2">  825</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#ab636600b130eb9d50fa1b00f7e69b3a2">CMI_SHARED_BASE_REG</a>;          </div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2[18];</div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#a5d6f9827b88035065b00ec942239998d">  827</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#a5d6f9827b88035065b00ec942239998d">BUSY_SET_REG</a>;                 </div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#a55f686f23d4d47545226bd0628b88ac2">  828</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#a55f686f23d4d47545226bd0628b88ac2">BUSY_RESET_REG</a>;               </div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct_m_e_m_c_t_r_l___type.html#a0434afef25d564b612c60e823acfb811">  829</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_m_e_m_c_t_r_l___type.html#a0434afef25d564b612c60e823acfb811">BUSY_STAT_REG</a>;                </div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;} <a class="code" href="struct_m_e_m_c_t_r_l___type.html">MEMCTRL_Type</a>;                                 </div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/* ================                                           PCM1                                            ================ */</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="struct_p_c_m1___type.html">  843</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="struct_p_c_m1___type.html#a27dda88744c8fc5c04473ef75f798548">  844</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_c_m1___type.html#a27dda88744c8fc5c04473ef75f798548">PCM1_CTRL_REG</a>;                </div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="struct_p_c_m1___type.html#a4b47870f354f47ec9b8d07b3002c55b7">  845</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_c_m1___type.html#a4b47870f354f47ec9b8d07b3002c55b7">PCM1_IN1_REG</a>;                 </div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="struct_p_c_m1___type.html#a8c98eec741dd141300674bfdf92a613d">  846</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_c_m1___type.html#a8c98eec741dd141300674bfdf92a613d">PCM1_IN2_REG</a>;                 </div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="struct_p_c_m1___type.html#a660a1e9a35b2a907d1d0d5d50e8e5632">  847</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_c_m1___type.html#a660a1e9a35b2a907d1d0d5d50e8e5632">PCM1_OUT1_REG</a>;                </div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="struct_p_c_m1___type.html#a3ee7e262a08cb0a4d3620fd7fabf859c">  848</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_c_m1___type.html#a3ee7e262a08cb0a4d3620fd7fabf859c">PCM1_OUT2_REG</a>;                </div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;} <a class="code" href="struct_p_c_m1___type.html">PCM1_Type</a>;                                    </div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">/* ================                                            PDC                                            ================ */</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html">  862</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a321f4be55a426cc199ac418a9ab6094a">  863</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a321f4be55a426cc199ac418a9ab6094a">PDC_CTRL0_REG</a>;                </div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a023330a3cc67f0cf4db2ece8c35420dc">  864</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a023330a3cc67f0cf4db2ece8c35420dc">PDC_CTRL1_REG</a>;                </div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a1645b9d5d6ec2c410c725ec3b8783d02">  865</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a1645b9d5d6ec2c410c725ec3b8783d02">PDC_CTRL2_REG</a>;                </div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#aeb47e04ab2ddd9f0f5b4fd9a25fa4c80">  866</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#aeb47e04ab2ddd9f0f5b4fd9a25fa4c80">PDC_CTRL3_REG</a>;                </div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a22f355ab0cc030fb89e22ce9120e7fdc">  867</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a22f355ab0cc030fb89e22ce9120e7fdc">PDC_CTRL4_REG</a>;                </div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a8a5961058110c02ed4252598737daa44">  868</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a8a5961058110c02ed4252598737daa44">PDC_CTRL5_REG</a>;                </div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a13ba42d7f7c055f3d3e7d38d83142d8f">  869</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a13ba42d7f7c055f3d3e7d38d83142d8f">PDC_CTRL6_REG</a>;                </div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a27a16c87565485efd8bc2e27fed88780">  870</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a27a16c87565485efd8bc2e27fed88780">PDC_CTRL7_REG</a>;                </div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a09f2b3a764aedf5f4916ccab0c8f70c8">  871</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a09f2b3a764aedf5f4916ccab0c8f70c8">PDC_CTRL8_REG</a>;                </div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a3ecf94be40c54e7548e14f0cd8a12249">  872</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a3ecf94be40c54e7548e14f0cd8a12249">PDC_CTRL9_REG</a>;                </div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#af07150bf41245bc8adc0ab8f88d1c699">  873</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#af07150bf41245bc8adc0ab8f88d1c699">PDC_CTRL10_REG</a>;               </div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#aa700c8096ae39c43099e27fb35f18056">  874</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#aa700c8096ae39c43099e27fb35f18056">PDC_CTRL11_REG</a>;               </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[20];</div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#af131e8390b8b048ad9af94ff190969de">  876</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#af131e8390b8b048ad9af94ff190969de">PDC_ACKNOWLEDGE_REG</a>;          </div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#ab3bf21969d6f462b6f302da795609392">  877</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#ab3bf21969d6f462b6f302da795609392">PDC_PENDING_REG</a>;              </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1;</div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#aab5739d139badd977ddc8fd03e0f0eb4">  879</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#aab5739d139badd977ddc8fd03e0f0eb4">PDC_PENDING_CM33_REG</a>;         </div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#a732755be1f24c14dc12a0462887789e8">  880</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#a732755be1f24c14dc12a0462887789e8">PDC_PENDING_CMAC_REG</a>;         </div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#af5bb3039eb27687f52719663bb234fe7">  881</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#af5bb3039eb27687f52719663bb234fe7">PDC_SET_PENDING_REG</a>;          </div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="struct_p_d_c___type.html#ae8fb807f5b8fc9f056edfdd3b7444689">  882</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_p_d_c___type.html#ae8fb807f5b8fc9f056edfdd3b7444689">PDC_CONFIG_REG</a>;               </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;} <a class="code" href="struct_p_d_c___type.html">PDC_Type</a>;                                     </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* ================                                           QSPIC                                           ================ */</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160; </div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160; </div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html">  896</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a04e0701ae7535303950e9aeddd9ea041">  897</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a04e0701ae7535303950e9aeddd9ea041">QSPIC_CTRLBUS_REG</a>;            </div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#aa218892602233e4a6f919de8981633aa">  898</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#aa218892602233e4a6f919de8981633aa">QSPIC_CTRLMODE_REG</a>;           </div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a3cfdc82340f1c81e0a1fff0d16188749">  899</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a3cfdc82340f1c81e0a1fff0d16188749">QSPIC_RECVDATA_REG</a>;           </div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a65bacaa536de38d33143999d9a7bb947">  900</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a65bacaa536de38d33143999d9a7bb947">QSPIC_BURSTCMDA_REG</a>;          </div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a10c538340f934a32ccd013a8b99ddad1">  902</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a10c538340f934a32ccd013a8b99ddad1">QSPIC_BURSTCMDB_REG</a>;          </div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#ae80c18dc1117936d7081b954010c654a">  904</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#ae80c18dc1117936d7081b954010c654a">QSPIC_STATUS_REG</a>;             </div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a45d4abedc2ca87f5cb1b18adcf061518">  905</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a45d4abedc2ca87f5cb1b18adcf061518">QSPIC_WRITEDATA_REG</a>;          </div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a0f237c3cd34f3542477e73a1c1dbd1e8">  906</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a0f237c3cd34f3542477e73a1c1dbd1e8">QSPIC_READDATA_REG</a>;           </div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#af86462884e028833769a381f49a9b1c7">  907</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#af86462884e028833769a381f49a9b1c7">QSPIC_DUMMYDATA_REG</a>;          </div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#ad0a3196afdd8cc78d59d01477f909bc3">  908</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#ad0a3196afdd8cc78d59d01477f909bc3">QSPIC_ERASECTRL_REG</a>;          </div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a29be248cb66b1adbc863dff962bc94b2">  909</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a29be248cb66b1adbc863dff962bc94b2">QSPIC_ERASECMDA_REG</a>;          </div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a4be1c7625de77687c240c259f1569482">  911</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a4be1c7625de77687c240c259f1569482">QSPIC_ERASECMDB_REG</a>;          </div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a75f3f8fea550b1b91a519b6760941ad9">  913</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a75f3f8fea550b1b91a519b6760941ad9">QSPIC_BURSTBRK_REG</a>;           </div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a1fc232ff7f410fd3f1b876c7251b61e1">  914</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a1fc232ff7f410fd3f1b876c7251b61e1">QSPIC_STATUSCMD_REG</a>;          </div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#ad40b181da400fc8f49284df6b722f3f4">  916</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#ad40b181da400fc8f49284df6b722f3f4">QSPIC_CHCKERASE_REG</a>;          </div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a8f3fa35829cc72707c3039df215ee00d">  917</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a8f3fa35829cc72707c3039df215ee00d">QSPIC_GP_REG</a>;                 </div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a925198e972178659db3613d6abc66caa">  918</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a925198e972178659db3613d6abc66caa">QSPIC_AWRITECMD_REG</a>;          </div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="struct_q_s_p_i_c___type.html#a84279854b84ed6607b0dbbbf46a2f17c">  920</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_s_p_i_c___type.html#a84279854b84ed6607b0dbbbf46a2f17c">QSPIC_MEMBLEN_REG</a>;            </div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;} <a class="code" href="struct_q_s_p_i_c___type.html">QSPIC_Type</a>;                                   </div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/* ================                                          QUADEC                                           ================ */</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160; </div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160; </div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_e_c___type.html">  934</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_e_c___type.html#ad31d3a488b975e7b60a0beda37f1b6ac">  935</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_u_a_d_e_c___type.html#ad31d3a488b975e7b60a0beda37f1b6ac">QDEC_CTRL_REG</a>;                </div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_e_c___type.html#a18b2e4a1f34d33fafa91d276a975a030">  936</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_u_a_d_e_c___type.html#a18b2e4a1f34d33fafa91d276a975a030">QDEC_XCNT_REG</a>;                </div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_e_c___type.html#a42c427c404710c8dcc0a6543c53baff0">  937</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_u_a_d_e_c___type.html#a42c427c404710c8dcc0a6543c53baff0">QDEC_YCNT_REG</a>;                </div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_e_c___type.html#a37c1118f9956a2f5e612525cb4766c8b">  938</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_u_a_d_e_c___type.html#a37c1118f9956a2f5e612525cb4766c8b">QDEC_CLOCKDIV_REG</a>;            </div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_e_c___type.html#a8c5416bd780dfada191f74b9bb87e2b8">  939</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_u_a_d_e_c___type.html#a8c5416bd780dfada191f74b9bb87e2b8">QDEC_CTRL2_REG</a>;               </div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_e_c___type.html#a61a1d893c9bbf3a0da3a85de46df38bf">  940</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_u_a_d_e_c___type.html#a61a1d893c9bbf3a0da3a85de46df38bf">QDEC_ZCNT_REG</a>;                </div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="struct_q_u_a_d_e_c___type.html#a43b5cc60a235af1e84fea2ce5c48a17c">  941</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_q_u_a_d_e_c___type.html#a43b5cc60a235af1e84fea2ce5c48a17c">QDEC_EVENT_CNT_REG</a>;           </div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;} <a class="code" href="struct_q_u_a_d_e_c___type.html">QUADEC_Type</a>;                                  </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/* ================                                            RTC                                            ================ */</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160; </div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160; </div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html">  955</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a18910bbd95aa792c1d92734470065dbb">  956</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a18910bbd95aa792c1d92734470065dbb">RTC_CONTROL_REG</a>;              </div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac2102a496e8f90bb0f29b601c82ecd59">  957</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ac2102a496e8f90bb0f29b601c82ecd59">RTC_HOUR_MODE_REG</a>;            </div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ad5912dd209085343320dc5e8afdcd001">  958</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ad5912dd209085343320dc5e8afdcd001">RTC_TIME_REG</a>;                 </div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a4a92d6df70b1d328d212bdcdef2e664a">  959</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a4a92d6df70b1d328d212bdcdef2e664a">RTC_CALENDAR_REG</a>;             </div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a5a0f159568e4adc22bf423d854d9a834">  960</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a5a0f159568e4adc22bf423d854d9a834">RTC_TIME_ALARM_REG</a>;           </div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a98090e073c972f6886631f21f1e0feed">  961</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a98090e073c972f6886631f21f1e0feed">RTC_CALENDAR_ALARM_REG</a>;       </div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ae459ea5ad19934498f63300eeccfa60f">  962</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ae459ea5ad19934498f63300eeccfa60f">RTC_ALARM_ENABLE_REG</a>;         </div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a53688f4d454eea2470e230c96596bb55">  963</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a53688f4d454eea2470e230c96596bb55">RTC_EVENT_FLAGS_REG</a>;          </div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a2b204f757b86065c7573868a0e66d88c">  964</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a2b204f757b86065c7573868a0e66d88c">RTC_INTERRUPT_ENABLE_REG</a>;     </div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#aafa61946ae19e9503d1afe7fe6a1ced2">  965</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#aafa61946ae19e9503d1afe7fe6a1ced2">RTC_INTERRUPT_DISABLE_REG</a>;    </div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ad7d319cb550f8d457a24d37cf5a4bfb1">  966</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#ad7d319cb550f8d457a24d37cf5a4bfb1">RTC_INTERRUPT_MASK_REG</a>;       </div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a93066374bef56be280c796bedaea5f41">  967</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a93066374bef56be280c796bedaea5f41">RTC_STATUS_REG</a>;               </div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a64733fde195f6e2ac98a500a84a75161">  968</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a64733fde195f6e2ac98a500a84a75161">RTC_KEEP_RTC_REG</a>;             </div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[19];</div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a0cc1bc951342fa77616d7c2d7d0126c9">  970</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a0cc1bc951342fa77616d7c2d7d0126c9">RTC_EVENT_CTRL_REG</a>;           </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1;</div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a12240f509131e20b683622ed826e35fd">  972</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a12240f509131e20b683622ed826e35fd">RTC_PDC_EVENT_PERIOD_REG</a>;     </div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#aad2d6cd561149ae7eda36c37f2415117">  973</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#aad2d6cd561149ae7eda36c37f2415117">RTC_PDC_EVENT_CLEAR_REG</a>;      </div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2;</div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a8d73ac644226a71b201c2d12cd065f8c">  975</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_r_t_c___type.html#a8d73ac644226a71b201c2d12cd065f8c">RTC_PDC_EVENT_CNT_REG</a>;        </div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>;                                     </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">/* ================                                           SDADC                                           ================ */</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160; </div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="struct_s_d_a_d_c___type.html">  989</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="struct_s_d_a_d_c___type.html#a3bae5e3046544a64091b7bdfc99834ea">  990</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_d_a_d_c___type.html#a3bae5e3046544a64091b7bdfc99834ea">SDADC_CTRL_REG</a>;               </div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="struct_s_d_a_d_c___type.html#a8141a6f16c607110244bfc6f94a935d9">  991</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_d_a_d_c___type.html#a8141a6f16c607110244bfc6f94a935d9">SDADC_PGA_CTRL_REG</a>;           </div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="struct_s_d_a_d_c___type.html#a824a37fac786fa12f5f227e22fd1cd65">  993</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_d_a_d_c___type.html#a824a37fac786fa12f5f227e22fd1cd65">SDADC_GAIN_CORR_REG</a>;          </div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="struct_s_d_a_d_c___type.html#a537a75753c60f698103df1ab69141ac1">  994</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_d_a_d_c___type.html#a537a75753c60f698103df1ab69141ac1">SDADC_OFFS_CORR_REG</a>;          </div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="struct_s_d_a_d_c___type.html#ad149f83891dee170bb403d7436da6a50">  995</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_d_a_d_c___type.html#ad149f83891dee170bb403d7436da6a50">SDADC_CLEAR_INT_REG</a>;          </div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="struct_s_d_a_d_c___type.html#ab2e9a3fd9323bafb0d277961fbb5f1dd">  996</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_d_a_d_c___type.html#ab2e9a3fd9323bafb0d277961fbb5f1dd">SDADC_RESULT_REG</a>;             </div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="struct_s_d_a_d_c___type.html#aa51d034f5692b38084114b72ed8a4e87">  997</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_d_a_d_c___type.html#aa51d034f5692b38084114b72ed8a4e87">SDADC_AUDIO_FILT_REG</a>;         </div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;} <a class="code" href="struct_s_d_a_d_c___type.html">SDADC_Type</a>;                                   </div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">/* ================                                            SPI                                            ================ */</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160; </div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160; </div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html"> 1011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ade044442e167a3a35b03adca01a275b1"> 1012</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#ade044442e167a3a35b03adca01a275b1">SPI_CTRL_REG</a>;                 </div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a3b27260b4ff131da49e2244ed7d23a42"> 1013</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a3b27260b4ff131da49e2244ed7d23a42">SPI_CONFIG_REG</a>;               </div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ae8e068851a3d85f7d077c92ca0df1538"> 1014</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#ae8e068851a3d85f7d077c92ca0df1538">SPI_CLOCK_REG</a>;                </div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a1f7f7eeb17fc5573bdc8d5fc57df230e"> 1015</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a1f7f7eeb17fc5573bdc8d5fc57df230e">SPI_FIFO_CONFIG_REG</a>;          </div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#adeb54c0facbba155e090ebc2d3c9c743"> 1016</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#adeb54c0facbba155e090ebc2d3c9c743">SPI_IRQ_MASK_REG</a>;             </div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ab8e33b88a7033fa42de256c017cfc1ad"> 1017</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#ab8e33b88a7033fa42de256c017cfc1ad">SPI_STATUS_REG</a>;               </div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a5189d87eaca97afc7407a9b177dfaeff"> 1018</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a5189d87eaca97afc7407a9b177dfaeff">SPI_FIFO_STATUS_REG</a>;          </div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a6cb4003316ef69f38dcf3035433181fc"> 1019</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a6cb4003316ef69f38dcf3035433181fc">SPI_FIFO_READ_REG</a>;            </div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a94d23d0d7d76967328e671214ecdeafe"> 1020</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a94d23d0d7d76967328e671214ecdeafe">SPI_FIFO_WRITE_REG</a>;           </div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a6d78274fc80bf4831a5c64d31bddd7d3"> 1021</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#a6d78274fc80bf4831a5c64d31bddd7d3">SPI_CS_CONFIG_REG</a>;            </div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ab5142adb852e4b7821bc47db0ee02724"> 1023</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_p_i___type.html#ab5142adb852e4b7821bc47db0ee02724">SPI_TXBUFFER_FORCE_REG</a>;       </div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;} <a class="code" href="struct_s_p_i___type.html">SPI_Type</a>;                                     </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/* ================                                           SRC1                                            ================ */</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160; </div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html"> 1037</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#a7104e9b4b08ff921c7a20af61be75b80"> 1038</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#a7104e9b4b08ff921c7a20af61be75b80">SRC1_CTRL_REG</a>;                </div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#afe50077840d96ba3df5df2b187adbb82"> 1039</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#afe50077840d96ba3df5df2b187adbb82">SRC1_IN_FS_REG</a>;               </div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#a40d84e93cebb12126bfdae3146aedf9d"> 1040</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#a40d84e93cebb12126bfdae3146aedf9d">SRC1_OUT_FS_REG</a>;              </div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#aa2d123a497126284ab87db41ba59a780"> 1041</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#aa2d123a497126284ab87db41ba59a780">SRC1_IN1_REG</a>;                 </div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#a099aace520944693735d64134ee0e5ea"> 1042</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#a099aace520944693735d64134ee0e5ea">SRC1_IN2_REG</a>;                 </div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#adda5cd099550db4fe1b0039ea70dc252"> 1043</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#adda5cd099550db4fe1b0039ea70dc252">SRC1_OUT1_REG</a>;                </div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#aac9a8b79287f3f4970eaf91324092c3d"> 1044</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#aac9a8b79287f3f4970eaf91324092c3d">SRC1_OUT2_REG</a>;                </div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#aa1781fcbe25912e422e6c09bbbda76d1"> 1045</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#aa1781fcbe25912e422e6c09bbbda76d1">SRC1_MUX_REG</a>;                 </div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#a92054729297232153a23856b2fdc69fb"> 1046</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#a92054729297232153a23856b2fdc69fb">SRC1_COEF10_SET1_REG</a>;         </div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#aa9df307c22d5da48a914d6817d33a19e"> 1047</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#aa9df307c22d5da48a914d6817d33a19e">SRC1_COEF32_SET1_REG</a>;         </div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#aa8b06aa3dd0701f7d9150055332a0311"> 1048</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#aa8b06aa3dd0701f7d9150055332a0311">SRC1_COEF54_SET1_REG</a>;         </div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#a55af61bfc9af7d73c5579226b9c913a6"> 1049</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#a55af61bfc9af7d73c5579226b9c913a6">SRC1_COEF76_SET1_REG</a>;         </div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#a22689dcabb04918cd1a21f1b863a9d36"> 1050</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#a22689dcabb04918cd1a21f1b863a9d36">SRC1_COEF98_SET1_REG</a>;         </div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="struct_s_r_c1___type.html#a1016c7a3f5e12fb1dde7320eb6fe133c"> 1051</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c1___type.html#a1016c7a3f5e12fb1dde7320eb6fe133c">SRC1_COEF0A_SET1_REG</a>;         </div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;} <a class="code" href="struct_s_r_c1___type.html">SRC1_Type</a>;                                    </div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">/* ================                                           SRC2                                            ================ */</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160; </div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160; </div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html"> 1065</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a6f87b99dfd134532e3ab57a0f053f014"> 1066</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a6f87b99dfd134532e3ab57a0f053f014">SRC2_CTRL_REG</a>;                </div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a6271c773a539996c3d9768de6a0b79b6"> 1067</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a6271c773a539996c3d9768de6a0b79b6">SRC2_IN_FS_REG</a>;               </div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a13122e66393af91575e0e4bd5ccf5cab"> 1068</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a13122e66393af91575e0e4bd5ccf5cab">SRC2_OUT_FS_REG</a>;              </div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a619843c122e6806477457651797bfec7"> 1069</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a619843c122e6806477457651797bfec7">SRC2_IN1_REG</a>;                 </div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#ab3b3e29e56876cb346ccf2b14786090c"> 1070</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#ab3b3e29e56876cb346ccf2b14786090c">SRC2_IN2_REG</a>;                 </div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a2485c6a361474fe557a8b34cc8cd689c"> 1071</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a2485c6a361474fe557a8b34cc8cd689c">SRC2_OUT1_REG</a>;                </div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#acf00b1d08ba504d23815cafa93f6ba22"> 1072</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#acf00b1d08ba504d23815cafa93f6ba22">SRC2_OUT2_REG</a>;                </div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a7ae5cd608d6760f7513baac96da53d39"> 1073</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a7ae5cd608d6760f7513baac96da53d39">SRC2_MUX_REG</a>;                 </div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#ab9a1b1a66064e2230bade62572cdee17"> 1074</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#ab9a1b1a66064e2230bade62572cdee17">SRC2_COEF10_SET1_REG</a>;         </div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a67890572ad4cde8c4d049dd9e05b8813"> 1075</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a67890572ad4cde8c4d049dd9e05b8813">SRC2_COEF32_SET1_REG</a>;         </div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a61a47d328731702b46ab358bf423ac50"> 1076</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a61a47d328731702b46ab358bf423ac50">SRC2_COEF54_SET1_REG</a>;         </div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a0741de6f5df2d3b71128ebd8502dea3a"> 1077</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a0741de6f5df2d3b71128ebd8502dea3a">SRC2_COEF76_SET1_REG</a>;         </div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#aff2df4e8710e460ab836f0131961fc05"> 1078</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#aff2df4e8710e460ab836f0131961fc05">SRC2_COEF98_SET1_REG</a>;         </div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="struct_s_r_c2___type.html#a2402f87d07057748e11724bb901a837d"> 1079</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_r_c2___type.html#a2402f87d07057748e11724bb901a837d">SRC2_COEF0A_SET1_REG</a>;         </div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;} <a class="code" href="struct_s_r_c2___type.html">SRC2_Type</a>;                                    </div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">/* ================                                         SYS_WDOG                                          ================ */</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160; </div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160; </div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="struct_s_y_s___w_d_o_g___type.html"> 1093</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="struct_s_y_s___w_d_o_g___type.html#a2c43f4c342b784c6d12b408bf2531c01"> 1094</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_y_s___w_d_o_g___type.html#a2c43f4c342b784c6d12b408bf2531c01">WATCHDOG_REG</a>;                 </div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="struct_s_y_s___w_d_o_g___type.html#ac1b343dde505bce4a8fcd58bb6fc7503"> 1095</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_y_s___w_d_o_g___type.html#ac1b343dde505bce4a8fcd58bb6fc7503">WATCHDOG_CTRL_REG</a>;            </div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;} <a class="code" href="struct_s_y_s___w_d_o_g___type.html">SYS_WDOG_Type</a>;                                </div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/* ================                                           SYSB                                            ================ */</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160; </div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160; </div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="struct_s_y_s_b___type.html"> 1109</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="struct_s_y_s_b___type.html#aa6bd9e1782d77add8ffe48188c3de0a2"> 1110</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_y_s_b___type.html#aa6bd9e1782d77add8ffe48188c3de0a2">QSPI_ARB_REG</a>;                 </div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="struct_s_y_s_b___type.html#a85a2caa7abc593d322791a7a148f9662"> 1111</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_y_s_b___type.html#a85a2caa7abc593d322791a7a148f9662">BRIDGE_REG</a>;                   </div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="struct_s_y_s_b___type.html#a72e8637811e9d56f3c7e29bd18369d06"> 1112</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_s_y_s_b___type.html#a72e8637811e9d56f3c7e29bd18369d06">FLASH_ARB_REG</a>;                </div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;} <a class="code" href="struct_s_y_s_b___type.html">SYSB_Type</a>;                                    </div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/* ================                                           TIMER                                           ================ */</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160; </div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160; </div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html"> 1126</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#ac2655e2a122715d372e5e8afccb262c7"> 1127</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#ac2655e2a122715d372e5e8afccb262c7">TIMER_CTRL_REG</a>;               </div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a3c69ed769f73c8e5e6de383d9abca033"> 1128</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a3c69ed769f73c8e5e6de383d9abca033">TIMER_TIMER_VAL_REG</a>;          </div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a4ac8d89b0116d8cf2a796eb2b36622bd"> 1129</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a4ac8d89b0116d8cf2a796eb2b36622bd">TIMER_STATUS_REG</a>;             </div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a5ecfbaa57e5b82d887bdd78703a8bce4"> 1130</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a5ecfbaa57e5b82d887bdd78703a8bce4">TIMER_GPIO1_CONF_REG</a>;         </div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a813c488025e07c51368ce982ce8c4e84"> 1131</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a813c488025e07c51368ce982ce8c4e84">TIMER_GPIO2_CONF_REG</a>;         </div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#ac28f402b392798790759b4b5bc537443"> 1132</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#ac28f402b392798790759b4b5bc537443">TIMER_SETTINGS_REG</a>;           </div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#afa979a8c539240ba0db0bbc35e3472d6"> 1133</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#afa979a8c539240ba0db0bbc35e3472d6">TIMER_SHOTWIDTH_REG</a>;          </div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#afd20bea5719c8739c78ea4fb63060472"> 1135</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#afd20bea5719c8739c78ea4fb63060472">TIMER_CAPTURE_GPIO1_REG</a>;      </div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a2b3a63d3e6bfe0d0039ec1356ada935c"> 1136</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a2b3a63d3e6bfe0d0039ec1356ada935c">TIMER_CAPTURE_GPIO2_REG</a>;      </div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#ac07b1f86ae138ee46489102d51014e75"> 1137</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#ac07b1f86ae138ee46489102d51014e75">TIMER_PRESCALER_VAL_REG</a>;      </div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a10c9abc863c6d35fb8ccf5958cb4a4d6"> 1138</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a10c9abc863c6d35fb8ccf5958cb4a4d6">TIMER_PWM_CTRL_REG</a>;           </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1;</div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a378c7a7f92f99382b67d9da34a1e4218"> 1140</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a378c7a7f92f99382b67d9da34a1e4218">TIMER_GPIO3_CONF_REG</a>;         </div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a11b19013ac32cb7185c8461d883e7854"> 1141</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a11b19013ac32cb7185c8461d883e7854">TIMER_GPIO4_CONF_REG</a>;         </div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a8d96b434f94b93b0c14c0763cc5d7e51"> 1142</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a8d96b434f94b93b0c14c0763cc5d7e51">TIMER_CAPTURE_GPIO3_REG</a>;      </div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a83f36073bcedc099986be2c5c721f75d"> 1143</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a83f36073bcedc099986be2c5c721f75d">TIMER_CAPTURE_GPIO4_REG</a>;      </div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#a2314af925dabdd89ee9bdf0e82b8fdbe"> 1144</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#a2314af925dabdd89ee9bdf0e82b8fdbe">TIMER_CLEAR_GPIO_EVENT_REG</a>;   </div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___type.html#af6ef40e49046e6fd5855689dff1b93de"> 1145</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r___type.html#af6ef40e49046e6fd5855689dff1b93de">TIMER_CLEAR_IRQ_REG</a>;          </div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;} <a class="code" href="struct_t_i_m_e_r___type.html">TIMER_Type</a>;                                   </div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/* ================                                          TIMER2                                           ================ */</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160; </div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html"> 1159</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#ab5dfe27db963a4c328067448ac13b8d5"> 1160</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#ab5dfe27db963a4c328067448ac13b8d5">TIMER2_CTRL_REG</a>;              </div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#a1066c947d049a13321117acd4360a30c"> 1161</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#a1066c947d049a13321117acd4360a30c">TIMER2_TIMER_VAL_REG</a>;         </div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#a0220f87db7cf91238bfbf1fb775eb5b2"> 1162</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#a0220f87db7cf91238bfbf1fb775eb5b2">TIMER2_STATUS_REG</a>;            </div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#a50c30c27347c9a2d7140f60f59132e25"> 1163</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#a50c30c27347c9a2d7140f60f59132e25">TIMER2_GPIO1_CONF_REG</a>;        </div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#a5b7c0f2f2bb64c893b943a32adcf593b"> 1164</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#a5b7c0f2f2bb64c893b943a32adcf593b">TIMER2_GPIO2_CONF_REG</a>;        </div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#a13173d3769e87f66c76fb41dc6acb397"> 1165</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#a13173d3769e87f66c76fb41dc6acb397">TIMER2_SETTINGS_REG</a>;          </div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#aa2c44f864cac0136d8aabde262e782c8"> 1166</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#aa2c44f864cac0136d8aabde262e782c8">TIMER2_SHOTWIDTH_REG</a>;         </div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#abbf4b70cf58c761116f22ddb5a1fa488"> 1168</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#abbf4b70cf58c761116f22ddb5a1fa488">TIMER2_CAPTURE_GPIO1_REG</a>;     </div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#a6f9d713462b03813d982272a89180330"> 1169</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#a6f9d713462b03813d982272a89180330">TIMER2_CAPTURE_GPIO2_REG</a>;     </div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#aee50e1d06aa84f01219d9dd67a0634e7"> 1170</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#aee50e1d06aa84f01219d9dd67a0634e7">TIMER2_PRESCALER_VAL_REG</a>;     </div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#a6faba1798c66cc75ef8519aa00595b75"> 1171</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#a6faba1798c66cc75ef8519aa00595b75">TIMER2_PWM_CTRL_REG</a>;          </div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1;</div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r2___type.html#ae93d92578eefc67e7708214e273deae2"> 1173</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r2___type.html#ae93d92578eefc67e7708214e273deae2">TIMER2_CLEAR_IRQ_REG</a>;         </div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;} <a class="code" href="struct_t_i_m_e_r2___type.html">TIMER2_Type</a>;                                  </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">/* ================                                          TIMER3                                           ================ */</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160; </div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160; </div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html"> 1187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#a68c432e92bbfa9723a83a43caa1525a1"> 1188</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#a68c432e92bbfa9723a83a43caa1525a1">TIMER3_CTRL_REG</a>;              </div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#a78df0906d9fe3a6efd0d76a43d7f6aa1"> 1189</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#a78df0906d9fe3a6efd0d76a43d7f6aa1">TIMER3_TIMER_VAL_REG</a>;         </div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#a589f7aeaa4052b549b7cd4db7afce80c"> 1190</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#a589f7aeaa4052b549b7cd4db7afce80c">TIMER3_STATUS_REG</a>;            </div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#aef6f1306d13f1ffae329d76dd759474a"> 1191</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#aef6f1306d13f1ffae329d76dd759474a">TIMER3_GPIO1_CONF_REG</a>;        </div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#ab7a5864327bb57056265c683ae308b25"> 1192</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#ab7a5864327bb57056265c683ae308b25">TIMER3_GPIO2_CONF_REG</a>;        </div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#a2258b77cc33732c2324d5478acc9acbd"> 1193</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#a2258b77cc33732c2324d5478acc9acbd">TIMER3_SETTINGS_REG</a>;          </div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[2];</div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#ae7240779160fa376ba6acb89790700dc"> 1195</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#ae7240779160fa376ba6acb89790700dc">TIMER3_CAPTURE_GPIO1_REG</a>;     </div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#a48843c02e4e371346a27a12e9a02cce5"> 1196</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#a48843c02e4e371346a27a12e9a02cce5">TIMER3_CAPTURE_GPIO2_REG</a>;     </div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#ab79e114d918340dd690d6964885b36ce"> 1197</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#ab79e114d918340dd690d6964885b36ce">TIMER3_PRESCALER_VAL_REG</a>;     </div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#a98ae23b1dca8e3c778c88efadcff29c8"> 1198</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#a98ae23b1dca8e3c778c88efadcff29c8">TIMER3_PWM_CTRL_REG</a>;          </div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1;</div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r3___type.html#a72b5cbc1e3c936da846c4286c70a7bb8"> 1200</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r3___type.html#a72b5cbc1e3c936da846c4286c70a7bb8">TIMER3_CLEAR_IRQ_REG</a>;         </div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;} <a class="code" href="struct_t_i_m_e_r3___type.html">TIMER3_Type</a>;                                  </div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">/* ================                                          TIMER4                                           ================ */</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160; </div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160; </div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html"> 1214</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#a8fc8a06697163ceabd4ad53b83550f63"> 1215</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#a8fc8a06697163ceabd4ad53b83550f63">TIMER4_CTRL_REG</a>;              </div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#aab43d352f893f5ba3b6d047ad84d5116"> 1216</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#aab43d352f893f5ba3b6d047ad84d5116">TIMER4_TIMER_VAL_REG</a>;         </div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#a961068141c0fd259b88ff75953a5ebaf"> 1217</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#a961068141c0fd259b88ff75953a5ebaf">TIMER4_STATUS_REG</a>;            </div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#a2e6c57ebe953e192d50ae2e1c8cfe11d"> 1218</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#a2e6c57ebe953e192d50ae2e1c8cfe11d">TIMER4_GPIO1_CONF_REG</a>;        </div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#a3146fbae378f88cb3576c7c0421d6b96"> 1219</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#a3146fbae378f88cb3576c7c0421d6b96">TIMER4_GPIO2_CONF_REG</a>;        </div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#a441c79c86acf6c1db7059b092ddd17d1"> 1220</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#a441c79c86acf6c1db7059b092ddd17d1">TIMER4_SETTINGS_REG</a>;          </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[2];</div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#aefe759747589c56aa9e31d2bfd09892f"> 1222</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#aefe759747589c56aa9e31d2bfd09892f">TIMER4_CAPTURE_GPIO1_REG</a>;     </div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#a6a768b485dfb8d8b54ace09a0a1b8d8e"> 1223</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#a6a768b485dfb8d8b54ace09a0a1b8d8e">TIMER4_CAPTURE_GPIO2_REG</a>;     </div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#a07c77251dc7c98d11ed6f7a4a6946bdb"> 1224</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#a07c77251dc7c98d11ed6f7a4a6946bdb">TIMER4_PRESCALER_VAL_REG</a>;     </div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#af6af23a7decb19d31143c12b56cb2254"> 1225</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#af6af23a7decb19d31143c12b56cb2254">TIMER4_PWM_CTRL_REG</a>;          </div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1;</div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r4___type.html#a5020baefc37b3b653c1f2f39ef7344b5"> 1227</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_t_i_m_e_r4___type.html#a5020baefc37b3b653c1f2f39ef7344b5">TIMER4_CLEAR_IRQ_REG</a>;         </div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;} <a class="code" href="struct_t_i_m_e_r4___type.html">TIMER4_Type</a>;                                  </div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">/* ================                                           UART                                            ================ */</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160; </div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html"> 1241</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a65fcb3ab1211b39a63defbec5d5c2526"> 1242</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a65fcb3ab1211b39a63defbec5d5c2526">UART_RBR_THR_DLL_REG</a>;         </div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a54a6738b920d231025261fcd2e9002ce"> 1243</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a54a6738b920d231025261fcd2e9002ce">UART_IER_DLH_REG</a>;             </div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#abd5a12337c087a02de1a0379fd2b89da"> 1244</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#abd5a12337c087a02de1a0379fd2b89da">UART_IIR_FCR_REG</a>;             </div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a5163422b4b6290634e390ebdb6abeb4f"> 1246</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a5163422b4b6290634e390ebdb6abeb4f">UART_LCR_REG</a>;                 </div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a9bda11a716130a9a4bf7821af4ca3af5"> 1247</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a9bda11a716130a9a4bf7821af4ca3af5">UART_MCR_REG</a>;                 </div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a8744eaca5bb10ee5b613e56c8bd8b23a"> 1248</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a8744eaca5bb10ee5b613e56c8bd8b23a">UART_LSR_REG</a>;                 </div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a22e8acc7c5ba4401063e6561ed7c4a0a"> 1250</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a22e8acc7c5ba4401063e6561ed7c4a0a">UART_SCR_REG</a>;                 </div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1[4];</div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a4abf8049faa61297072f4c49a5f763c5"> 1252</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a4abf8049faa61297072f4c49a5f763c5">UART_SRBR_STHR0_REG</a>;          </div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a41f0e0f2a5098b7431d83b66e72f2a7b"> 1253</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a41f0e0f2a5098b7431d83b66e72f2a7b">UART_SRBR_STHR1_REG</a>;          </div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a0db77ef0c1b712f678b553f6c2dfe1af"> 1254</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a0db77ef0c1b712f678b553f6c2dfe1af">UART_SRBR_STHR2_REG</a>;          </div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a33e2aba585be60f757906d018b1aeb9e"> 1255</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a33e2aba585be60f757906d018b1aeb9e">UART_SRBR_STHR3_REG</a>;          </div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#adeec10f9bad57c74f872db95eaacc938"> 1256</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#adeec10f9bad57c74f872db95eaacc938">UART_SRBR_STHR4_REG</a>;          </div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#afac17bb04f2ee884cd8dccb238707929"> 1257</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#afac17bb04f2ee884cd8dccb238707929">UART_SRBR_STHR5_REG</a>;          </div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#aecfde1983cdf71fc2b13afe605557b79"> 1258</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#aecfde1983cdf71fc2b13afe605557b79">UART_SRBR_STHR6_REG</a>;          </div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ad0c8cc539c6b17930eb656931afd9ba0"> 1259</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#ad0c8cc539c6b17930eb656931afd9ba0">UART_SRBR_STHR7_REG</a>;          </div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#adbc5157dd10976c556d725c5587fa7ad"> 1260</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#adbc5157dd10976c556d725c5587fa7ad">UART_SRBR_STHR8_REG</a>;          </div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a580322b06af2d4f2e9936e9ae0e22033"> 1261</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a580322b06af2d4f2e9936e9ae0e22033">UART_SRBR_STHR9_REG</a>;          </div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a124d820d9e3c394eb444517feef1ffab"> 1262</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a124d820d9e3c394eb444517feef1ffab">UART_SRBR_STHR10_REG</a>;         </div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a8c9f6981a2e7a4b5d70f05b9e7139c89"> 1263</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a8c9f6981a2e7a4b5d70f05b9e7139c89">UART_SRBR_STHR11_REG</a>;         </div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ab5daa0b9c0957067caae35695ecb5a16"> 1264</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#ab5daa0b9c0957067caae35695ecb5a16">UART_SRBR_STHR12_REG</a>;         </div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a8db297116a5474705aae634e19249756"> 1265</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a8db297116a5474705aae634e19249756">UART_SRBR_STHR13_REG</a>;         </div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ad7f16b64aea5a11c4cd629b55dd82d25"> 1266</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#ad7f16b64aea5a11c4cd629b55dd82d25">UART_SRBR_STHR14_REG</a>;         </div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ad2823f776febb8253e5a84ff929c9c3d"> 1267</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#ad2823f776febb8253e5a84ff929c9c3d">UART_SRBR_STHR15_REG</a>;         </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2[3];</div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a2eb16c45935c50e3c4b03c49cca34b14"> 1269</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a2eb16c45935c50e3c4b03c49cca34b14">UART_USR_REG</a>;                 </div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a0330573a95bb80b9ceaf1842e1391c9c"> 1270</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a0330573a95bb80b9ceaf1842e1391c9c">UART_TFL_REG</a>;                 </div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#adb9c0f4792957597fcdb2ea3b5648b78"> 1271</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#adb9c0f4792957597fcdb2ea3b5648b78">UART_RFL_REG</a>;                 </div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a01cd3e5baa89f1e2f61da370941782af"> 1272</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a01cd3e5baa89f1e2f61da370941782af">UART_SRR_REG</a>;                 </div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED3;</div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ada82c33afb2dfe6c7fa272021862548a"> 1274</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#ada82c33afb2dfe6c7fa272021862548a">UART_SBCR_REG</a>;                </div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a2fc5da50e81a7ebb31f605c65b316c88"> 1275</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a2fc5da50e81a7ebb31f605c65b316c88">UART_SDMAM_REG</a>;               </div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a34e67503ebedcb368418af06e2132d7d"> 1276</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a34e67503ebedcb368418af06e2132d7d">UART_SFE_REG</a>;                 </div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#af578d8e01d694f0ca8f7f0c4eb7ecb2b"> 1277</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#af578d8e01d694f0ca8f7f0c4eb7ecb2b">UART_SRT_REG</a>;                 </div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ae859f069385150f266100136d32232d1"> 1278</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#ae859f069385150f266100136d32232d1">UART_STET_REG</a>;                </div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a1dde2f1e8f569de70ab81cb8046d89b1"> 1279</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a1dde2f1e8f569de70ab81cb8046d89b1">UART_HTX_REG</a>;                 </div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#adad44e2f07cf127b86916d608d6846f2"> 1280</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#adad44e2f07cf127b86916d608d6846f2">UART_DMASA_REG</a>;               </div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED4[5];</div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a9ac9b8e7050da141ac9f7c3eea26a271"> 1282</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a9ac9b8e7050da141ac9f7c3eea26a271">UART_DLF_REG</a>;                 </div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED5[13];</div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#ad110586d237dda141b489e303d55f052"> 1284</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#ad110586d237dda141b489e303d55f052">UART_UCV_REG</a>;                 </div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type.html#a7b715cbfa74efa470f5d3c7e7ef6835a"> 1285</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t___type.html#a7b715cbfa74efa470f5d3c7e7ef6835a">UART_CTR_REG</a>;                 </div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;} <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a>;                                    </div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/* ================                                           UART2                                           ================ */</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160; </div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160; </div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html"> 1299</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a9a6d490d3ab1d2c27a718ecbdaf2b5a6"> 1300</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a9a6d490d3ab1d2c27a718ecbdaf2b5a6">UART2_RBR_THR_DLL_REG</a>;        </div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a2328274486e44676a94dd56e7d8d4ff2"> 1301</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a2328274486e44676a94dd56e7d8d4ff2">UART2_IER_DLH_REG</a>;            </div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a73d0a5afb98655c5a25b27df741bf081"> 1302</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a73d0a5afb98655c5a25b27df741bf081">UART2_IIR_FCR_REG</a>;            </div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a06bd3617067fa0f8292631ee2080d6a2"> 1304</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a06bd3617067fa0f8292631ee2080d6a2">UART2_LCR_REG</a>;                </div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#aaeb230b4b801d3decc610c545470313d"> 1305</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#aaeb230b4b801d3decc610c545470313d">UART2_MCR_REG</a>;                </div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ac992903441a2d24b44db3044b6ece387"> 1306</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ac992903441a2d24b44db3044b6ece387">UART2_LSR_REG</a>;                </div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a32d189cddb02eac4c9284d0535716bff"> 1307</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a32d189cddb02eac4c9284d0535716bff">UART2_MSR_REG</a>;                </div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#af2ba4b982b16820dfc9b7d68c04321b6"> 1308</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#af2ba4b982b16820dfc9b7d68c04321b6">UART2_CONFIG_REG</a>;             </div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED[4];</div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#aed259e88cd7f53aea46c3118024247a6"> 1310</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#aed259e88cd7f53aea46c3118024247a6">UART2_SRBR_STHR0_REG</a>;         </div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ab37a9907140ac0c1244d79d9f31b81bf"> 1311</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ab37a9907140ac0c1244d79d9f31b81bf">UART2_SRBR_STHR1_REG</a>;         </div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#adcc23567b022ac565d19183a64979f55"> 1312</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#adcc23567b022ac565d19183a64979f55">UART2_SRBR_STHR2_REG</a>;         </div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ac72f39f5c4ed76671d5abae75426150b"> 1313</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ac72f39f5c4ed76671d5abae75426150b">UART2_SRBR_STHR3_REG</a>;         </div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ac44bd388c67b3a91ed46f1a59dd730fe"> 1314</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ac44bd388c67b3a91ed46f1a59dd730fe">UART2_SRBR_STHR4_REG</a>;         </div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#aeb789bb8603d8c8fb793db918ae56aa9"> 1315</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#aeb789bb8603d8c8fb793db918ae56aa9">UART2_SRBR_STHR5_REG</a>;         </div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#afef102ab7495f08c84720cc23e0a0bd3"> 1316</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#afef102ab7495f08c84720cc23e0a0bd3">UART2_SRBR_STHR6_REG</a>;         </div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ae7bee7aad7dcec536e8621fcaf7a447b"> 1317</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ae7bee7aad7dcec536e8621fcaf7a447b">UART2_SRBR_STHR7_REG</a>;         </div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#add8b74f4209c707b00cd0a4ad394157c"> 1318</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#add8b74f4209c707b00cd0a4ad394157c">UART2_SRBR_STHR8_REG</a>;         </div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ad22cfab0fcb63857d5a44c767eb698bd"> 1319</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ad22cfab0fcb63857d5a44c767eb698bd">UART2_SRBR_STHR9_REG</a>;         </div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a03ec55de1d3c146546c239c81641aa11"> 1320</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a03ec55de1d3c146546c239c81641aa11">UART2_SRBR_STHR10_REG</a>;        </div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a9308e66f5f3365cda5bd7c146d02280a"> 1321</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a9308e66f5f3365cda5bd7c146d02280a">UART2_SRBR_STHR11_REG</a>;        </div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a3b72b553e1712d36a6471c9c26de2d6a"> 1322</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a3b72b553e1712d36a6471c9c26de2d6a">UART2_SRBR_STHR12_REG</a>;        </div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a10dd670ca215071fea3eb4e0fcd49635"> 1323</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a10dd670ca215071fea3eb4e0fcd49635">UART2_SRBR_STHR13_REG</a>;        </div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a04588924751ca0bb84b0e827b329ecfa"> 1324</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a04588924751ca0bb84b0e827b329ecfa">UART2_SRBR_STHR14_REG</a>;        </div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a18184dbefc7f39ddb2c9abe9873048b3"> 1325</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a18184dbefc7f39ddb2c9abe9873048b3">UART2_SRBR_STHR15_REG</a>;        </div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1[3];</div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#add8396b9480cfdc6f4e904ad68cf0c2b"> 1327</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#add8396b9480cfdc6f4e904ad68cf0c2b">UART2_USR_REG</a>;                </div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a9422eed84939b904ad5561b020d16518"> 1328</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a9422eed84939b904ad5561b020d16518">UART2_TFL_REG</a>;                </div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a4d7736876122c5756d28415c6ec38441"> 1329</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a4d7736876122c5756d28415c6ec38441">UART2_RFL_REG</a>;                </div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ab274ba0f585c6b30779c4121af831b9b"> 1330</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ab274ba0f585c6b30779c4121af831b9b">UART2_SRR_REG</a>;                </div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a80ca20e7b70c5a39bbee131b7d5a8ec6"> 1331</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a80ca20e7b70c5a39bbee131b7d5a8ec6">UART2_SRTS_REG</a>;               </div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a9021e752301c8006df0ecf7dfc535568"> 1332</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a9021e752301c8006df0ecf7dfc535568">UART2_SBCR_REG</a>;               </div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a0101b36ced1787defc340f0c80a1be24"> 1333</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a0101b36ced1787defc340f0c80a1be24">UART2_SDMAM_REG</a>;              </div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a9202c67555f39c5a6ad6d7042af84a81"> 1334</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a9202c67555f39c5a6ad6d7042af84a81">UART2_SFE_REG</a>;                </div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ad9f31d84546dddc62c82cf52c839c1a3"> 1335</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ad9f31d84546dddc62c82cf52c839c1a3">UART2_SRT_REG</a>;                </div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a689043254f8946479056910decf178e2"> 1336</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a689043254f8946479056910decf178e2">UART2_STET_REG</a>;               </div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#aff216344f16fa9078971d15cf526b5d9"> 1337</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#aff216344f16fa9078971d15cf526b5d9">UART2_HTX_REG</a>;                </div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#afa56dffe95985a369b624d41eecdc765"> 1338</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#afa56dffe95985a369b624d41eecdc765">UART2_DMASA_REG</a>;              </div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2[5];</div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a9dc5105761caa0b7c0fbd86eca158f8a"> 1340</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a9dc5105761caa0b7c0fbd86eca158f8a">UART2_DLF_REG</a>;                </div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a0ab6a76a5e233b9cec1453d5571f0f1f"> 1341</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a0ab6a76a5e233b9cec1453d5571f0f1f">UART2_RAR_REG</a>;                </div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a38d4af13623a424807993e4788f4c808"> 1342</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a38d4af13623a424807993e4788f4c808">UART2_TAR_REG</a>;                </div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#aa0b84adacaa465f6fe5b802383dddb62"> 1343</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#aa0b84adacaa465f6fe5b802383dddb62">UART2_LCR_EXT</a>;                </div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED3[4];</div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a7d7b26ce74864f7f055ed2f87ff2be3d"> 1345</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a7d7b26ce74864f7f055ed2f87ff2be3d">UART2_CTRL_REG</a>;               </div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a80391b3d42411686ff08a0038d72abfe"> 1346</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a80391b3d42411686ff08a0038d72abfe">UART2_TIMER_REG</a>;              </div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#ace0aa0f488360bca9e84a769a6af77ba"> 1347</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#ace0aa0f488360bca9e84a769a6af77ba">UART2_ERR_CTRL_REG</a>;           </div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a4db6734e90e5338e0815653204438e1a"> 1348</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a4db6734e90e5338e0815653204438e1a">UART2_IRQ_STATUS_REG</a>;         </div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED4[2];</div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a9744b556aad6591be7bf1c11a517cd0f"> 1350</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a9744b556aad6591be7bf1c11a517cd0f">UART2_UCV_REG</a>;                </div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="struct_u_a_r_t2___type.html#a7259ce7c607c552d64319b605a802187"> 1351</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_u_a_r_t2___type.html#a7259ce7c607c552d64319b605a802187">UART2_CTR_REG</a>;                </div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;} <a class="code" href="struct_u_a_r_t2___type.html">UART2_Type</a>;                                   </div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">/* ================                                          WAKEUP                                           ================ */</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160; </div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160; </div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html"> 1365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                                </div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#ab8659b8fca906e55868972d69a02ef7f"> 1366</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#ab8659b8fca906e55868972d69a02ef7f">WKUP_CTRL_REG</a>;                </div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED;</div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a533dff452ff1beff555462baecb2a189"> 1368</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a533dff452ff1beff555462baecb2a189">WKUP_RESET_IRQ_REG</a>;           </div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED1[2];</div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a68df3b56d96cdbb81dafea82438848a2"> 1370</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a68df3b56d96cdbb81dafea82438848a2">WKUP_SELECT_P0_REG</a>;           </div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a980c542d042562bb6e558f755cf86838"> 1372</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a980c542d042562bb6e558f755cf86838">WKUP_SELECT_P1_REG</a>;           </div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED2[3];</div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a290cc43e1b4a8dc9e713b54c7124f8ee"> 1375</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a290cc43e1b4a8dc9e713b54c7124f8ee">WKUP_POL_P0_REG</a>;              </div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a374bd797ce6100e8c31959c85368a757"> 1376</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a374bd797ce6100e8c31959c85368a757">WKUP_POL_P1_REG</a>;              </div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED3[3];</div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#adaab91e3e5a1689c84d506d7f526d2f9"> 1378</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#adaab91e3e5a1689c84d506d7f526d2f9">WKUP_STATUS_P0_REG</a>;           </div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#add145ea38e0c9d34c0417b972bea8983"> 1379</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#add145ea38e0c9d34c0417b972bea8983">WKUP_STATUS_P1_REG</a>;           </div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED4;</div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#aa3cddce8bb6dd9b58ac8a631b9180bbf"> 1381</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#aa3cddce8bb6dd9b58ac8a631b9180bbf">WKUP_CLEAR_P0_REG</a>;            </div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a720fa4a37cf006ab4cccd3f9abce03ff"> 1382</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a720fa4a37cf006ab4cccd3f9abce03ff">WKUP_CLEAR_P1_REG</a>;            </div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <a class="code" href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t  RESERVED5;</div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a503f1e5ea037e20a239c31b9a7da2104"> 1384</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a503f1e5ea037e20a239c31b9a7da2104">WKUP_SEL_GPIO_P0_REG</a>;         </div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#aa5bfadd242a1de91d40e6b9c7d7736a0"> 1385</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#aa5bfadd242a1de91d40e6b9c7d7736a0">WKUP_SEL_GPIO_P1_REG</a>;         </div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a296c03b412ae013f77db70206b9ab07c"> 1386</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a296c03b412ae013f77db70206b9ab07c">WKUP_SEL1_GPIO_P0_REG</a>;        </div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="struct_w_a_k_e_u_p___type.html#a42eacaa2401e1239c2a814354d2b072f"> 1388</a></span>&#160;  <a class="code" href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t  <a class="code" href="struct_w_a_k_e_u_p___type.html#a42eacaa2401e1239c2a814354d2b072f">WKUP_SEL1_GPIO_P1_REG</a>;        </div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;} <a class="code" href="struct_w_a_k_e_u_p___type.html">WAKEUP_Type</a>;                                   <span class="comment">/* End of group Device_Peripheral_peripherals */</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160; </div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160; </div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/* ================                          Device Specific Peripheral Address Map                           ================ */</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160; </div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160; </div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define AES_HASH_BASE               0x30040000UL</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define ANAMISC_BIF_BASE            0x50040B00UL</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define CACHE_BASE                  0x1A0C0000UL</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define CHIP_VERSION_BASE           0x50050200UL</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define CMAC_CACHE_BASE             0x1A1C0000UL</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define CRG_AUD_BASE                0x50030000UL</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define CRG_COM_BASE                0x50020500UL</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define CRG_PER_BASE                0x50040C00UL</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define CRG_SYS_BASE                0x50050500UL</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define CRG_TOP_BASE                0x50000000UL</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define CRG_XTAL_BASE               0x50010000UL</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define DCDC_BASE                   0x50000300UL</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define DMA_BASE                    0x50060200UL</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define DW_BASE                     0x30020000UL</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define FCU_BASE                    0x50060100UL</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define GPADC_BASE                  0x50040900UL</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define GPIO_BASE                   0x50020600UL</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define GPREG_BASE                  0x50050300UL</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define I2C_BASE                    0x50020300UL</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define MDCT_BASE                   0x50030400UL</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define MEMCTRL_BASE                0x50060000UL</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define PCM1_BASE                   0x50030300UL</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define PDC_BASE                    0x50000200UL</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define QSPIC_BASE                  0x34000000UL</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define QUADEC_BASE                 0x50000500UL</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define RTC_BASE                    0x50000400UL</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define SDADC_BASE                  0x50020400UL</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define SPI_BASE                    0x50020200UL</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define SRC1_BASE                   0x50030100UL</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define SRC2_BASE                   0x50030200UL</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define SYS_WDOG_BASE               0x50000700UL</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define SYSB_BASE                   0x50060400UL</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define TIMER_BASE                  0x50010300UL</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define TIMER2_BASE                 0x50010400UL</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define TIMER3_BASE                 0x50010500UL</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define TIMER4_BASE                 0x50020A00UL</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define UART_BASE                   0x50020000UL</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define UART2_BASE                  0x50020100UL</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define WAKEUP_BASE                 0x50000100UL</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160; <span class="comment">/* End of group Device_Peripheral_peripheralAddr */</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160; </div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160; </div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">/* ================                                  Peripheral declaration                                   ================ */</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160; </div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160; </div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define AES_HASH                    ((AES_HASH_Type*)          AES_HASH_BASE)</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define ANAMISC_BIF                 ((ANAMISC_BIF_Type*)       ANAMISC_BIF_BASE)</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define CACHE                       ((CACHE_Type*)             CACHE_BASE)</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define CHIP_VERSION                ((CHIP_VERSION_Type*)      CHIP_VERSION_BASE)</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define CMAC_CACHE                  ((CMAC_CACHE_Type*)        CMAC_CACHE_BASE)</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define CRG_AUD                     ((CRG_AUD_Type*)           CRG_AUD_BASE)</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define CRG_COM                     ((CRG_COM_Type*)           CRG_COM_BASE)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define CRG_PER                     ((CRG_PER_Type*)           CRG_PER_BASE)</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define CRG_SYS                     ((CRG_SYS_Type*)           CRG_SYS_BASE)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define CRG_TOP                     ((CRG_TOP_Type*)           CRG_TOP_BASE)</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define CRG_XTAL                    ((CRG_XTAL_Type*)          CRG_XTAL_BASE)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define DCDC                        ((DCDC_Type*)              DCDC_BASE)</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define DMA                         ((DMA_Type*)               DMA_BASE)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define DW                          ((DW_Type*)                DW_BASE)</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define FCU                         ((FCU_Type*)               FCU_BASE)</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define GPADC                       ((GPADC_Type*)             GPADC_BASE)</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define GPIO                        ((GPIO_Type*)              GPIO_BASE)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define GPREG                       ((GPREG_Type*)             GPREG_BASE)</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define I2C                         ((I2C_Type*)               I2C_BASE)</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define MDCT                        ((MDCT_Type*)              MDCT_BASE)</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define MEMCTRL                     ((MEMCTRL_Type*)           MEMCTRL_BASE)</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define PCM1                        ((PCM1_Type*)              PCM1_BASE)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define PDC                         ((PDC_Type*)               PDC_BASE)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define QSPIC                       ((QSPIC_Type*)             QSPIC_BASE)</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define QUADEC                      ((QUADEC_Type*)            QUADEC_BASE)</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define RTC                         ((RTC_Type*)               RTC_BASE)</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define SDADC                       ((SDADC_Type*)             SDADC_BASE)</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define SPI                         ((SPI_Type*)               SPI_BASE)</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define SRC1                        ((SRC1_Type*)              SRC1_BASE)</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define SRC2                        ((SRC2_Type*)              SRC2_BASE)</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define SYS_WDOG                    ((SYS_WDOG_Type*)          SYS_WDOG_BASE)</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define SYSB                        ((SYSB_Type*)              SYSB_BASE)</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define TIMER                       ((TIMER_Type*)             TIMER_BASE)</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define TIMER2                      ((TIMER2_Type*)            TIMER2_BASE)</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define TIMER3                      ((TIMER3_Type*)            TIMER3_BASE)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define TIMER4                      ((TIMER4_Type*)            TIMER4_BASE)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define UART                        ((UART_Type*)              UART_BASE)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define UART2                       ((UART2_Type*)             UART2_BASE)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define WAKEUP                      ((WAKEUP_Type*)            WAKEUP_BASE)</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160; <span class="comment">/* End of group Device_Peripheral_declaration */</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160; </div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160; </div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">/* ================                                Pos/Mask Peripheral Section                                ================ */</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160; </div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160; </div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">/* ================                                         AES_HASH                                          ================ */</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160; </div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">/* ===================================================  CRYPTO_CLRIRQ_REG  =================================================== */</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0a61fa7ae2c1dda39d40f8b208315be"> 1516</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CLRIRQ_REG_CRYPTO_CLRIRQ_Pos (0UL)          </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8e610542c19bd7a203329c018422056"> 1517</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CLRIRQ_REG_CRYPTO_CLRIRQ_Msk (0x1UL)        </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CRYPTO_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bcf1535d5090121f0cd18f9eea083f9"> 1519</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEXP_Pos (16UL)         </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e2b3023a7e305cdd2406cb486d876a6"> 1520</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEXP_Msk (0x10000UL)    </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa99ee265356de6bc7be70c18ee68cad5"> 1521</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_MORE_IN_Pos (15UL)          </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga15042cdb74b0987d11a61093f45d1ce2"> 1522</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_MORE_IN_Msk (0x8000UL)      </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc2c798e09126f76bf7dda5039f7dd00"> 1523</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_OUT_LEN_Pos (10UL)     </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31b9f2193537a5d390581a6b82755bb5"> 1524</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_OUT_LEN_Msk (0x7c00UL) </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2da5fd116da9f6e797f10d4d33f1c9d5"> 1525</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_SEL_Pos (9UL)          </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed99aac65da1feb707a7e37feb342cb5"> 1526</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_SEL_Msk (0x200UL)      </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3167fe505209e84f315ecb2ee6788545"> 1527</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_IRQ_EN_Pos (8UL)            </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac6442efdd4d055fe8ffe2296e761999c"> 1528</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_IRQ_EN_Msk (0x100UL)        </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bf82bdfe70fa9e2957e2f77104161bf"> 1529</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ENCDEC_Pos (7UL)            </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9aaa520e43f3319f43e92b9299ba4522"> 1530</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ENCDEC_Msk (0x80UL)         </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6603b62190d29e9ec52b96209f365cff"> 1531</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEY_SZ_Pos (5UL)        </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5d38497fc58c2159a1f11689541199b"> 1532</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEY_SZ_Msk (0x60UL)     </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a2c6790578c066e1e65dacad70b80de"> 1533</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_OUT_MD_Pos (4UL)            </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga069522c629e23f36d506e3db89fa62b5"> 1534</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_OUT_MD_Msk (0x10UL)         </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab88e27e0468af929455e6e17a10174fa"> 1535</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_MD_Pos (2UL)            </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaae605f427cd7312c946fc078ec4b5ef4"> 1536</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_MD_Msk (0xcUL)          </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56f09770a9505bcadea5df273da92350"> 1537</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_Pos (0UL)               </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37b1377d11032aa11c7ae22d7ced660a"> 1538</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_Msk (0x3UL)             </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  CRYPTO_DEST_ADDR_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab16a9f23236fd5cff510a8ed79dd7685"> 1540</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_DEST_ADDR_REG_CRYPTO_DEST_ADDR_Pos (0UL)    </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1b292e5b4169ccc45d9b3955cea97046"> 1541</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_DEST_ADDR_REG_CRYPTO_DEST_ADDR_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  CRYPTO_FETCH_ADDR_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c9235488bc1364095279bd7eda7a8af"> 1543</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_FETCH_ADDR_REG_CRYPTO_FETCH_ADDR_Pos (0UL)  </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga059ab450b37eafe39129d6e7597e4cff"> 1544</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_FETCH_ADDR_REG_CRYPTO_FETCH_ADDR_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CRYPTO_KEYS_START  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa03730957ad93aa3b4f4f43953eed18e"> 1546</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_KEYS_START_CRYPTO_KEY_X_Pos (0UL)           </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacd66994c3ae0b47328a205c0662f73ba"> 1547</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_KEYS_START_CRYPTO_KEY_X_Msk (0xffffffffUL)  </span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CRYPTO_LEN_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga374b42bccc29e7800a26177643ef24f0"> 1549</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_LEN_REG_CRYPTO_LEN_Pos (0UL)                </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5e31ea349011a09d7d38d7050bfce90a"> 1550</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_LEN_REG_CRYPTO_LEN_Msk (0xffffffUL)         </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CRYPTO_MREG0_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f6c024b7f2731eec6ed0ac99e38c0c7"> 1552</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_MREG0_REG_CRYPTO_MREG0_Pos (0UL)            </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87f6a6c0550720b175b2c6c24ed887ba"> 1553</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_MREG0_REG_CRYPTO_MREG0_Msk (0xffffffffUL)   </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CRYPTO_MREG1_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacf30635db4d28f830b8d4cc1abfbad57"> 1555</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_MREG1_REG_CRYPTO_MREG1_Pos (0UL)            </span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5fd95b28d5c955f4cecb0c8fe2d74d6"> 1556</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_MREG1_REG_CRYPTO_MREG1_Msk (0xffffffffUL)   </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CRYPTO_MREG2_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga615feb41cbd5fe9cf15eae2bf1bf45cf"> 1558</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_MREG2_REG_CRYPTO_MREG2_Pos (0UL)            </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf617ec0fb9eba35e21df5ad9d5fe7958"> 1559</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_MREG2_REG_CRYPTO_MREG2_Msk (0xffffffffUL)   </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CRYPTO_MREG3_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga14624fda7eb481157df40b84645fb9d4"> 1561</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_MREG3_REG_CRYPTO_MREG3_Pos (0UL)            </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa025c98e3477a2c49fa41ed88dfe82de"> 1562</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_MREG3_REG_CRYPTO_MREG3_Msk (0xffffffffUL)   </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CRYPTO_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8fe1599f5f6d4ffad722ebf40e5c420a"> 1564</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_START_REG_CRYPTO_START_Pos (0UL)            </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5ba4a204cdaccdaaf0c6fb68908697d"> 1565</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_START_REG_CRYPTO_START_Msk (0x1UL)          </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CRYPTO_STATUS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8bde6e3607d63c612889e4bb17cae73e"> 1567</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_IRQ_ST_Pos (2UL)          </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2cbaa3c6d3584460ebb8bb9328781cd7"> 1568</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_IRQ_ST_Msk (0x4UL)        </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa566569301137f41d594613e964c6879"> 1569</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_WAIT_FOR_IN_Pos (1UL)     </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga294855aad5e9b4e158a913d1b8826bd4"> 1570</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_WAIT_FOR_IN_Msk (0x2UL)   </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga57e4231834181d2794c25be4008fe3e5"> 1571</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_INACTIVE_Pos (0UL)        </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39b19e554f3565f965e666d69aa10467"> 1572</a></span>&#160;<span class="preprocessor">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_INACTIVE_Msk (0x1UL)      </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">/* ================                                        ANAMISC_BIF                                        ================ */</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160; </div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">/* ====================================================  CLK_CAL_IRQ_REG  ==================================================== */</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7aa38353af2e19bafb6e9587d49e4316"> 1580</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_CLR_Pos (2UL)       </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa87dcd1fb5174e6e7ed4edf0328b5739"> 1581</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_CLR_Msk (0x4UL)     </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad099014b9ce09dab1970ffff0438ad6f"> 1582</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_STATUS_Pos (1UL)    </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga82501176fa8477a0136f2db04d4af5f4"> 1583</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_STATUS_Msk (0x2UL)  </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2df293e2d155d768545b02c105b5f137"> 1584</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_EN_Pos (0UL)        </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae0a980a76ece36e3847735d5ba0e4fec"> 1585</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_EN_Msk (0x1UL)      </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CLK_REF_CNT_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabd77030a340623e60152cbb743151b6c"> 1587</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_CNT_REG_REF_CNT_VAL_Pos (0UL)           </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e2e108f605afb865eebc4c0012707e7"> 1588</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_CNT_REG_REF_CNT_VAL_Msk (0xffffUL)      </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CLK_REF_SEL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ae0e83a3571973a4f9e05b3c09e159b"> 1590</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_SEL_REG_CAL_CLK_SEL_Pos (5UL)           </span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaedc3b66f0ee8d5feb267b8d306b8551e"> 1591</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_SEL_REG_CAL_CLK_SEL_Msk (0xe0UL)        </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9a7fef3779be98a847b1f0d87e4eb9c5"> 1592</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_SEL_REG_EXT_CNT_EN_SEL_Pos (4UL)        </span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga81099d0464abccf7f27f9c7d0f1aced7"> 1593</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_SEL_REG_EXT_CNT_EN_SEL_Msk (0x10UL)     </span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga54cdb93f4b8a50dd24228cb36743111b"> 1594</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_SEL_REG_REF_CAL_START_Pos (3UL)         </span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2209a654fbdeb7eaae1cbdaa573b96c3"> 1595</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_SEL_REG_REF_CAL_START_Msk (0x8UL)       </span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1b631ad4db2d76a3803648d9bdeb8503"> 1596</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_SEL_REG_REF_CLK_SEL_Pos (0UL)           </span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabd3e87b393ccc05f87c54ef16f288cb3"> 1597</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_SEL_REG_REF_CLK_SEL_Msk (0x7UL)         </span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CLK_REF_VAL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac54a325121f1d17aeee4ff0543082684"> 1599</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_VAL_REG_XTAL_CNT_VAL_Pos (0UL)          </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74ef00a34805971c0985ae1ef2668547"> 1600</a></span>&#160;<span class="preprocessor">#define ANAMISC_BIF_CLK_REF_VAL_REG_XTAL_CNT_VAL_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">/* ================                                           CACHE                                           ================ */</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160; </div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">/* ====================================================  CACHE_CTRL2_REG  ==================================================== */</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4639da136e86ed6706e40dcda004aa0e"> 1608</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_READY_Pos (28UL)                </span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa724dc808fbe2cbee7841f4d455b3d20"> 1609</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_READY_Msk (0x10000000UL)        </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a8b9b22b285d35c60083765f3aa0886"> 1610</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_RAM_INIT_Pos (27UL)             </span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga09c6cafcf563a5f11ecae7bff83dd600"> 1611</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_RAM_INIT_Msk (0x8000000UL)      </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c546049f1e100f06349cc1e6cd98fd5"> 1612</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_EF_LEN_Pos (17UL)               </span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga090e624acd044bb2079462bbc1d505e7"> 1613</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_EF_LEN_Msk (0x3fe0000UL)        </span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga25a011f526db0614897e18fe80a43e5b"> 1614</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Pos (16UL)        </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga443b68a3a572084dda120c4403e5f5ff"> 1615</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Msk (0x10000UL)   </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab96d6c836b84c5265656df6595559339"> 1616</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Pos (14UL)    </span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac23d4fdd153e02d8d9be01e00965a466"> 1617</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Msk (0xc000UL) </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacebdcc3bc329e366ec4c3525bb8313eb"> 1618</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Pos (13UL)      </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0acc9c9f4361dc246c84871be602b710"> 1619</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Msk (0x2000UL)  </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad97a6e45e9d7f62d0b4d5a4c4c467c11"> 1620</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Pos (12UL)          </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2164b5dfdc8809a5781634cbdfd169c0"> 1621</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Msk (0x1000UL)      </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabedb0b31d253dd6684661d45eb6a0f49"> 1622</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_CGEN_Pos (10UL)                 </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf13d53f6c8e2ffdb6f40282ccb8002e1"> 1623</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_CGEN_Msk (0x400UL)              </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac7fb1ca1389722385ac63e37689d29c1"> 1624</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_WEN_Pos (9UL)                   </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad8c4092ee9912b661387b53699eefc0c"> 1625</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_WEN_Msk (0x200UL)               </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c7d42b2bd1ea39ee94c18bc19636973"> 1626</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_LEN_Pos (0UL)                   </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6845107af59322517515bebfc14b4eb8"> 1627</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_CTRL2_REG_CACHE_LEN_Msk (0x1ffUL)               </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CACHE_EFLASH_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9be48c72f201d7d11c5a806524b4de04"> 1629</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Pos (16UL)        </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga54840017cd7703e9fc8734103f6090cd"> 1630</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Msk (0xffff0000UL) </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c694afb2e8e94a5561ee16ea39a3670"> 1631</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Pos (4UL)       </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba6fef0e3ffe77f0f5bdadaf24b5eed7"> 1632</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Msk (0xfff0UL)  </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9eb96f3aa2f8f6c1ffde440f21a52e4f"> 1633</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Pos (0UL)         </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b529c592e0562595973e368e50dc757"> 1634</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Msk (0x7UL)       </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CACHE_FLASH_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4b2630a07e22479632d85af26cef9d15"> 1636</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_BASE_Pos (16UL)          </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae57b2d509a48e2fd37a12133c4001a24"> 1637</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_BASE_Msk (0xffff0000UL)  </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac7b745cf1bf4a738711295f6dd8a5010"> 1638</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Pos (4UL)         </span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19d2036170801cc4785df5e465367442"> 1639</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Msk (0xfff0UL)    </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga365942010544e079717841b65b486c24"> 1640</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_SIZE_Pos (0UL)           </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ef3a1a7af568fef6d244dfde967c7fc"> 1641</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_SIZE_Msk (0x7UL)         </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CACHE_MRM_CTRL_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab66471c62efe55abbf32d6f10f243da2"> 1643</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Pos (4UL) </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55f187f749bfea4777041cd4d3acd0a9"> 1644</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Msk (0x10UL) </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3a1d0136a24531c06b73548f9129688e"> 1645</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Pos (3UL) </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8410aaf5ca573358995d76f51fa2a1b"> 1646</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Msk (0x8UL) </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae741f4fb26f68ddc7690afd0c166dda8"> 1647</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Pos (2UL)      </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1859ca010f32f44dcb5bdccd7ebaff54"> 1648</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Msk (0x4UL)    </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeedfd1a36b55fdf8b13a3ae78c63cc29"> 1649</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Pos (1UL)             </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f33eedbbd346d2d865711050ebf1068"> 1650</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Msk (0x2UL)           </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaa5647753b57b3a21085f5860c4a807a"> 1651</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_START_Pos (0UL)                </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade5ab5f68a23a47109635907620b1289"> 1652</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_CTRL_REG_MRM_START_Msk (0x1UL)              </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  CACHE_MRM_HITS1WS_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaae73fe96c9c7e47942484e782967b5b6"> 1654</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Pos (0UL)           </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9808fbda9973258dbaa1f1e2c72d99df"> 1655</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Msk (0xffffffffUL)  </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CACHE_MRM_HITS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a3951bc1af92331faad2cb60ea72055"> 1657</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_HITS_REG_MRM_HITS_Pos (0UL)                 </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga789ec8683d6b999335c9cac2806263da"> 1658</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_HITS_REG_MRM_HITS_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  CACHE_MRM_HITS_THRES_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga07f66cf2c29cb07e5da4ca0098300abf"> 1660</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Pos (0UL)     </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga930ee35a28c5036d4ff92c42e31a0d7c"> 1661</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  CACHE_MRM_MISSES_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga99fedc7221085aa1592b26f06b85c710"> 1663</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_MISSES_REG_MRM_MISSES_Pos (0UL)             </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga137134c3b98f3884ce6e1ce81751e946"> 1664</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_MISSES_REG_MRM_MISSES_Msk (0xffffffffUL)    </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==============================================  CACHE_MRM_MISSES_THRES_REG  =============================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5a638b5385b33a4a3fa1a711aa402b5"> 1666</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Pos (0UL) </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3449f531b73fc2cf73ca0fd7ffdff4b6"> 1667</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CACHE_MRM_TINT_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga910aa3ada61f92133c754141dff55d84"> 1669</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_TINT_REG_MRM_TINT_Pos (0UL)                 </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga431542419350687f682d51a25868210d"> 1670</a></span>&#160;<span class="preprocessor">#define CACHE_CACHE_MRM_TINT_REG_MRM_TINT_Msk (0x7ffffUL)           </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SWD_RESET_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga710b7b72f6b833ada1b7073204a60ba8"> 1672</a></span>&#160;<span class="preprocessor">#define CACHE_SWD_RESET_REG_SWD_HW_RESET_REQ_Pos (0UL)              </span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabf6faad4c3d1f2e15298596fddbbe2f2"> 1673</a></span>&#160;<span class="preprocessor">#define CACHE_SWD_RESET_REG_SWD_HW_RESET_REQ_Msk (0x1UL)            </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/* ================                                       CHIP_VERSION                                        ================ */</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160; </div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">/* =====================================================  CHIP_ID1_REG  ====================================================== */</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b8fb40d870f0844609466bd9f60889e"> 1681</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_ID1_REG_CHIP_ID1_Pos (0UL)                </span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf27434a443b885315d44ed994eed3d89"> 1682</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_ID1_REG_CHIP_ID1_Msk (0xffUL)             </span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CHIP_ID2_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31f652b12ef56b06e7807f64c83bb566"> 1684</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_ID2_REG_CHIP_ID2_Pos (0UL)                </span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaef90453544e8b847380b7c055e72ae81"> 1685</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_ID2_REG_CHIP_ID2_Msk (0xffUL)             </span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CHIP_ID3_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1cd2efd002aa8891b2e316210a105c4d"> 1687</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_ID3_REG_CHIP_ID3_Pos (0UL)                </span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad49519a1e91aea2ae27d979a24eba01d"> 1688</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_ID3_REG_CHIP_ID3_Msk (0xffUL)             </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CHIP_ID4_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3fdcce85163d2eef05b676d50260c45a"> 1690</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_ID4_REG_CHIP_ID4_Pos (0UL)                </span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ffb609c9ff33baedfcd65708ebeba30"> 1691</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_ID4_REG_CHIP_ID4_Msk (0xffUL)             </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CHIP_REVISION_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab5abdc34c27025aa42ac4f31761d15e1"> 1693</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_REVISION_REG_CHIP_REVISION_Pos (0UL)      </span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga04c066f2c6073413874ac2af24e94856"> 1694</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_REVISION_REG_CHIP_REVISION_Msk (0xffUL)   </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CHIP_SWC_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae319bc32b22fdb6b447efdb377df79fa"> 1696</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_SWC_REG_CHIP_SWC_Pos (0UL)                </span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafbe027ec3360cda105be33f6c509c7e4"> 1697</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_SWC_REG_CHIP_SWC_Msk (0xfUL)              </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CHIP_TEST1_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67b98a4f43546a35c4256c3897b48558"> 1699</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_TEST1_REG_CHIP_LAYOUT_REVISION_Pos (0UL)  </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec294a4ae114203467eae982fc793637"> 1700</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_TEST1_REG_CHIP_LAYOUT_REVISION_Msk (0xffUL) </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CHIP_TEST2_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa2fe6af9d49a6a7204c64ede200f315d"> 1702</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_TEST2_REG_CHIP_METAL_OPTION_Pos (0UL)     </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ee5abe1f80bc3dc39282937fa5411cd"> 1703</a></span>&#160;<span class="preprocessor">#define CHIP_VERSION_CHIP_TEST2_REG_CHIP_METAL_OPTION_Msk (0xfUL)   </span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">/* ================                                        CMAC_CACHE                                         ================ */</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160; </div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">/* ==================================================  CM_CACHE_CTRL2_REG  =================================================== */</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga85fe636d60efd0f57f53894aa6fa53a7"> 1711</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_READY_Pos (28UL)        </span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e817fcd9085e55ae79413c3090464cb"> 1712</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_READY_Msk (0x10000000UL) </span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga47df924d8a606f6093cea87c397f204c"> 1713</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_RAM_INIT_Pos (27UL)     </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f9fb9aca2145208e9db895858e885a8"> 1714</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_RAM_INIT_Msk (0x8000000UL) </span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga227235da9ff8fa59aa33cdcbbd32acfd"> 1715</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_EF_LEN_Pos (17UL)       </span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace02efbc0af4053af942226095ff0b46"> 1716</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_EF_LEN_Msk (0x3fe0000UL) </span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f592f31dfd4e6524aee618f489f2601"> 1717</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Pos (16UL) </span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad3b69da1a1ba2f71ccaf595bd29a8f85"> 1718</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Msk (0x10000UL) </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga303062b8f50e5137788482026c2e3eba"> 1719</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Pos (14UL) </span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga459f21af560a1d9bfb683a8ccc7ee5e9"> 1720</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Msk (0xc000UL) </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaecb775d5a3c64fb2d6eee1a452bb83db"> 1721</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Pos (13UL) </span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga171bec638534dc4daab0abe6b8a2e6f8"> 1722</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Msk (0x2000UL) </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf9bd0ab8805976070aaea32a8a62fdca"> 1723</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Pos (12UL)  </span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga05096ee37ecba7d058f48a83ddae0bfe"> 1724</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Msk (0x1000UL) </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0bd98ecc231fd5e3ebcda65c27b67786"> 1725</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CGEN_Pos (10UL)         </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a1191ddd53ab84b81af3d13712baf74"> 1726</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CGEN_Msk (0x400UL)      </span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga47cd16d35a7dd0ed0461c3567344f403"> 1727</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_WEN_Pos (9UL)           </span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6915af173feb1db2d527461bf077dc8"> 1728</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_WEN_Msk (0x200UL)       </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad88ea9d606ac5e6ff6f84703bbf66024"> 1729</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_LEN_Pos (0UL)           </span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4e666927673aa48eb304c2e03ac2f1d"> 1730</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_LEN_Msk (0x1ffUL)       </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CM_CACHE_EFLASH_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga01eed0da8bbda7c292d182922593be5a"> 1732</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Pos (16UL) </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga71068cf44259ead4e00fd612b21d9518"> 1733</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Msk (0xffff0000UL) </span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0f339b65dc2ba2e33c6e327eec155cb4"> 1734</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Pos (4UL) </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga20d32a82897f0d60d821a6f2bc378377"> 1735</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Msk (0xfff0UL) </span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadd2504331884a546738f293ab68d0004"> 1736</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Pos (0UL) </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4adad1f0d8b7cdc6aaf7e8f0067145fb"> 1737</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Msk (0x7UL) </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CM_CACHE_FLASH_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac4605968a8ae633eb4419ee1d2321f9e"> 1739</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_BASE_Pos (16UL)  </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga27cf59e78d77c05767a6ae82a4b1e354"> 1740</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_BASE_Msk (0xffff0000UL) </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf61c727b631a5ae4d28e52ffe1e32e5f"> 1741</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Pos (4UL) </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d81e32c93ae41bccda58159162d8d3f"> 1742</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Msk (0xfff0UL) </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga20ce32f59ae8b3b864842a2ba9bf1592"> 1743</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_SIZE_Pos (0UL)   </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga641225a222d3fa5352a351d59f86d53b"> 1744</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_SIZE_Msk (0x7UL) </span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  CM_CACHE_MRM_CTRL_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac45e6a476adc6391556f63acd1db4245"> 1746</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Pos (4UL) </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac04667f06a762ff12892af024e87e6b8"> 1747</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Msk (0x10UL) </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf69cd6c15b178db4a44029b9ad465163"> 1748</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Pos (3UL) </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga757433af04acbdbad0400d0b660c6cab"> 1749</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Msk (0x8UL) </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga499a2b282daa547342039e3d6195718d"> 1750</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Pos (2UL) </span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga077774056d7895374ba2424f98d05bc2"> 1751</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Msk (0x4UL) </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga136840f34e649e02a36254b86f9dcf24"> 1752</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Pos (1UL)     </span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga143dbc7704880ae13574fca592bb485d"> 1753</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Msk (0x2UL)   </span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga64295a8869c82918b64baa39dea3f525"> 1754</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_START_Pos (0UL)        </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga984dbc72993241ed08d1a491ed8e47c4"> 1755</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_START_Msk (0x1UL)      </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  CM_CACHE_MRM_HITS1WS_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4595193aef80659c14d247742b287551"> 1757</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Pos (0UL)   </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab728dc16f5ba6fced81e2383073a2b63"> 1758</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  CM_CACHE_MRM_HITS_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga83242434c8d750fd8572524ce5450747"> 1760</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_HITS_REG_MRM_HITS_Pos (0UL)         </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf688dbd097a04f4355e47d00ed783b3a"> 1761</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_HITS_REG_MRM_HITS_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==============================================  CM_CACHE_MRM_HITS_THRES_REG  ============================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf993c865d78e8e4b57ec5e9d00971772"> 1763</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Pos (0UL) </span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf43179b7f1b62916a86bcc315ca00bd2"> 1764</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  CM_CACHE_MRM_MISSES_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac7b2c93a3ffdcef9a0cca7d21298cc30"> 1766</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_MISSES_REG_MRM_MISSES_Pos (0UL)     </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga89b3117d9dc11b74c74b4cfa9a5e822d"> 1767</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_MISSES_REG_MRM_MISSES_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor"></span><span class="comment">/* =============================================  CM_CACHE_MRM_MISSES_THRES_REG  ============================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga354c0759bcfc45eb291cb0e11d973972"> 1769</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Pos (0UL) </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga296e08b1904276a49d88426e86a478b5"> 1770</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  CM_CACHE_MRM_TINT_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6721e323053ca479fd754196113a79ec"> 1772</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_TINT_REG_MRM_TINT_Pos (0UL)         </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a849f5567a612895e960cb35ec0d4ba"> 1773</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_MRM_TINT_REG_MRM_TINT_Msk (0x7ffffUL)   </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CM_CACHE_RESET_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga796f29578525ccd1cde7617ec9c0390c"> 1775</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_RESET_REG_SWD_HW_RESET_REQ_Pos (0UL)    </span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67a5360f068e6aad44178610766c77f1"> 1776</a></span>&#160;<span class="preprocessor">#define CMAC_CACHE_CM_CACHE_RESET_REG_SWD_HW_RESET_REQ_Msk (0x1UL)  </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/* ================                                          CRG_AUD                                          ================ */</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160; </div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">/* ======================================================  PCM_DIV_REG  ====================================================== */</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga93cded35f76580c5fa03fca4e001fefc"> 1784</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PCM_DIV_REG_PCM_SRC_SEL_Pos (13UL)                  </span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga57c1313b944e6456c7eb64fbc7a37841"> 1785</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PCM_DIV_REG_PCM_SRC_SEL_Msk (0x2000UL)              </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga16c10dd09b695613bfc846e7c29d80a7"> 1786</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PCM_DIV_REG_CLK_PCM_EN_Pos (12UL)                   </span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b9534f6da209c237cc2981b12821690"> 1787</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PCM_DIV_REG_CLK_PCM_EN_Msk (0x1000UL)               </span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8053576646369012241611aea0671194"> 1788</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PCM_DIV_REG_PCM_DIV_Pos   (0UL)                     </span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga65eecf905cc280b33c1c66061ab0552f"> 1789</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PCM_DIV_REG_PCM_DIV_Msk   (0xfffUL)                 </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PCM_FDIV_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga16078ccf207be3ec42e9534a6815eaf8"> 1791</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PCM_FDIV_REG_PCM_FDIV_Pos (0UL)                     </span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf30d6e9f6b0c352588cfc2a64372e3c8"> 1792</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PCM_FDIV_REG_PCM_FDIV_Msk (0xffffUL)                </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  PDM_DIV_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac6b5a2ba99629e0ff6f5ccc1f2bddfd5"> 1794</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PDM_DIV_REG_PDM_MASTER_MODE_Pos (9UL)               </span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0d64bf0174cb3d2f7dba74ab6d63b471"> 1795</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PDM_DIV_REG_PDM_MASTER_MODE_Msk (0x200UL)           </span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2eb22787f770f525592c79b845517802"> 1796</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PDM_DIV_REG_CLK_PDM_EN_Pos (8UL)                    </span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b35c4fee6bbbdda71d9b19de53405a5"> 1797</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PDM_DIV_REG_CLK_PDM_EN_Msk (0x100UL)                </span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabd6be7f10f30e2155007da4d4ca942ad"> 1798</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PDM_DIV_REG_PDM_DIV_Pos   (0UL)                     </span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e43ddb748d77de886477e50ee237d63"> 1799</a></span>&#160;<span class="preprocessor">#define CRG_AUD_PDM_DIV_REG_PDM_DIV_Msk   (0xffUL)                  </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  SRC_DIV_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d8dc7b176e38e1a36283db041e48015"> 1801</a></span>&#160;<span class="preprocessor">#define CRG_AUD_SRC_DIV_REG_CLK_SRC2_EN_Pos (17UL)                  </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d6c869eac2b7412d3a6f4fb0ab2394b"> 1802</a></span>&#160;<span class="preprocessor">#define CRG_AUD_SRC_DIV_REG_CLK_SRC2_EN_Msk (0x20000UL)             </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92afcf973fb23d8531d8c54b7bd2f6c0"> 1803</a></span>&#160;<span class="preprocessor">#define CRG_AUD_SRC_DIV_REG_CLK_SRC_EN_Pos (16UL)                   </span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga02e34fdeb6aecd3b42542ed69a1f554c"> 1804</a></span>&#160;<span class="preprocessor">#define CRG_AUD_SRC_DIV_REG_CLK_SRC_EN_Msk (0x10000UL)              </span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga794a1040edf5f0e61a5ec36459eea854"> 1805</a></span>&#160;<span class="preprocessor">#define CRG_AUD_SRC_DIV_REG_SRC2_DIV_Pos  (8UL)                     </span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga504da55646225a728df3743c15db3618"> 1806</a></span>&#160;<span class="preprocessor">#define CRG_AUD_SRC_DIV_REG_SRC2_DIV_Msk  (0xff00UL)                </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ac184fb0a926499ea202c19f9b8cf6a"> 1807</a></span>&#160;<span class="preprocessor">#define CRG_AUD_SRC_DIV_REG_SRC_DIV_Pos   (0UL)                     </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6ced6dc21f43f5f11258266c6507236"> 1808</a></span>&#160;<span class="preprocessor">#define CRG_AUD_SRC_DIV_REG_SRC_DIV_Msk   (0xffUL)                  </span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">/* ================                                          CRG_COM                                          ================ */</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160; </div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">/* ======================================================  CLK_COM_REG  ====================================================== */</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga84b6d704fefce387dcf6285781d8d077"> 1816</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_I2C_CLK_SEL_Pos (7UL)                   </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga34a358991f57ce0c4e907b342cae3c96"> 1817</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_I2C_CLK_SEL_Msk (0x80UL)                </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga27dcb0b82d1c717816230de92824d8ee"> 1818</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_I2C_ENABLE_Pos (6UL)                    </span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaac9b2ef8d9d8d001cfa75255f9f27186"> 1819</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_I2C_ENABLE_Msk (0x40UL)                 </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c0b9108b8c3599dc4738fd6ec86fc13"> 1820</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_SPI_CLK_SEL_Pos (5UL)                   </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf4cf2fed7089379d76f8a2561543fda6"> 1821</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_SPI_CLK_SEL_Msk (0x20UL)                </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa2f7b15d4f33e1add6ea94bbb494a6d"> 1822</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_SPI_ENABLE_Pos (4UL)                    </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba6902c6a69c78c06f53bc7b11215d2f"> 1823</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_SPI_ENABLE_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb4e24d70b605862456c1eae16b8196a"> 1824</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_UART2_CLK_SEL_Pos (3UL)                 </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a5e54ad8637aaa01e5216d526072709"> 1825</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_UART2_CLK_SEL_Msk (0x8UL)               </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec64e113dc50d53be7ca16932d5a7853"> 1826</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_UART2_ENABLE_Pos (2UL)                  </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90d7205bbf1a1cfbd446efc0921ffb1c"> 1827</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_UART2_ENABLE_Msk (0x4UL)                </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa8a5f250c22c89daef466ba0b4dbec8e"> 1828</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_UART_CLK_SEL_Pos (1UL)                  </span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7fd68f2c920fbda73e79145483e8a498"> 1829</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_UART_CLK_SEL_Msk (0x2UL)                </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga332cf8103020ddf7586500a3b200b62a"> 1830</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_UART_ENABLE_Pos (0UL)                   </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafd69a815c28a74eaa7c75c3a23de3d89"> 1831</a></span>&#160;<span class="preprocessor">#define CRG_COM_CLK_COM_REG_UART_ENABLE_Msk (0x1UL)                 </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  RESET_CLK_COM_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae273b1bfb2976f279bbf8458d89aadb4"> 1833</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_I2C_CLK_SEL_Pos (7UL)             </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad47fa68fc01e882415e938d265c01ecf"> 1834</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_I2C_CLK_SEL_Msk (0x80UL)          </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga581a004b7d591e027d5cb5ffbef042fb"> 1835</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_I2C_ENABLE_Pos (6UL)              </span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga33f9cd90e9f780cbcdef10c4ddda74f7"> 1836</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_I2C_ENABLE_Msk (0x40UL)           </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga785214b8a2e290748757ab64a4b7e097"> 1837</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Pos (5UL)             </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga023a0b3649079da5de7796c0fe6daa2c"> 1838</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Msk (0x20UL)          </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d6d4543f306c96673a1f426e841688b"> 1839</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Pos (4UL)              </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4cbd3fd8d29264c610cb698a7efc6ee3"> 1840</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Msk (0x10UL)           </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga161dc9a11f04a6251bce275ee03654d3"> 1841</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_UART2_CLK_SEL_Pos (3UL)           </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga593fb5ee9966540f35618e443bdf6e5f"> 1842</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_UART2_CLK_SEL_Msk (0x8UL)         </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga51254b55e1882397696ec1f91cdc810e"> 1843</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_UART2_ENABLE_Pos (2UL)            </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e14fd23234cc1c20734e60753402356"> 1844</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_UART2_ENABLE_Msk (0x4UL)          </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa06ff882f61323888ad137a7ea0cca57"> 1845</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_UART_CLK_SEL_Pos (1UL)            </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe46e350cee80a8e61cbba81a841a573"> 1846</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_UART_CLK_SEL_Msk (0x2UL)          </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac21215395ed89f8b5f1dac6b16a5c38e"> 1847</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_UART_ENABLE_Pos (0UL)             </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga38025a4c3cb0a1e05e003111c34e00dd"> 1848</a></span>&#160;<span class="preprocessor">#define CRG_COM_RESET_CLK_COM_REG_UART_ENABLE_Msk (0x1UL)           </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SET_CLK_COM_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe4858a436de800d28eb4fa739378df3"> 1850</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_I2C_CLK_SEL_Pos (7UL)               </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga46deb16c2ee04738a6aa17e6ddd4c60c"> 1851</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_I2C_CLK_SEL_Msk (0x80UL)            </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab4b81f92f40d1545b6f8fba76af4f270"> 1852</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_I2C_ENABLE_Pos (6UL)                </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1fe9c04af01b00c5ed82e5bf679f0d4"> 1853</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_I2C_ENABLE_Msk (0x40UL)             </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae02409ff3cae8fc99b4550de91741fb7"> 1854</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_SPI_CLK_SEL_Pos (5UL)               </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90fbddc0dba880b6edb2bc9232f4f122"> 1855</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_SPI_CLK_SEL_Msk (0x20UL)            </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabe93d0ce9de5b597bff3b97b4187befd"> 1856</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Pos (4UL)                </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8dcfcac5e75ff6836de194bd1ae0d222"> 1857</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Msk (0x10UL)             </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf589309c016c6b340d99a8a51e4a2876"> 1858</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_UART2_CLK_SEL_Pos (3UL)             </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56fc3148e8119baccd2f636d3fc561a7"> 1859</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_UART2_CLK_SEL_Msk (0x8UL)           </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga887246dde62169c7b46b313c56433635"> 1860</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_UART2_ENABLE_Pos (2UL)              </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a8deb1fe2e5667491235fa4e93a870d"> 1861</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_UART2_ENABLE_Msk (0x4UL)            </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga30e4203ccdb4863744563f11d52702ef"> 1862</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_UART_CLK_SEL_Pos (1UL)              </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae08691728622528859086daa34c3a537"> 1863</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_UART_CLK_SEL_Msk (0x2UL)            </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac16d69d7c80160888bb40692ed2919c1"> 1864</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_UART_ENABLE_Pos (0UL)               </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga938c587f0698c082cc71d12fb85acb69"> 1865</a></span>&#160;<span class="preprocessor">#define CRG_COM_SET_CLK_COM_REG_UART_ENABLE_Msk (0x1UL)             </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">/* ================                                          CRG_PER                                          ================ */</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160; </div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment">/* ======================================================  CLK_PER_REG  ====================================================== */</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga365c17f0692ad3c34f1bf71045afe8ce"> 1873</a></span>&#160;<span class="preprocessor">#define CRG_PER_CLK_PER_REG_GPADC_CLK_SEL_Pos (0UL)                 </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b879960e5148ffb5630c300feafceec"> 1874</a></span>&#160;<span class="preprocessor">#define CRG_PER_CLK_PER_REG_GPADC_CLK_SEL_Msk (0x1UL)               </span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  RESET_CLK_PER_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacec25f9b9e2ea6cf669849509bb90020"> 1876</a></span>&#160;<span class="preprocessor">#define CRG_PER_RESET_CLK_PER_REG_GPADC_CLK_SEL_Pos (0UL)           </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga49682647bf5a7f2214764f31f7f2e56f"> 1877</a></span>&#160;<span class="preprocessor">#define CRG_PER_RESET_CLK_PER_REG_GPADC_CLK_SEL_Msk (0x1UL)         </span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SET_CLK_PER_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3288e6a00ad5bb91d13ea45ecc636b24"> 1879</a></span>&#160;<span class="preprocessor">#define CRG_PER_SET_CLK_PER_REG_GPADC_CLK_SEL_Pos (0UL)             </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6625a6e0a210fed4d968b41336e071ab"> 1880</a></span>&#160;<span class="preprocessor">#define CRG_PER_SET_CLK_PER_REG_GPADC_CLK_SEL_Msk (0x1UL)           </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">/* ================                                          CRG_SYS                                          ================ */</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160; </div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">/* ======================================================  CLK_SYS_REG  ====================================================== */</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160; </div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160; </div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">/* ================                                          CRG_TOP                                          ================ */</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160; </div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/* ====================================================  ANA_STATUS_REG  ===================================================== */</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b9728ed73b2990029418543cef71df1"> 1895</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_LDO_GPADC_OK_Pos (8UL)               </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga900edb82b5e15a80ddd7c24858e0fdd3"> 1896</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_LDO_GPADC_OK_Msk (0x100UL)           </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39a67ada3133e0885c7316aa986fc316"> 1897</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VEFLASH_OK_Pos (7UL)        </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga707178855e28124a70b48654548105be"> 1898</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VEFLASH_OK_Msk (0x80UL)     </span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga477f0d0bcd12806b6997e5953a6a3741"> 1899</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDCDC_OK_Pos (6UL)          </span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7be0fff23f3f6cc78291926910556f32"> 1900</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDCDC_OK_Msk (0x40UL)       </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac85f3b4d05c2a7f02d7f347005d8a940"> 1901</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDDIO_OK_Pos (5UL)          </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga88f7aeae880100516388011c1c254564"> 1902</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDDIO_OK_Msk (0x20UL)       </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga273111172220765ac68f8f41e70b9a4b"> 1903</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDD_OK_Pos (4UL)            </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ed199c1abace54452613bd6a81a780c"> 1904</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDD_OK_Msk (0x10UL)         </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabc757b13c6008714a7e99788dd09a37d"> 1905</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_LDO_IO_OK_Pos (3UL)                  </span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaad2b372c91eb638ca80b91de2f281fcb"> 1906</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_LDO_IO_OK_Msk (0x8UL)                </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga338c5c4d14f50f8f41eb68cad62bca07"> 1907</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_LDO_LOW_OK_Pos (2UL)                 </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7dffde8faad360b9f971a4044a24bdb6"> 1908</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_LDO_LOW_OK_Msk (0x4UL)               </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga41442f6bf0e2c0915d2edf7882a63f1e"> 1909</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_LDO_CORE_OK_Pos (1UL)                </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga420d5baa42af22fec424b983094cee5f"> 1910</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_LDO_CORE_OK_Msk (0x2UL)              </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a0c5d2ff8b29eb821add33e1ec5e3af"> 1911</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BANDGAP_OK_Pos (0UL)                 </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca59244b708e2dfe5a16b6beec10f363"> 1912</a></span>&#160;<span class="preprocessor">#define CRG_TOP_ANA_STATUS_REG_BANDGAP_OK_Msk (0x1UL)               </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  BANDGAP_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac914c265bc4a8487d2fdab6803c1283d"> 1914</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BANDGAP_REG_BGR_ITRIM_Pos (6UL)                     </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga464ba78ffd554bfc3e305365eaa79594"> 1915</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BANDGAP_REG_BGR_ITRIM_Msk (0x7c0UL)                 </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga10532f5f75cc9c3ce17a1988e7790313"> 1916</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BANDGAP_REG_BGR_TRIM_Pos  (0UL)                     </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac376e333fde154aeeb5142f7f6fad69f"> 1917</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BANDGAP_REG_BGR_TRIM_Msk  (0x1fUL)                  </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  BIAS_VREF_SEL_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8e8e543d5fc7151e9b3455f22a107e6c"> 1919</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF2_SEL_Pos (4UL)       </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad65aa9d918be7c4747c3f51c0afd7988"> 1920</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF2_SEL_Msk (0xf0UL)    </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga124d43afee951650cebfd6bf187ae9fe"> 1921</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF1_SEL_Pos (0UL)       </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga316ccc2e261453dc49d02b596998102f"> 1922</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF1_SEL_Msk (0xfUL)     </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  BOD_CTRL_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacbd7fd1c3cc5d50da5cbc36a5a68a24a"> 1924</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_VDDIO_MASK_Pos (8UL)               </span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae312b42e75584f53fc87f3979e181b3e"> 1925</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_VDDIO_MASK_Msk (0x100UL)           </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1990c9a4f021e21db012424198497bed"> 1926</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_VDCDC_MASK_Pos (7UL)               </span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a55d8e17b13046b2e63c96e4e7aa077"> 1927</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_VDCDC_MASK_Msk (0x80UL)            </span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga34805e7d0b27a18b9d9973c9ffed53fb"> 1928</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_VDD_MASK_Pos (6UL)                 </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga51798eb67263d20a24975537e73a286d"> 1929</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_VDD_MASK_Msk (0x40UL)              </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga958c3a2c45493176ad5163b76a8bef3a"> 1930</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDDIO_COMP_Pos (4UL)           </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga131d66eddfc8bc304dc6a2fae58f26cc"> 1931</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDDIO_COMP_Msk (0x10UL)        </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae90313ef9692f0cc0a21da84984b2720"> 1932</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDCDC_COMP_Pos (3UL)           </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaea7423e7b0af448527106df126f87047"> 1933</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDCDC_COMP_Msk (0x8UL)         </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61139223ace8df8df50d15128179085e"> 1934</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDD_COMP_Pos (2UL)             </span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4b47ffa2a28fcc491da06fcccf0cab33"> 1935</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDD_COMP_Msk (0x4UL)           </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6dee7c8ddb1344bf7689f634a347a2ba"> 1936</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_SEL_VDD_LVL_Pos (0UL)              </span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabc70edc4a44984afb27a1c89c3b5a78e"> 1937</a></span>&#160;<span class="preprocessor">#define CRG_TOP_BOD_CTRL_REG_BOD_SEL_VDD_LVL_Msk (0x3UL)            </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CLK_AMBA_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a7c672268fa9aaf6dae75c32871512c"> 1939</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_QSPI_ENABLE_Pos (12UL)                 </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc27f8ea8ac2a6f9a8d8541095ba68a3"> 1940</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_QSPI_ENABLE_Msk (0x1000UL)             </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadba2d3cb5519007ec700fe57a01d4836"> 1941</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_QSPI_DIV_Pos (10UL)                    </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0030e7ef09a033c5b5003097bf2d229e"> 1942</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_QSPI_DIV_Msk (0xc00UL)                 </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e764abd6b2cc9d4bdf5430c3e54736f"> 1943</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_QDEC_CLK_ENABLE_Pos (7UL)              </span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae34e2652cea5eb122b883ec42b927d95"> 1944</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_QDEC_CLK_ENABLE_Msk (0x80UL)           </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf03e6e66dba19831ec4813b5ed34911f"> 1945</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_AES_CLK_ENABLE_Pos (6UL)               </span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf751ccd3eb6c8ef044f2f452bacab9ca"> 1946</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_AES_CLK_ENABLE_Msk (0x40UL)            </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacd8d4e1f920362d282920650d6473d44"> 1947</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_PCLK_DIV_Pos (4UL)                     </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga78e06bb4306d7b6bf8bebd733c55b9a5"> 1948</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_PCLK_DIV_Msk (0x30UL)                  </span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb0e20a952be7497f90a89182fa3786d"> 1949</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_HCLK_DIV_Pos (0UL)                     </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3fe66db84bff15e87a21089fc232f7c8"> 1950</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_AMBA_REG_HCLK_DIV_Msk (0x7UL)                   </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CLK_CTRL_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf03c1a9b8fed44cac81c3a1af7062cad"> 1952</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Pos (15UL)          </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaab78a0caee58f912ca325e0d0175fb28"> 1953</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Msk (0x8000UL)      </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaab022fafc42998ddc374070428b914dd"> 1954</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Pos (14UL)          </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9af8f591f7e6821ca4c6e114f736c907"> 1955</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk (0x4000UL)      </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c260241b53c5adb1460778db42ca932"> 1956</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Pos (13UL)            </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4bf6e96a85920df70f6824a3eacdef4d"> 1957</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk (0x2000UL)        </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa85bb14c3b3897ac3f97a36e55b8aeca"> 1958</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos (12UL)           </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39669dc6712e6025cb3e695e628a6074"> 1959</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk (0x1000UL)       </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga88f869f2a3b14bd98d0b07bc801c198b"> 1960</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_XTAL32M_DISABLE_Pos (5UL)              </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac51cba0fa11025b4a2c9f969b575b13e"> 1961</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_XTAL32M_DISABLE_Msk (0x20UL)           </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac209f4a85273d2aeeca94fe95ba84a7a"> 1962</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_LP_CLK_SEL_Pos (2UL)                   </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19c8110af5690c4b396d8e023a97ec34"> 1963</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_LP_CLK_SEL_Msk (0xcUL)                 </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga866ca7dc1dc46b5ef7e3f4f1fcf945cf"> 1964</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_SYS_CLK_SEL_Pos (0UL)                  </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ceccb7bd7d738a97ff28d5d9ba6cc96"> 1965</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_CTRL_REG_SYS_CLK_SEL_Msk (0x3UL)                </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CLK_RADIO_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0470bebb0a0c2dfb3b52da7d9b1522a"> 1967</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RADIO_REG_RFCU_ENABLE_Pos (3UL)                 </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5cc51a0d3b3bb493dce6eb525cb95667"> 1968</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RADIO_REG_RFCU_ENABLE_Msk (0x8UL)               </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga452df37f23a279cfa273256e2bb33504"> 1969</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RADIO_REG_CMAC_SYNCH_RESET_Pos (2UL)            </span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga867ba86aea6dd8743c7686e5f33414db"> 1970</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RADIO_REG_CMAC_SYNCH_RESET_Msk (0x4UL)          </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga80fd4a0d2d4bfb31635cedd4a682a83e"> 1971</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RADIO_REG_CMAC_CLK_SEL_Pos (1UL)                </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga947205bf6c0552eddf37d073e01b354a"> 1972</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RADIO_REG_CMAC_CLK_SEL_Msk (0x2UL)              </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab8af01e793820d0f17c6f137dcfb5038"> 1973</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RADIO_REG_CMAC_CLK_ENABLE_Pos (0UL)             </span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e02d92453ff14835d8a35ad9ff87fd5"> 1974</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RADIO_REG_CMAC_CLK_ENABLE_Msk (0x1UL)           </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CLK_RC32M_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga568e004ff94178061c8a56615d4e8558"> 1976</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RC32M_REG_RC32M_COSC_Pos (7UL)                  </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga36f275659bf1030ae71c972df2588907"> 1977</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RC32M_REG_RC32M_COSC_Msk (0x780UL)              </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga218ccae9961e10d4327c4983698c426c"> 1978</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RC32M_REG_RC32M_RANGE_Pos (5UL)                 </span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1646a620844ba262ae86ad7c08c87a28"> 1979</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RC32M_REG_RC32M_RANGE_Msk (0x60UL)              </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0cb4b458ce8d473ccc75331d08b58f99"> 1980</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RC32M_REG_RC32M_BIAS_Pos (1UL)                  </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f7fef4e7f45281e2879f209c3e38d7e"> 1981</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RC32M_REG_RC32M_BIAS_Msk (0x1eUL)               </span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga57ce6d345a458d3177a5610c00914fdd"> 1982</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RC32M_REG_RC32M_ENABLE_Pos (0UL)                </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga06d772e1509bc2fe10f9c307e95ac7e2"> 1983</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RC32M_REG_RC32M_ENABLE_Msk (0x1UL)              </span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  CLK_RCLP_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga789c16c737341525763cfd74edc8ff90"> 1985</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCLP_REG_RCLP_TRIM_Pos (3UL)                    </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59f82d250962179bb5da5af2af6dd0c5"> 1986</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCLP_REG_RCLP_TRIM_Msk (0x78UL)                 </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac12e0c5032af16674237e1a2bb38c9dd"> 1987</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCLP_REG_RCLP_LOW_SPEED_FORCE_Pos (2UL)         </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5941d51518d8876e3b12a29dbbc7363"> 1988</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCLP_REG_RCLP_LOW_SPEED_FORCE_Msk (0x4UL)       </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga183b3ce31712bd448e6d59277f74a48c"> 1989</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCLP_REG_RCLP_HIGH_SPEED_FORCE_Pos (1UL)        </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4cf850ac74cd18b7f3f7f7f11d76cbd7"> 1990</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCLP_REG_RCLP_HIGH_SPEED_FORCE_Msk (0x2UL)      </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacad3689abe6723b66c3ce6c1c46dd1f9"> 1991</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCLP_REG_RCLP_DISABLE_Pos (0UL)                 </span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0c468359613023aced3343e1402fe9b"> 1992</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCLP_REG_RCLP_DISABLE_Msk (0x1UL)               </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  CLK_RCX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a10aa81accca6edddfe6697320c83fa"> 1994</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCX_REG_RCX_BIAS_Pos  (7UL)                     </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab44d22db27bbc5d382e92b63e1156eb4"> 1995</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCX_REG_RCX_BIAS_Msk  (0x780UL)                 </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a5123a3c24f6d58a6941fd3c4875f28"> 1996</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCX_REG_RCX_C0_Pos    (6UL)                     </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga57e94c5d779331e4a72bea5934562989"> 1997</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCX_REG_RCX_C0_Msk    (0x40UL)                  </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5e94ac08d0d54b50d8ae5fe188445a31"> 1998</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCX_REG_RCX_CADJUST_Pos (1UL)                   </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaccad45df1c20ccb2664b894e5e46d0f"> 1999</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCX_REG_RCX_CADJUST_Msk (0x3eUL)                </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45f6f8c4b15dcbda2a2489e41bc5474c"> 2000</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCX_REG_RCX_ENABLE_Pos (0UL)                    </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3de84f17561b63ae634c5a0c98703d89"> 2001</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RCX_REG_RCX_ENABLE_Msk (0x1UL)                  </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CLK_RTCDIV_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaa859966d846d187eb5b6daa118accdd"> 2003</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_RESET_REQ_Pos (21UL)             </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabca49176053fb78893f52d315006a0cc"> 2004</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_RESET_REQ_Msk (0x200000UL)       </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1bb901c1f68ef5e9cea69b593aa050d1"> 2005</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_ENABLE_Pos (20UL)            </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e7cae15b33ce2b172c8209a78416541"> 2006</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_ENABLE_Msk (0x100000UL)      </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0328fd1812239fa46f2fee767c51618e"> 2007</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_DENOM_Pos (19UL)             </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5f733e9f3c154658c8d7387cdee7427"> 2008</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_DENOM_Msk (0x80000UL)        </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaae12f4ae514a66375a5e62ceea48a6f"> 2009</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_INT_Pos (10UL)               </span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf5da5d2cbfd332283620b4252c9e94fb"> 2010</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_INT_Msk (0x7fc00UL)          </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabda1a87acc214ce2c975d0c682cb3b1b"> 2011</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_FRAC_Pos (0UL)               </span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec7a187e4f0a405a466a6b0fac015b7d"> 2012</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_FRAC_Msk (0x3ffUL)           </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CLK_SWITCH2XTAL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga10f84436673eb88e67c3f9424199a5ba"> 2014</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_SWITCH2XTAL_REG_SWITCH2XTAL_Pos (0UL)           </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae419e469ca546a0c7e517355103bef09"> 2015</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_SWITCH2XTAL_REG_SWITCH2XTAL_Msk (0x1UL)         </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  CLK_TMR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga11aaeef9a6c0007cedac4e5315eb7db5"> 2017</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_TMR_REG_TMR2_PWM_AON_MODE_Pos (2UL)             </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c95da38dd7c0934b282f3e5decca6fe"> 2018</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_TMR_REG_TMR2_PWM_AON_MODE_Msk (0x4UL)           </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f6816b19f6950886012421b0e292afc"> 2019</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_TMR_REG_TMR_PWM_AON_MODE_Pos (1UL)              </span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeef905851d3e3199bc0a6f23c7209436"> 2020</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_TMR_REG_TMR_PWM_AON_MODE_Msk (0x2UL)            </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3681f365024c7552823e65470865b081"> 2021</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_TMR_REG_WAKEUPCT_ENABLE_Pos (0UL)               </span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab15c5ab017d718045fe58eb12814e3ad"> 2022</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_TMR_REG_WAKEUPCT_ENABLE_Msk (0x1UL)             </span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  CLK_XTAL32K_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaabc349e4dd8488fa901bd024a961241c"> 2024</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_VDDX_TRIM_Pos (9UL)         </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f96790e544a268fe6c6b09a7625aaac"> 2025</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_VDDX_TRIM_Msk (0x1e00UL)    </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3bfb81201e456664336cf52faca1e974"> 2026</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_DISABLE_AMPREG_Pos (7UL)    </span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac414345420cc79a8cf7495d63c8832ea"> 2027</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_DISABLE_AMPREG_Msk (0x80UL) </span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga351497cd9686d32e55f4266cd6145bb5"> 2028</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_CUR_Pos (3UL)               </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2be6cedec723cee2ff3b57a9a284220e"> 2029</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_CUR_Msk (0x78UL)            </span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c8c2f3cd93b7385731658b1b961a196"> 2030</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_RBIAS_Pos (1UL)             </span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b131a6c85da7ce8f5a23ef63dc7ae95"> 2031</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_RBIAS_Msk (0x6UL)           </span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac73e1ab4bae5bcd2c1d0731d66edb29b"> 2032</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_ENABLE_Pos (0UL)            </span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1c3b412a2f27497cd09b7549a4e13290"> 2033</a></span>&#160;<span class="preprocessor">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_ENABLE_Msk (0x1UL)          </span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  DISCHARGE_RAIL_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaad92d3a1583ac3fa97b6f72bca2f2c3b"> 2035</a></span>&#160;<span class="preprocessor">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDD_Pos (2UL)              </span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga957f9ad7678e06326f29f184a8692960"> 2036</a></span>&#160;<span class="preprocessor">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDD_Msk (0x4UL)            </span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa7f831194ea0149d1936a36c2fdfc25e"> 2037</a></span>&#160;<span class="preprocessor">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDCDC_Pos (1UL)            </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac8569ac9b240a6d0a6fc21cad0f7f122"> 2038</a></span>&#160;<span class="preprocessor">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDCDC_Msk (0x2UL)          </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0fb43d8217ee92c78eb81e809eca2d28"> 2039</a></span>&#160;<span class="preprocessor">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VIO_Pos (0UL)              </span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2bd50507ad929c12d2808f4f27c074e6"> 2040</a></span>&#160;<span class="preprocessor">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VIO_Msk (0x1UL)            </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  HIBERN_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ee75e670f0f61ed0e573b12acb595ff"> 2042</a></span>&#160;<span class="preprocessor">#define CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_MASK_Pos (4UL)          </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaefd69cba713dc377fac1539886aca6c8"> 2043</a></span>&#160;<span class="preprocessor">#define CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_MASK_Msk (0x30UL)       </span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga210553e860a2ee565d6d1ad6141a7dca"> 2044</a></span>&#160;<span class="preprocessor">#define CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_POLARITY_Pos (2UL)      </span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1418027909a3422aa596322fb2a79125"> 2045</a></span>&#160;<span class="preprocessor">#define CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_POLARITY_Msk (0xcUL)    </span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6e8d5548e05e696e4fd53e1638581e1"> 2046</a></span>&#160;<span class="preprocessor">#define CRG_TOP_HIBERN_CTRL_REG_HIBERNATION_ENABLE_Pos (0UL)        </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga499978d682c1c2233ada75681358ca12"> 2047</a></span>&#160;<span class="preprocessor">#define CRG_TOP_HIBERN_CTRL_REG_HIBERNATION_ENABLE_Msk (0x1UL)      </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  P0_PAD_LATCH_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaef60b39db228c1d8456839796bdc0504"> 2049</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P0_PAD_LATCH_REG_P0_LATCH_EN_Pos (0UL)              </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8533af8c59f5fca4f5b139d65e0eaa14"> 2050</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P0_PAD_LATCH_REG_P0_LATCH_EN_Msk (0xffffUL)         </span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  P0_RESET_PAD_LATCH_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5b91304e8e3e37ba1fcb9d97a2e53766"> 2052</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P0_RESET_PAD_LATCH_REG_P0_RESET_LATCH_EN_Pos (0UL)  </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa7f2b5aebb21301a01c042d0d1230c5b"> 2053</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P0_RESET_PAD_LATCH_REG_P0_RESET_LATCH_EN_Msk (0xffffUL) </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  P0_SET_PAD_LATCH_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3890289472b25ef360d9e691c8166f93"> 2055</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P0_SET_PAD_LATCH_REG_P0_SET_LATCH_EN_Pos (0UL)      </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac6294171889065accda0b378bf14d419"> 2056</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P0_SET_PAD_LATCH_REG_P0_SET_LATCH_EN_Msk (0xffffUL) </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  P1_PAD_LATCH_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac01d573b9115d4ed5429c6ff3fa11584"> 2058</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P1_PAD_LATCH_REG_P1_LATCH_EN_Pos (0UL)              </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga00fc6afc2c32f23348b2c6c2e21894ee"> 2059</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P1_PAD_LATCH_REG_P1_LATCH_EN_Msk (0xffffUL)         </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  P1_RESET_PAD_LATCH_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae44384b18bbdcd4517d6a4b2b08a8cd7"> 2061</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P1_RESET_PAD_LATCH_REG_P1_RESET_LATCH_EN_Pos (0UL)  </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5fb0875d31c3e59cce0eac0424f0709a"> 2062</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P1_RESET_PAD_LATCH_REG_P1_RESET_LATCH_EN_Msk (0xffffUL) </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  P1_SET_PAD_LATCH_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga80b43f724c661b55f088e9c695e32dec"> 2064</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P1_SET_PAD_LATCH_REG_P1_SET_LATCH_EN_Pos (0UL)      </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c7d43443d383e56d17ad0171c3a1f67"> 2065</a></span>&#160;<span class="preprocessor">#define CRG_TOP_P1_SET_PAD_LATCH_REG_P1_SET_LATCH_EN_Msk (0xffffUL) </span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PMU_CTRL_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac35946e9f8e08dbe917e4c30cba25f64"> 2067</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_RETAIN_CMAC_CACHE_Pos (11UL)           </span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga11a462399b3951cd689aab8408951e92"> 2068</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_RETAIN_CMAC_CACHE_Msk (0x800UL)        </span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga13f9b9b9a4e8267f78023e1668400213"> 2069</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_AUD_SLEEP_Pos (10UL)                   </span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga044f6c48f15c2834006a12a6cd561307"> 2070</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_AUD_SLEEP_Msk (0x400UL)                </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac35002ec436918f6cdfe24c05b6106a6"> 2071</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_LP_CLK_OUTPUT_EN_Pos (9UL)             </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5d462c267bbb205c5d26ea46e5bdebd"> 2072</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_LP_CLK_OUTPUT_EN_Msk (0x200UL)         </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa03fed777dc81c19b9a1e91708e0e9f5"> 2073</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_RETAIN_CACHE_Pos (7UL)                 </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f6a4ea02dab65f553d74638ea274aa3"> 2074</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_RETAIN_CACHE_Msk (0x80UL)              </span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab97efd56bb2b5d3062cf11958a6d78b3"> 2075</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_SYS_SLEEP_Pos (6UL)                    </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac18af2838e54feec743ce37c4d5efb09"> 2076</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_SYS_SLEEP_Msk (0x40UL)                 </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7acd69e49ffe2f5d6aa862f70f3ad000"> 2077</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_RESET_ON_WAKEUP_Pos (5UL)              </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92b04d0d0ca8d91a1836b0c0a5357ca8"> 2078</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_RESET_ON_WAKEUP_Msk (0x20UL)           </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb48a3e771aca79de74356bf1bc02147"> 2079</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_MAP_BANDGAP_EN_Pos (4UL)               </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72895e5e4c365e6e1f48b9f9ac816cc3"> 2080</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_MAP_BANDGAP_EN_Msk (0x10UL)            </span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9f90ceb2f34d8c60f00ea53b7d46c660"> 2081</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_COM_SLEEP_Pos (3UL)                    </span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0730be0a673f03dccd05cce622fb7e7c"> 2082</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_COM_SLEEP_Msk (0x8UL)                  </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad6516042c3e233311cba9834cc9fb225"> 2083</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_TIM_SLEEP_Pos (2UL)                    </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e27062c753f3b7daa01ef392dd05f21"> 2084</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_TIM_SLEEP_Msk (0x4UL)                  </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ba90d8ed498fe3f827f94468db9b043"> 2085</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_RADIO_SLEEP_Pos (1UL)                  </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga683b613217c1ce52368e1c084249cb0e"> 2086</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_RADIO_SLEEP_Msk (0x2UL)                </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c03596f3ac72430f8065c7834d99d2d"> 2087</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_PERIPH_SLEEP_Pos (0UL)                 </span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac4d363ce7e839b7d118faf160d825928"> 2088</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_CTRL_REG_PERIPH_SLEEP_Msk (0x1UL)               </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PMU_SLEEP_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe49fb61773e8c5ece3e32e11c547d3a"> 2090</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_Pos (16UL)                </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4051f70edee15b137e7f95ba83b3bc6"> 2091</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_Msk (0x10000UL)           </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafae098b386d96761dfcabf2ebe33f57e"> 2092</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_LDO_OK_BYPASS_Pos (15UL)              </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48ee9d97a597fa714d67ce0c4cc7ef1a"> 2093</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_LDO_OK_BYPASS_Msk (0x8000UL)          </span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4661bd0ae1d5da98909cc2419aeb539e"> 2094</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_SKIP_BGR_OK_Pos (14UL)    </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0aa773bcf3f7ef2465f00fa1244a545c"> 2095</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_SKIP_BGR_OK_Msk (0x4000UL) </span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabed27375f78533cb8845d89dae3b2e00"> 2096</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_BOD_MASK_BGR_OK_Pos (13UL)            </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad9bd50c899cd0065195383ec3e9633cd"> 2097</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_BOD_MASK_BGR_OK_Msk (0x2000UL)        </span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga10823cdf89b9f796670f3bc1e7638bb4"> 2098</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_BG_ENABLE_SLEEP_Pos (12UL)            </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9a4d3071e8a99c17e9ad2ec451b042f0"> 2099</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_BG_ENABLE_SLEEP_Msk (0x1000UL)        </span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaefb5ee14bd8ac0b0da05d463b8fd531e"> 2100</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_BG_REFRESH_INTERVAL_Pos (0UL)         </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga322b55a79ea87ef09ac836d00b49e684"> 2101</a></span>&#160;<span class="preprocessor">#define CRG_TOP_PMU_SLEEP_REG_BG_REFRESH_INTERVAL_Msk (0xfffUL)     </span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  POR_PIN_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3314e4afde68123be8ab3fd011e9c7f6"> 2103</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POR_PIN_REG_POR_PIN_POLARITY_Pos (7UL)              </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac31ee628997b1344250172f92fb2cb2a"> 2104</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POR_PIN_REG_POR_PIN_POLARITY_Msk (0x80UL)           </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf99c3b7fc378ba4ef9497b14e6ddcdaf"> 2105</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POR_PIN_REG_POR_PIN_SELECT_Pos (0UL)                </span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9ce5f890be6ba02a23623139fceeb373"> 2106</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POR_PIN_REG_POR_PIN_SELECT_Msk (0x3fUL)             </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  POR_TIMER_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d1a54f663370c60d9019bee9aa64dac"> 2108</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POR_TIMER_REG_POR_TIME_Pos (0UL)                    </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ed92042ac2e545cf38ac2ed0e97869f"> 2109</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POR_TIMER_REG_POR_TIME_Msk (0x7fUL)                 </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  POWER_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae812d32144a8cada393357c6c6b98da8"> 2111</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_VREF_ENABLE_Pos (14UL)  </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaab4357dcb5872dfa4bc0c22529d40ab2"> 2112</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_VREF_ENABLE_Msk (0x4000UL) </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga825243156bb40c9f17dfb6c5a49ed0c5"> 2113</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_VREF_ENABLE_Pos (13UL)    </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2fdebd6bd832232d187809b781acf2f5"> 2114</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_VREF_ENABLE_Msk (0x2000UL) </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga119369dc33e249d969ba63653b731591"> 2115</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_VREF_HOLD_FORCE_Pos (12UL)       </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bc240a81370891d0fc092501504299f"> 2116</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_VREF_HOLD_FORCE_Msk (0x1000UL)   </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c55d146a60c2011f7011d30d6b1df2c"> 2117</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_DCDC_ENABLE_SLEEP_Pos (11UL)         </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0008d25323e69ce90d08dcc58560fdc0"> 2118</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_DCDC_ENABLE_SLEEP_Msk (0x800UL)      </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5b5b4ca78cccad8fdf6808bc5dfd836"> 2119</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_SLEEP_Pos (10UL) </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4a051f0f2bea5f96188a8bf787920b9"> 2120</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_SLEEP_Msk (0x400UL) </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5d71c4c987a17e01551f3d667d31556b"> 2121</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_ACTIVE_Pos (9UL) </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf94d3997432a9859d45618096a824a55"> 2122</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_ACTIVE_Msk (0x200UL) </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad73c4b09cdf342a2d9b9ddaa3ab1e8d1"> 2123</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_SLEEP_Pos (8UL)       </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1b21eadab54156b83042f6a45383aac9"> 2124</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_SLEEP_Msk (0x100UL)   </span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga234b2ba81e614e37482dc68762f31111"> 2125</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_HIGH_CURRENT_Pos (7UL)       </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga798bc340d663d83603699322fa0fe76b"> 2126</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_HIGH_CURRENT_Msk (0x80UL)    </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf4b5f6a2509678358c6e3c09e260fb17"> 2127</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_SLEEP_Pos (6UL)        </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a2c92e1c4308c3305f50a859cf0c5fd"> 2128</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_SLEEP_Msk (0x40UL)     </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaadf807acbf84241c0c246bff785574be"> 2129</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_ACTIVE_Pos (5UL)       </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0e88f7bbb7f87db4efa03d9283317ee"> 2130</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_ACTIVE_Msk (0x20UL)    </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada343b6b5b83864c00076f35c821b14d"> 2131</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_SLEEP_Pos (4UL)    </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaebe6c3d967d9ba6f67fb5899a4b8e1bb"> 2132</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_SLEEP_Msk (0x10UL) </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a364fb544e2e25bd6ad528625ac9a18"> 2133</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_ACTIVE_Pos (3UL)   </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab744154b8cf149b9ecae1bcd728cd333"> 2134</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_ACTIVE_Msk (0x8UL) </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaf374502f7e8a461676eb11ba8feb62e"> 2135</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_ENABLE_Pos (2UL)            </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga44fbac4a200c239b690432165823f77c"> 2136</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_ENABLE_Msk (0x4UL)          </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b5af37d40f5c9ab52eebc2e61369abd"> 2137</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_ACTIVE_Pos (1UL)      </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40399ef711c8060680b1d2f8437b1b20"> 2138</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_ACTIVE_Msk (0x2UL)    </span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5914e35e1c50a58c2713bcd2d26da85b"> 2139</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_ENABLE_Pos (0UL)              </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f6999ccb76d168bed394d455296ea66"> 2140</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_ENABLE_Msk (0x1UL)            </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  POWER_LEVEL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada286673dd920fd07bd33da409943493"> 2142</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_XTAL32M_LDO_LEVEL_Pos (11UL)        </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga878a5ebfb7adb8d9c7007e10418b6e38"> 2143</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_XTAL32M_LDO_LEVEL_Msk (0x3800UL)    </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae0a84f17c943ef6911b74944ec85e3f1"> 2144</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_VDDIO_TRIM_Pos (7UL)                </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39b28f5a7b2f7c5da98f4bb7fc224143"> 2145</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_VDDIO_TRIM_Msk (0x780UL)            </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f365abeb32162577ff48f0753e5f7d2"> 2146</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_VDCDC_LEVEL_Pos (4UL)               </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e7fd23968d915beea87ef1acc11f61c"> 2147</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_VDCDC_LEVEL_Msk (0x70UL)            </span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga66523797296dc8af37705e84f81b3c79"> 2148</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_SLEEP_Pos (3UL)           </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72fa4151a9ad16b0fa1e1c1698197425"> 2149</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_SLEEP_Msk (0x8UL)         </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae033c7ed77f9a520f020aedefe12884b"> 2150</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_ACTIVE_Pos (0UL)          </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c62a3ae39ff3663cdf4746e42be9537"> 2151</a></span>&#160;<span class="preprocessor">#define CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_ACTIVE_Msk (0x7UL)        </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  RAM_PWR_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga123d2be0a12b1c8271804300e3d03462"> 2153</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM3_PWR_CTRL_Pos (4UL)            </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec441469bb075fafb31ff8bb2a4ad291"> 2154</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM3_PWR_CTRL_Msk (0x30UL)         </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab216b3aa371de985334af43842095227"> 2155</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM2_PWR_CTRL_Pos (2UL)            </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48c75eb5beb67bab307309fe694d85f8"> 2156</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM2_PWR_CTRL_Msk (0xcUL)          </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56383f722468bbe1277e95d77cab9c8a"> 2157</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM1_PWR_CTRL_Pos (0UL)            </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa53baba3ddc2490baf11e37cf9c7a666"> 2158</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM1_PWR_CTRL_Msk (0x3UL)          </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  RESET_STAT_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab9a8bca16523e6bc0240ef250c79d1f3"> 2160</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_CMAC_WDOGRESET_STAT_Pos (5UL)        </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad7a0b8b511d09d648d3afbd29685b3eb"> 2161</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_CMAC_WDOGRESET_STAT_Msk (0x20UL)     </span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga66ca6b1c02f54278ecfe8dcbbb4c31b3"> 2162</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_SWD_HWRESET_STAT_Pos (4UL)           </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab2a3f3ddfc6ffcd45308cb962c6cfe86"> 2163</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_SWD_HWRESET_STAT_Msk (0x10UL)        </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf2421d3b9fc7943bcffd9b49a26681f0"> 2164</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_WDOGRESET_STAT_Pos (3UL)             </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb1a8a058c03ea08b51f464640afb5c5"> 2165</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_WDOGRESET_STAT_Msk (0x8UL)           </span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f7836115e03bbd79387a08dc6cc7eba"> 2166</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_SWRESET_STAT_Pos (2UL)               </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad6d0a6dd58f8149af223f06394b77a92"> 2167</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_SWRESET_STAT_Msk (0x4UL)             </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37170104ec20e7e7ab166599e460446b"> 2168</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_HWRESET_STAT_Pos (1UL)               </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac053a2dc9d1c82111581d23f251ad311"> 2169</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_HWRESET_STAT_Msk (0x2UL)             </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7adc9ea7297503ce188cf7fdc5d2a55d"> 2170</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_PORESET_STAT_Pos (0UL)               </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb0fdb79e20c78c5b93967e0cd008e41"> 2171</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RESET_STAT_REG_PORESET_STAT_Msk (0x1UL)             </span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  RST_CTRL_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55c72efe5f579a92b0c2a1fe6b846aea"> 2173</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RST_CTRL_REG_CMAC_CACHE_FLUSH_WITH_SW_RESET_Pos (2UL) </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae6f8262b11963f2b18fb56c99ab59eb8"> 2174</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RST_CTRL_REG_CMAC_CACHE_FLUSH_WITH_SW_RESET_Msk (0x4UL) </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c6f1bcfbaffd13a0a19d5d2d4baaf9b"> 2175</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RST_CTRL_REG_SYS_CACHE_FLUSH_WITH_SW_RESET_Pos (1UL) </span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf3b3fe70799954ca9ad6018d453671b1"> 2176</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RST_CTRL_REG_SYS_CACHE_FLUSH_WITH_SW_RESET_Msk (0x2UL) </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1261c2ff35227150aa83f9a3e06a2417"> 2177</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RST_CTRL_REG_GATE_RST_WITH_FCU_Pos (0UL)            </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacab65b0467e65498dbbe45916a534cfa"> 2178</a></span>&#160;<span class="preprocessor">#define CRG_TOP_RST_CTRL_REG_GATE_RST_WITH_FCU_Msk (0x1UL)          </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SECURE_BOOT_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga209fe4f14e335b6c91fd270fbe9a7f1d"> 2180</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_INFO_PAGE_Pos (8UL)            </span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf29d8506e59079c930d0927199b02263"> 2181</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_INFO_PAGE_Msk (0x100UL)        </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga28272124ad69963721096e5765130bf0"> 2182</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_SECURE_BOOT_Pos (6UL)               </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaad25caf6791e2e790dda93a6f4caeed3"> 2183</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_SECURE_BOOT_Msk (0x40UL)            </span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga391b9d29e717d889a30449636e8828c1"> 2184</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_FORCE_CMAC_DEBUGGER_OFF_Pos (5UL)   </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0b81a3b3e353bfa64f83a3d8de15e33"> 2185</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_FORCE_CMAC_DEBUGGER_OFF_Msk (0x20UL) </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga12fefa512cdfe00a2b773c379bb78a28"> 2186</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_FORCE_M33_DEBUGGER_OFF_Pos (4UL)    </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f98a6aadc3734f7ff4eb59e1cda76db"> 2187</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_FORCE_M33_DEBUGGER_OFF_Msk (0x10UL) </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga44a0c711c69fe19b4e25621485279b77"> 2188</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_USER_APP_CODE_Pos (3UL)        </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac9086a48edd3b6b70a6de793aa55629c"> 2189</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_USER_APP_CODE_Msk (0x8UL)      </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f7db951cd9483f725ea76e34adeccb1"> 2190</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_VALID_KEY_Pos (2UL)            </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92f9ad8d012489ebf1117216819be374"> 2191</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_VALID_KEY_Msk (0x4UL)          </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa3da68abf100a42bf8b8e35d98005d2c"> 2192</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_APP_KEY_Pos (1UL)              </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8ee72860656f61674f216b39283bebb"> 2193</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_APP_KEY_Msk (0x2UL)            </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4adf2713da65235ca1df468bb2bc8054"> 2194</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_CONFIG_SCRIPT_Pos (0UL)        </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4137a67d6f2a8a2280dcdf867770c043"> 2195</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SECURE_BOOT_REG_PROT_CONFIG_SCRIPT_Msk (0x1UL)      </span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  STARTUP_STATUS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7832b3c2daf63fb87472819b702f8399"> 2197</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_VEFLASH_LVL_RD_Pos (9UL)         </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab4d475d3740c8594dcd5ad7023be9935"> 2198</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_VEFLASH_LVL_RD_Msk (0x200UL)     </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga943b4dbe3a013a2dda42f3318aea15d9"> 2199</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VEFLASH_OK_SYNC_Pos (8UL)    </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5a0dfb9fc95964e43476e8d012c480c"> 2200</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VEFLASH_OK_SYNC_Msk (0x100UL) </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f996a0f9723311e33085a1ad87393f0"> 2201</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_OK_SYNC_RD_Pos (7UL)   </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5ed912652ebcff54255e53cfdd51f39"> 2202</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_OK_SYNC_RD_Msk (0x80UL) </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae2da531911345dfb3ee3989480018f2d"> 2203</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_OK_SYNC_RD_Pos (6UL)    </span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e60896f6f3a99ef1903e85467cb9ce2"> 2204</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_OK_SYNC_RD_Msk (0x40UL) </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58d7a6ab2659c5f551d57acebc72b3f7"> 2205</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_OK_SYNC_RD_Pos (5UL)   </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca4ff64ad6e2710f9bce721397ba1c69"> 2206</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_OK_SYNC_RD_Msk (0x20UL) </span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabefd0169d4d9d3d8ed48f2abef422baf"> 2207</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_LVL_RD_Pos (3UL)        </span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f27fc1f89b46f337ba5293ccda441ce"> 2208</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_LVL_RD_Msk (0x18UL)     </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga14592d54d2cc02a25541be22393c8acc"> 2209</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_MASK_SYNC_RD_Pos (2UL) </span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf621d631c01204a4d5df532818af8eba"> 2210</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_MASK_SYNC_RD_Msk (0x4UL) </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa62804510d44683a19653dab1fa8b5ae"> 2211</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_MASK_SYNC_RD_Pos (1UL)  </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ac98e139d839bf7daf3343d0437b3c1"> 2212</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_MASK_SYNC_RD_Msk (0x2UL) </span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f26680ea3d83949cf03480c44ee3e85"> 2213</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_MASK_SYNC_RD_Pos (0UL) </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga232d1dcc8f49f2e0911e92acf5e3e483"> 2214</a></span>&#160;<span class="preprocessor">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_MASK_SYNC_RD_Msk (0x1UL) </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SYS_CTRL_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab56fac34bcc512f25a7c551950b75a02"> 2216</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_SW_RESET_Pos (15UL)                    </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga327deec066ed45f4f4322a42226bad79"> 2217</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_SW_RESET_Msk (0x8000UL)                </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ff251b7412917e94ce9e2bfce8b7076"> 2218</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_CACHERAM_MUX_Pos (10UL)                </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca061b75958a0e527a0fc682cc821018"> 2219</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_CACHERAM_MUX_Msk (0x400UL)             </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaee9f206a4017e47d6f13703b70c42670"> 2220</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_DEBUGGER_ENABLE_Pos (7UL)              </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac3735f3064235dfc3cf9d178d251c9e4"> 2221</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_DEBUGGER_ENABLE_Msk (0x80UL)           </span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga51bba1490a00c1d498b444314fb17a05"> 2222</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_REMAP_INTVECT_Pos (3UL)                </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f5725bfe6cb49b36fb34e5e9ed2f0dc"> 2223</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_REMAP_INTVECT_Msk (0x8UL)              </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ac67803d3ac547b0f3a6763217759bc"> 2224</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_REMAP_ADR0_Pos (0UL)                   </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga25e0c6ace31ce3cb1fab4db6e7c4d098"> 2225</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_CTRL_REG_REMAP_ADR0_Msk (0x7UL)                 </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SYS_STAT_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e312dbf04d82689dafa0c10f0491b6f"> 2227</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_POWER_IS_UP_Pos (15UL)                 </span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d76d371dfcaf287910ddcb9eaeef0ba"> 2228</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_POWER_IS_UP_Msk (0x8000UL)             </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5d9c011b9f2676a13d3a6295b6a66de"> 2229</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_DBG_IS_ACTIVE_Pos (14UL)               </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga64ad8abcff86b5211ecc6b3ff9656213"> 2230</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_DBG_IS_ACTIVE_Msk (0x4000UL)           </span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga64b96ce76f191fb222115fdb6d5008d7"> 2231</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_AUD_IS_UP_Pos (13UL)                   </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaea002f68dfd51dd337bfe70a78ec039e"> 2232</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_AUD_IS_UP_Msk (0x2000UL)               </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga717a07e967991eb54ca75edd62f09825"> 2233</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_AUD_IS_DOWN_Pos (12UL)                 </span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf13bd186d5ec6eb4a938d66e9522b3eb"> 2234</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_AUD_IS_DOWN_Msk (0x1000UL)             </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6cc058551285b0fd03c9c443921d8da2"> 2235</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_COM_IS_UP_Pos (11UL)                   </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1fa29ecb7a9ad84db9502fc504942308"> 2236</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_COM_IS_UP_Msk (0x800UL)                </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac08270b16e9d52992cf597ddae94b4af"> 2237</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_COM_IS_DOWN_Pos (10UL)                 </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab3c255ca4fbf71bc1ce4d1f221298b52"> 2238</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_COM_IS_DOWN_Msk (0x400UL)              </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa8524bd196ba9fc87a7c9969df472112"> 2239</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_TIM_IS_UP_Pos (9UL)                    </span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabbeafca7ea55ecf484052c4064b86256"> 2240</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_TIM_IS_UP_Msk (0x200UL)                </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e886e3f86b4b62a2a2a1c78beba0ae9"> 2241</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_TIM_IS_DOWN_Pos (8UL)                  </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae127de850a02601434024bc2917c9143"> 2242</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_TIM_IS_DOWN_Msk (0x100UL)              </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae2b9867882877835d39aed13e66c5583"> 2243</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_MEM_IS_UP_Pos (7UL)                    </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2c53a34740422b9757505bb8cb87ab04"> 2244</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_MEM_IS_UP_Msk (0x80UL)                 </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e7ba03c49220b4f8fbaa4d5d03aea85"> 2245</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_MEM_IS_DOWN_Pos (6UL)                  </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe7ba72babeda1cdc8316e1dbde73c89"> 2246</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_MEM_IS_DOWN_Msk (0x40UL)               </span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab86e2b9b3ff9870f0d5e5772df441418"> 2247</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_SYS_IS_UP_Pos (5UL)                    </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa70587419da4a10cf6f567d731e10850"> 2248</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_SYS_IS_UP_Msk (0x20UL)                 </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d51140f0459571e6c3b97e5df14b4a4"> 2249</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_SYS_IS_DOWN_Pos (4UL)                  </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa05e7f3f09f19966dfe9201a0ed2cc38"> 2250</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_SYS_IS_DOWN_Msk (0x10UL)               </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8be7b1a58469018c492dc74c2742ed71"> 2251</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_PER_IS_UP_Pos (3UL)                    </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74064f3292f8482926236d67005fd65f"> 2252</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_PER_IS_UP_Msk (0x8UL)                  </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac78fe245c7a92f31d33a64b4bbc22f0a"> 2253</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_PER_IS_DOWN_Pos (2UL)                  </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d8659b4410bf6a8e9c2f3a7435d8505"> 2254</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_PER_IS_DOWN_Msk (0x4UL)                </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae2c2d30c5d7df973f3b28e9ded7b6b8b"> 2255</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_RAD_IS_UP_Pos (1UL)                    </span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaadd5ae455a002ff02f7f525064db8b31"> 2256</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_RAD_IS_UP_Msk (0x2UL)                  </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6067a8aaa3125340660f879416289381"> 2257</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_RAD_IS_DOWN_Pos (0UL)                  </span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf128121ed015a3435ad240c289558f98"> 2258</a></span>&#160;<span class="preprocessor">#define CRG_TOP_SYS_STAT_REG_RAD_IS_DOWN_Msk (0x1UL)                </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">/* ================                                         CRG_XTAL                                          ================ */</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160; </div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment">/* ===================================================  CLKDBLR_CTRL1_REG  =================================================== */</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga32de1569bb7246333cc205ab8db00b15"> 2266</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_TDC_OVR_Pos (17UL)         </span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2da6872a8a6e1b8d83528e2000072427"> 2267</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_TDC_OVR_Msk (0x7e0000UL)   </span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf532ee127b8652b4b1d47c676b65a70f"> 2268</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_PRE_OVR_Pos (12UL)     </span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade04036ca297de224651574bccbb9cf0"> 2269</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_PRE_OVR_Msk (0x1f000UL) </span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafab2c9c9a5e8ddeb7353ce166bd6fea3"> 2270</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_OVR_Pos (8UL)          </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga73073f5531e648f784710edb5cb53067"> 2271</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_OVR_Msk (0xf00UL)      </span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga73453810af74b56cdf2a616e4f89acdd"> 2272</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_32M_OVR_Pos (3UL)          </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4684f371b702862bc5f491aa2a1e37e0"> 2273</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_32M_OVR_Msk (0xf8UL)       </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0051dfc01a611e7697112e85eeb5aee1"> 2274</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_OVERRIDE_Pos (2UL)               </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada54e2b2d5bc60fecb25c77cfe727d52"> 2275</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_OVERRIDE_Msk (0x4UL)             </span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0c6674636522811c432fc729955beaf"> 2276</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_ENABLE_Pos (1UL)                 </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39071c5ca1e55b169b7a70abae7a8415"> 2277</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_ENABLE_Msk (0x2UL)               </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa743552f55b12de81979fe44e17f5b97"> 2278</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_RESET_N_Pos (0UL)                </span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39245fbcccc0b3b4e33778972afcbbf0"> 2279</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL1_REG_RESET_N_Msk (0x1UL)              </span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CLKDBLR_CTRL2_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadbc8659f29da1980d7cd8efa22fcaf1e"> 2281</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_DELAY_64M_PRE_OFFSET_Pos (14UL)  </span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad1e97b7945d09ed585decc1ea9cc185f"> 2282</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_DELAY_64M_PRE_OFFSET_Msk (0xc000UL) </span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac1c55774960e31bb69c01fabed05c35f"> 2283</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_PRELOAD_Pos (13UL)               </span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga20e54371480b21301234a5b909ae7c64"> 2284</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_PRELOAD_Msk (0x2000UL)           </span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga791745072ca1d77238222689136fef88"> 2285</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_INV_CLK_Pos (12UL)               </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae550bbb3b09c0e99bf5053fb06ca5d20"> 2286</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_INV_CLK_Msk (0x1000UL)           </span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga66fa5905a08f2623e935e64a0db494de"> 2287</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_DUTY_CYCLE_CORR_COUNT_Pos (8UL)  </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf59e02e51e521f9714b323784d7e2ecf"> 2288</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_DUTY_CYCLE_CORR_COUNT_Msk (0xf00UL) </span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac76ec51c3b28b17597af083b2dfed422"> 2289</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_LOW_POWER_OVR_Pos (7UL)          </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8c11eb7d3903950b8cf4922d75e4b9cd"> 2290</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_LOW_POWER_OVR_Msk (0x80UL)       </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae1972a09467f4fdd5374fd1afd12a76c"> 2291</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_32M_OVR_Pos (6UL)         </span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga697879528029914f6ce7a860fed61946"> 2292</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_32M_OVR_Msk (0x40UL)      </span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e98c37c746bc39643f053629f0c8abb"> 2293</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_64M_OVR_Pos (5UL)         </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67e391dd1edabdccd5164005100c021c"> 2294</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_64M_OVR_Msk (0x20UL)      </span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga97e7c65368c40ea5a7676f7707759220"> 2295</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_TDC_OVR_Pos (4UL)             </span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6060bbc7fef266323469eb25d52d8d28"> 2296</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_TDC_OVR_Msk (0x10UL)          </span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70b29bc7729978ca76fa6b9d74b5d02d"> 2297</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_PHASE_INV_32M_OVR_Pos (3UL)      </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa9cf30c962eb9b20af0839e0bf8ee81f"> 2298</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_PHASE_INV_32M_OVR_Msk (0x8UL)    </span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed49de23fa1cecd81f78483cafcdfc12"> 2299</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_SEL_32M_64M_CLK_OVR_Pos (2UL)    </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga486b8e52c883715a57444d4a5220d764"> 2300</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_SEL_32M_64M_CLK_OVR_Msk (0x4UL)  </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5866b28d49c0126674f81e9c205bd18f"> 2301</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_TDC_CLK_INV_OVR_Pos (1UL)        </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf87414ac01d82bdcb0225d0fba3a9ba2"> 2302</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_TDC_CLK_INV_OVR_Msk (0x2UL)      </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga285a25ee09445f38d5be5ca5224394ae"> 2303</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_OUTPUT_ENABLE_OVR_Pos (0UL)      </span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab7bed7c430c48157354f2829732a0181"> 2304</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_CTRL2_REG_OUTPUT_ENABLE_OVR_Msk (0x1UL)    </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CLKDBLR_STATUS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ba371d4088583f711ac842e4b8cbe7c"> 2306</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_PHASE_INV_32M_Pos (31UL)        </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae17c7d2f9f5788c4c7f59f4e0e525086"> 2307</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_PHASE_INV_32M_Msk (0x80000000UL) </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga07a68d8700b5c91ff361dd800a3d53b0"> 2308</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_CLKDBLR_STATE_Pos (26UL)        </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacde8ef98fdf4af1bd8f0e4de15535788"> 2309</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_CLKDBLR_STATE_Msk (0x7c000000UL) </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadedb41c0fc8e171e521e8516b0284fce"> 2310</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_OUTPUT_READY_Pos (25UL)         </span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4bb130e99ed41e1430da838bdb239b2"> 2311</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_OUTPUT_READY_Msk (0x2000000UL)  </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeabe1279661eb7a75ff4a8e52d726dad"> 2312</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_TDC_BIN_OUT_Pos (20UL)          </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga12c1b6fc7c033283ecff7e7cd7594c9c"> 2313</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_TDC_BIN_OUT_Msk (0x1f00000UL)   </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae1f3832b46dbab8dc2de778e03a7d1a4"> 2314</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_TDC_OUT_Pos (14UL)        </span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadb00aaa68f00a2afb48af85389b7e1af"> 2315</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_TDC_OUT_Msk (0xfc000UL)   </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb29a197572f3dcfac8f8dca4eb534c7"> 2316</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_PRE_OUT_Pos (9UL)     </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga600ad513e479ed43650d51ed302e0539"> 2317</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_PRE_OUT_Msk (0x3e00UL) </span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac01bc75e33a39e7398c33c8abf30fe29"> 2318</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_OUT_Pos (5UL)         </span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab3aa29a3e42386fa1ed02e497c4031f5"> 2319</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_OUT_Msk (0x1e0UL)     </span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87eef5a34fb06911ccb9974dd8230256"> 2320</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_32M_OUT_Pos (0UL)         </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadd2430fe30470da2cdcac8aec89212bf"> 2321</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_32M_OUT_Msk (0x1fUL)      </span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  XTAL32M_CAP_MEAS_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90baf23c0701c23275fed2ae5ce0353c"> 2323</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_TIME_Pos (6UL)   </span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a248c1c0fa8f9134382821867608d63"> 2324</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_TIME_Msk (0x1c0UL) </span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b6d110fdaa5b902f2f8c59fd3e4c827"> 2325</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_START_Pos (5UL)  </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaacfdd5bf535af25971685227e9c018e"> 2326</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_START_Msk (0x20UL) </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9752b1b49b0d54324c591d2783c228c8"> 2327</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_CUR_Pos (3UL)    </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6c6062ebdf6ed723a4fb2dc2216e0d8b"> 2328</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_CUR_Msk (0x18UL) </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8797df61c28c9bfe894726e0f4a669fa"> 2329</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_CAP_SELECT_Pos (0UL)  </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ccee7237e57da20c82218f06747f482"> 2330</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_CAP_SELECT_Msk (0x7UL) </span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  XTAL32M_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga69a47a5c5e1e879532687557ec34d66c"> 2332</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_ENABLE_Pos (8UL)          </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92038e93e23aee87cebd8edc0a8b4596"> 2333</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_ENABLE_Msk (0x100UL)      </span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab83133ff14365bff401297387df98ccc"> 2334</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIASPROT_Pos (6UL)        </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabbe5d4b61106ff8e85cf9b3421adda1d"> 2335</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIASPROT_Msk (0xc0UL)     </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga17a66a321592f35a5d9c3d72ea5bec45"> 2336</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_LDO_SAH_Pos (4UL)         </span></div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacfce35a17cef7a54b9eb96450e490a61"> 2337</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_LDO_SAH_Msk (0x30UL)      </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga68c148a487939314268761def9aa4678"> 2338</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_AMPREG_SAH_Pos (2UL)      </span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace6357aeb6645b56dbda7f2d88e73aad"> 2339</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_AMPREG_SAH_Msk (0xcUL)    </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga506df9ec3d3c1c64d679450456ee58c8"> 2340</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIAS_SAH_Pos (0UL)        </span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6a700925f105a0f9ed6d94a7ffb6bda"> 2341</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIAS_SAH_Msk (0x3UL)      </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  XTAL32M_FSM_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c1fdcc9883076427ea4a8f394f8f7f4"> 2343</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_APPLY_CONFIG_Pos (4UL) </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae3ea5056101e3ef68cb6324918ffb98a"> 2344</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_APPLY_CONFIG_Msk (0x10UL) </span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6f65ed0a42b2993779d306b99eeeab2b"> 2345</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_FORCE_IDLE_Pos (3UL)   </span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad25d4067a0f7b5f8c0c5418c5f21d07a"> 2346</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_FORCE_IDLE_Msk (0x8UL) </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae2b8e4c3d42000e35769c96dae2aefb0"> 2347</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CMP_MODE_Pos (2UL)         </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga652eefec24bf45ebac7dd97a18285d04"> 2348</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CMP_MODE_Msk (0x4UL)       </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga28cd342b2ff71a2cf13b7306c5949d47"> 2349</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_TRIM_MODE_Pos (1UL)        </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4066c853298a4c0d671dda725742bde1"> 2350</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_TRIM_MODE_Msk (0x2UL)      </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8848adaed8018c56e12f8324bf56f108"> 2351</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CUR_MODE_Pos (0UL)         </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55479fa79e4a91ccead92aa5de5f1c44"> 2352</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CUR_MODE_Msk (0x1UL)       </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  XTAL32M_IRQ_CTRL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a3bb4df23906c68150e8a7b7b9a0636"> 2354</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CAP_CTRL_Pos (10UL) </span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga00728e7e60e3695e5a965e8963239977"> 2355</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CAP_CTRL_Msk (0xc00UL) </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabafc5b46f79178a4e22feb6927d378d8"> 2356</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_ENABLE_Pos (9UL)  </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac5307933603561fc73ad443ade563dfb"> 2357</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_ENABLE_Msk (0x200UL) </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf72e219dede0b7d8dc7d01199d9841d2"> 2358</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CLK_Pos (8UL)     </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8c524b95f1bf97205e9a8775e27fbcc3"> 2359</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CLK_Msk (0x100UL) </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadbc0a54b2df8cbd17221e868fa05267a"> 2360</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CNT_Pos (0UL)     </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacdc4567f22f163ae09642dbeee87e32d"> 2361</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CNT_Msk (0xffUL)  </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  XTAL32M_IRQ_STAT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga930ed2f942b3b98ab7c7813976158190"> 2363</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_CAP_Pos (8UL) </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98fea91a96dc03e54d7c5c63b4289af6"> 2364</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_CAP_Msk (0xff00UL) </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga382e28569e3f666a8b7af2faf80c8e26"> 2365</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_STAT_Pos (0UL) </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae6e34d3e186c72df2e061c71d6f2bf94"> 2366</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_STAT_Msk (0xffUL) </span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  XTAL32M_SETTLE_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaff1ef025c780599453cb7161ebd56a38"> 2368</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TIMEOUT_Pos (20UL)      </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2bffa6e0cd294c7592e7866a3bbeeadd"> 2369</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TIMEOUT_Msk (0x7f00000UL) </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa84f831b7e3c602ac24fb308a41491cf"> 2370</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_BLANK_Pos (17UL)    </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39001599860bdd0efdd318b63e903a17"> 2371</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_BLANK_Msk (0xe0000UL) </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga262bbfd892bac2d2d5fd9a689e777462"> 2372</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_LVL_Pos (15UL)      </span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac1dcae3b5f040da1e3195172ed843911"> 2373</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_LVL_Msk (0x18000UL) </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2816f2f29e9f47415fc33206fe6368c3"> 2374</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_AMPL_SET_Pos (12UL)     </span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9ad5b8c9a92bb529ccec574a7b293575"> 2375</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_AMPL_SET_Msk (0x7000UL) </span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga479490c7e4aed10a0c9f184ea436748a"> 2376</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CUR_SET_Pos (8UL)       </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga605bf46973f0aece87cc6a813e31b2bc"> 2377</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CUR_SET_Msk (0xf00UL)   </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga94da70cd999501276f43bda42739dd99"> 2378</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TRIM_Pos (0UL)          </span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec9979378c3ab31760989fae43ac6060"> 2379</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TRIM_Msk (0xffUL)       </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  XTAL32M_START_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadd8d2cb07e07c400ac2f63caa760a552"> 2381</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_TIMEOUT_Pos (20UL)       </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d877404ea62bf2e0734a852c84d40e2"> 2382</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_TIMEOUT_Msk (0x7f00000UL) </span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac7fe8c4575534e3ffe933fbac67095ac"> 2383</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_BLANK_Pos (17UL)     </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga51cade3cb8a08744823fbc38496d724a"> 2384</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_BLANK_Msk (0xe0000UL) </span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga38079691f376d661b3967c1ddd34b1ae"> 2385</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_LVL_Pos (15UL)       </span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7420de5070aa726eab5843d43a754096"> 2386</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_LVL_Msk (0x18000UL)  </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga809ad25637549d7d756075925a04a902"> 2387</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_AMPL_SET_Pos (12UL)      </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5be4a32ace3eb11dfdb5a550b73bc19a"> 2388</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_AMPL_SET_Msk (0x7000UL)  </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e1c967ccb445f527ac830678ec6b008"> 2389</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CUR_SET_Pos (8UL)        </span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0024d29f37219e3a371c7af82d34328b"> 2390</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CUR_SET_Msk (0xf00UL)    </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2914d991db3ae32250b7ae3eaa945ecc"> 2391</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_TRIM_Pos (0UL)           </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52a9f7766b2c602a46accaf71a47efc7"> 2392</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_TRIM_Msk (0xffUL)        </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  XTAL32M_STAT0_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5e2c80e4a815fb266f99dbe2f4800cab"> 2394</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_TRIM_VAL_Pos (11UL)      </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa8b580e712ca4ac2e93621523abf8006"> 2395</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_TRIM_VAL_Msk (0x7f800UL) </span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabe26809b4055f5b2db6adc9b7baaa9a8"> 2396</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CUR_SET_STAT_Pos (7UL)   </span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74ef7ae54f3309c9cc3dce23bc8b68c0"> 2397</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CUR_SET_STAT_Msk (0x780UL) </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a4de1cd7d0cc755bc1591cecc91158e"> 2398</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_LDO_OK_Pos (6UL)         </span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga83c3504689fbfebaea3d9c789fd8ad99"> 2399</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_LDO_OK_Msk (0x40UL)      </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeb702183d30af70a76dadac42e132603"> 2400</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CMP_OUT_Pos (5UL)        </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga110b03c728c833c92cae9ddce785e973"> 2401</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CMP_OUT_Msk (0x20UL)     </span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf495366067a83948a2a95f9d7b1d63d6"> 2402</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_STATE_Pos (1UL)          </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadb9c0ba25bb5afdff3184cfc0042c569"> 2403</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_STATE_Msk (0x1eUL)       </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5fe498588b4ac1306d6098182302f7db"> 2404</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_READY_Pos (0UL)          </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga836d654e564d7434b16c7424867905eb"> 2405</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_READY_Msk (0x1UL)        </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  XTAL32M_TRIM_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9f730d1085f4e43b51a65f76e0ecc0a6"> 2407</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CMP_LVL_Pos (15UL)        </span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f9826cc6c0d7299c1c4d1ea9bc1adc4"> 2408</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CMP_LVL_Msk (0x18000UL)   </span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaae1a9773f5050e7ad50a518046a604ed"> 2409</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_AMPL_SET_Pos (12UL)       </span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8abbe9ab3251539531c311b6c67540a"> 2410</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_AMPL_SET_Msk (0x7000UL)   </span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca742e68ca5e403680dccedf0dff3663"> 2411</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CUR_SET_Pos (8UL)         </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5e955b05058555be20f878bcc45666cb"> 2412</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CUR_SET_Msk (0xf00UL)     </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18a6cc5613be0795a9c7dce623417829"> 2413</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_TRIM_Pos (0UL)            </span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac83add90b3f251ad97e17bf576a88922"> 2414</a></span>&#160;<span class="preprocessor">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_TRIM_Msk (0xffUL)         </span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment">/* ================                                           DCDC                                            ================ */</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160; </div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">/* =====================================================  DCDC_CTRL_REG  ===================================================== */</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac5d06ea609be9392a9b27c267bd5ca10"> 2422</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_SLP_Pos (17UL)                 </span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaad2a3c5879ffe6a34d73d8ebd1c411aa"> 2423</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_SLP_Msk (0x1e0000UL)           </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed5d5868358b18ac87f9bbc2ddc6e8f8"> 2424</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_FIX_ILIM_SLP_Pos (16UL)             </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac31ce0f3e7b6b621301c19f4a6827d05"> 2425</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_FIX_ILIM_SLP_Msk (0x10000UL)        </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18d39faa902b6bdde7a9ad31080c1099"> 2426</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_MAX_Pos (12UL)                 </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4cd6e11317d68c790d811516d9f497e"> 2427</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_MAX_Msk (0xf000UL)             </span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e8ca9105d5cc0ccc84f5911025ad576"> 2428</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_MIN_Pos (8UL)                  </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac86904ada3649946c7a283e9412a66fa"> 2429</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_MIN_Msk (0xf00UL)              </span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad47acd90a19ef2d5000d18d0eebe49d2"> 2430</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_OK_CLR_CNT_Pos (6UL)                </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga751f734bae20216aeecf40cea31db55e"> 2431</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_OK_CLR_CNT_Msk (0xc0UL)             </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb6f08044d148cf688af4c6b00daebe5"> 2432</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_TIMEOUT_Pos (3UL)                   </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga493d3fef628bbeb6736709bbea8258a0"> 2433</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_TIMEOUT_Msk (0x38UL)                </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga01987d4bf2071c534147b986aec5afad"> 2434</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_CLK_DIV_Pos (1UL)                   </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0796c64ad154667fe09e20761f37e66e"> 2435</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_CLK_DIV_Msk (0x6UL)                 </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9a5432395bc3439754fe2c449c32be70"> 2436</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_ENABLE_Pos (0UL)                    </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab390a0c2ab522a4222f8f6491c19df0e"> 2437</a></span>&#160;<span class="preprocessor">#define DCDC_DCDC_CTRL_REG_DCDC_ENABLE_Msk (0x1UL)                  </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">/* ================                                            DMA                                            ================ */</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160; </div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">/* ===================================================  DMA0_A_START_REG  ==================================================== */</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadce94d8a83bb4351de024fbe28a79979"> 2445</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_A_START_REG_DMA0_A_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8666092a210ded662caaded2dfb05cd4"> 2446</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_A_START_REG_DMA0_A_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA0_B_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40f910291412f31d5cbe74a5ec348e5c"> 2448</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_B_START_REG_DMA0_B_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4caa546d1e41a4bb5b2d072a93122072"> 2449</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_B_START_REG_DMA0_B_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA0_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0994d1e982e2c02d6c5587dacda27ca"> 2451</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos (16UL)           </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga434804cb491ed300e9e64225842f4df4"> 2452</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk (0x10000UL)      </span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b0fecf2df50f478494b1cfa44011f2f"> 2453</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_BUS_ERROR_DETECT_Pos (15UL)               </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga923fd8f2b7949240d557a5da2b6a9e8e"> 2454</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_BUS_ERROR_DETECT_Msk (0x8000UL)           </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga25db50ba47febb51c35ddabe06b629d4"> 2455</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_BURST_MODE_Pos  (13UL)                    </span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga53821fcba290d2af5bbc43838cac6260"> 2456</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_BURST_MODE_Msk  (0x6000UL)                </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf2344d537ef21077c748d91e88850fd"> 2457</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_REQ_SENSE_Pos   (12UL)                    </span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ce54dc77aaf75cc9d3799a073241cc6"> 2458</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_REQ_SENSE_Msk   (0x1000UL)                </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9bf9f3a073bed3d4926cd7971e87f328"> 2459</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_INIT_Pos    (11UL)                    </span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab20a03decb5036a4cd160e7217ef739e"> 2460</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_INIT_Msk    (0x800UL)                 </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeef6680f1c13d03a768c95eac98cab4f"> 2461</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_IDLE_Pos    (10UL)                    </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a15de32127253b6a85f1402094ce6eb"> 2462</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_IDLE_Msk    (0x400UL)                 </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6be07d2868d8c365d914ececaad0c829"> 2463</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_PRIO_Pos    (7UL)                     </span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga51d09e445d29bcc67745c7aa6d1e57fc"> 2464</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_PRIO_Msk    (0x380UL)                 </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2fc6962ae1cc4c0c5b2f1efaa5ecd1e4"> 2465</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_CIRCULAR_Pos    (6UL)                     </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4b86c86169652812ec2d485627538e70"> 2466</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_CIRCULAR_Msk    (0x40UL)                  </span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c19712c1fd2e6513c77dfdd483f34c3"> 2467</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_AINC_Pos        (5UL)                     </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58dcd2025b2d1e3a93b5fb692d63be65"> 2468</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_AINC_Msk        (0x20UL)                  </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga78460ac50c751682810b909562fc2a36"> 2469</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_BINC_Pos        (4UL)                     </span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga94d8e6146f0f573f1cc037049f099ff9"> 2470</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_BINC_Msk        (0x10UL)                  </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6164881ea00b1bfed0e629d8ae33e658"> 2471</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DREQ_MODE_Pos   (3UL)                     </span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab4baebec9a61cc0846088fb3e293a11c"> 2472</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DREQ_MODE_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8eca2b76a2881d0f5261ead6152dd18e"> 2473</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_BW_Pos          (1UL)                     </span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7930d49262e47faf1542c13510c17102"> 2474</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_BW_Msk          (0x6UL)                   </span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga34b03aea6150442fa88808dafb8c9259"> 2475</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_ON_Pos      (0UL)                     </span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga239cd3071d1137b6f94d10e3984bb27c"> 2476</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_CTRL_REG_DMA_ON_Msk      (0x1UL)                   </span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA0_IDX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga66d95e08d4a42c59facc6de7c89df002"> 2478</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_IDX_REG_DMA0_IDX_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40a1d34e85856759336146abc13feb78"> 2479</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_IDX_REG_DMA0_IDX_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA0_INT_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7bbc1b89367c70e4f4573e0ba38bc2ed"> 2481</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_INT_REG_DMA0_INT_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d380d7997201e95612d289f039d1315"> 2482</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_INT_REG_DMA0_INT_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA0_LEN_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2233fb023e2a9dc8990e1dc7f236391d"> 2484</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_LEN_REG_DMA0_LEN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7434ebec9598699f770cd90521bed6cf"> 2485</a></span>&#160;<span class="preprocessor">#define DMA_DMA0_LEN_REG_DMA0_LEN_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA1_A_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5d37075f1eeb8685747edf6681fd8e1"> 2487</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_A_START_REG_DMA1_A_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad0e331cdc8042c62c7cfb1cae6c0cecb"> 2488</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_A_START_REG_DMA1_A_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA1_B_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf10f1d68f6ed8ad1c72580dbeb317c54"> 2490</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_B_START_REG_DMA1_B_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace5079f942133e640d256464a3e84e17"> 2491</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_B_START_REG_DMA1_B_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA1_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaded3ce003e3be7935fb43a9e3b34dad4"> 2493</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos (16UL)           </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac4b651004588ef81e2f553fdae0c28d4"> 2494</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk (0x10000UL)      </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1896fdf723309088b7eb63ce588c8484"> 2495</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_BUS_ERROR_DETECT_Pos (15UL)               </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2db99d32b1a4434ff1385c7bfc48cd11"> 2496</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_BUS_ERROR_DETECT_Msk (0x8000UL)           </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga86e5fbd22411b7de1e35492fbfc24b41"> 2497</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_BURST_MODE_Pos  (13UL)                    </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1ba872515189a1d561888bcf47ea14c8"> 2498</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_BURST_MODE_Msk  (0x6000UL)                </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga84a77370071bf1ec4766bb785dcdbf42"> 2499</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_REQ_SENSE_Pos   (12UL)                    </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab999f41a7f1fed997a278281863a0a93"> 2500</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_REQ_SENSE_Msk   (0x1000UL)                </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabd1b78c43adb9219c8550a7779c315e6"> 2501</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_INIT_Pos    (11UL)                    </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c2dbd4797f4be15a2d4c2a92b026356"> 2502</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_INIT_Msk    (0x800UL)                 </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf4d011674ae9e2f6a58411a4b25395d9"> 2503</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_IDLE_Pos    (10UL)                    </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabd2fa09a0837a11b34fe44fbf1adcb35"> 2504</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_IDLE_Msk    (0x400UL)                 </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad7593b238f9c9b9dbcfa737f746db7d4"> 2505</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_PRIO_Pos    (7UL)                     </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9eeff3585983060854e6464763355d70"> 2506</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_PRIO_Msk    (0x380UL)                 </span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga34cf6d598fbd3f828de982077fe7a3f9"> 2507</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_CIRCULAR_Pos    (6UL)                     </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacf87e56106d1781a13bf90efe23c6db4"> 2508</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_CIRCULAR_Msk    (0x40UL)                  </span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaafe6b04bd520377cc42bb0a4951b1f96"> 2509</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_AINC_Pos        (5UL)                     </span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa74dcc9c4e5229644adb4a0539edc055"> 2510</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_AINC_Msk        (0x20UL)                  </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a474bd1d0dcaf3f90efa812ce1dfb94"> 2511</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_BINC_Pos        (4UL)                     </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga79ae828a0d97b1ac91225bdd7cbd50c6"> 2512</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_BINC_Msk        (0x10UL)                  </span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5636f9fcddc46fb71017f542aad9c6f8"> 2513</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DREQ_MODE_Pos   (3UL)                     </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4072bf825ed014084614e903a6993c69"> 2514</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DREQ_MODE_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb9c50119f076bf7a9d20137117fb266"> 2515</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_BW_Pos          (1UL)                     </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87e7d81bdb28d8291d292290d4281a3f"> 2516</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_BW_Msk          (0x6UL)                   </span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade0fcf18536d191f64ba76d1b10fb8ea"> 2517</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_ON_Pos      (0UL)                     </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga700082db22312174a73b5aaef136c768"> 2518</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_CTRL_REG_DMA_ON_Msk      (0x1UL)                   </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA1_IDX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b3c0b32177cedfa00456ae1fd497a25"> 2520</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_IDX_REG_DMA1_IDX_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga73f620c634b7781e1ee9c264ece98573"> 2521</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_IDX_REG_DMA1_IDX_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA1_INT_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc74a82cf3241a45485611da15c01fcc"> 2523</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_INT_REG_DMA1_INT_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad10eff4c9009a21e0be82e8e1e69417e"> 2524</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_INT_REG_DMA1_INT_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA1_LEN_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafad30e148cd06cd6394495512efd5424"> 2526</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_LEN_REG_DMA1_LEN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga49ef38acd9c5f703a566f6e589f75732"> 2527</a></span>&#160;<span class="preprocessor">#define DMA_DMA1_LEN_REG_DMA1_LEN_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA2_A_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaedb29a3ff66c4c0e6ad086bae57a0345"> 2529</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_A_START_REG_DMA2_A_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga148f85f51a9a3165d4698652e1f08479"> 2530</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_A_START_REG_DMA2_A_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA2_B_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga717687a5ac5725721a479adce6037801"> 2532</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_B_START_REG_DMA2_B_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae1fdf5b87456e8e1651bd2aaee8d3078"> 2533</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_B_START_REG_DMA2_B_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA2_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0efd92f603fe080ddd1c4bf37b4896ed"> 2535</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos (16UL)           </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6903558c92bf5a1036c200c2c5aac49e"> 2536</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk (0x10000UL)      </span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabf83f64796b8f7c61a9bb10e2fc839e9"> 2537</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_BUS_ERROR_DETECT_Pos (15UL)               </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab95fb09e14e7d3a8affd67464a98b723"> 2538</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_BUS_ERROR_DETECT_Msk (0x8000UL)           </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c5e13879235fc0c9e8bc995a3af35e0"> 2539</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_BURST_MODE_Pos  (13UL)                    </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ad98e068810a3906a617743b8e21324"> 2540</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_BURST_MODE_Msk  (0x6000UL)                </span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadc31a344d243cbd2f7045e9fd6f3bf95"> 2541</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_REQ_SENSE_Pos   (12UL)                    </span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f7d292059fc3124b3f43c6e8793c47b"> 2542</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_REQ_SENSE_Msk   (0x1000UL)                </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac8332859e1446e37f1607394194d456c"> 2543</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_INIT_Pos    (11UL)                    </span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc333114913fc48db0a7267a4363c7fe"> 2544</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_INIT_Msk    (0x800UL)                 </span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5772138315d444ed54cb7d7034e2d90f"> 2545</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_IDLE_Pos    (10UL)                    </span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b826e41b3a1b8810cb6c0307bfc68b4"> 2546</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_IDLE_Msk    (0x400UL)                 </span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga333fc49757e27221e2b78302727ab7ba"> 2547</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_PRIO_Pos    (7UL)                     </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeca438eca00ac71fc715e3c9e84d776d"> 2548</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_PRIO_Msk    (0x380UL)                 </span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga27e33c1527eedf541e72c22953e23c1b"> 2549</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_CIRCULAR_Pos    (6UL)                     </span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72e4f55bde51d8cf73b67528d2634d3a"> 2550</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_CIRCULAR_Msk    (0x40UL)                  </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac97d27cf9afc7329e8f5c8df92dbe783"> 2551</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_AINC_Pos        (5UL)                     </span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f241ef90396672186c468d6e66523c0"> 2552</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_AINC_Msk        (0x20UL)                  </span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5d24ea609fabaf503f1e2015dca8901b"> 2553</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_BINC_Pos        (4UL)                     </span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39e31d86063d8831484a1c79ecc5ab8d"> 2554</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_BINC_Msk        (0x10UL)                  </span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c0e49a6c77f7c987d326223c015a371"> 2555</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DREQ_MODE_Pos   (3UL)                     </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9a9bda3793f0d714347333200394f67c"> 2556</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DREQ_MODE_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90075ddbe3f2a4a41a388f6c36d648b2"> 2557</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_BW_Pos          (1UL)                     </span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e6b377fb689a8d95e26c3db13066ec7"> 2558</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_BW_Msk          (0x6UL)                   </span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf285fd7a6355b5f6b50d3d2f30129855"> 2559</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_ON_Pos      (0UL)                     </span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5fdbfdf13cb5fb4df569543043a0e8f5"> 2560</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_CTRL_REG_DMA_ON_Msk      (0x1UL)                   </span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA2_IDX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0d52d07228f0df4f6eab01cd3c8254ab"> 2562</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_IDX_REG_DMA2_IDX_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga456d8d2b660e07640d0de9b379ac1268"> 2563</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_IDX_REG_DMA2_IDX_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA2_INT_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadfb493b48f34d9e9fd9eebb7ef48561e"> 2565</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_INT_REG_DMA2_INT_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7662a04a0106736aa1496794b4916a05"> 2566</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_INT_REG_DMA2_INT_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA2_LEN_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae3babab312ae2f40c70a07f79073238f"> 2568</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_LEN_REG_DMA2_LEN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c882f82f0aac42d739868118e9d143b"> 2569</a></span>&#160;<span class="preprocessor">#define DMA_DMA2_LEN_REG_DMA2_LEN_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA3_A_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5b5852a088afb1456725993f0c5d7245"> 2571</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_A_START_REG_DMA3_A_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ad8fa4d8b714792c268620f49345ca7"> 2572</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_A_START_REG_DMA3_A_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA3_B_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa0084191698299b606f5841df29f73c"> 2574</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_B_START_REG_DMA3_B_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab745aac0f4770768db28c9577994e964"> 2575</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_B_START_REG_DMA3_B_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA3_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga546c2bfae0d2336beeeb0621835e7526"> 2577</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos (16UL)           </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d9c1ece576a7fc403165bff8e706310"> 2578</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk (0x10000UL)      </span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadbb8ee846f586aaf92b18a069297afe7"> 2579</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_BUS_ERROR_DETECT_Pos (15UL)               </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga22c404c19a99d4a88b5fe1c51b1ffcb3"> 2580</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_BUS_ERROR_DETECT_Msk (0x8000UL)           </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf05a670314673fe89ea662005d2603b3"> 2581</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_BURST_MODE_Pos  (13UL)                    </span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb0ee65757eced7dcb5e849d3eaa1c93"> 2582</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_BURST_MODE_Msk  (0x6000UL)                </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48f5f462edd4f036cd877343a6d3ab03"> 2583</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_REQ_SENSE_Pos   (12UL)                    </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae05ebaed3492afc92a0407e7e1aad1ac"> 2584</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_REQ_SENSE_Msk   (0x1000UL)                </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2b8361ab8c8c169c565337dd641b133c"> 2585</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_INIT_Pos    (11UL)                    </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga30789fa3731eb14d9098d5e21ea20a5e"> 2586</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_INIT_Msk    (0x800UL)                 </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf808d3e6ea22e56384b8b2ae2fa7622a"> 2587</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_IDLE_Pos    (10UL)                    </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e7991fd4787b7980dfeec42707bb3a0"> 2588</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_IDLE_Msk    (0x400UL)                 </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a9ed9114de887879263a523ac94fe1e"> 2589</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_PRIO_Pos    (7UL)                     </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1262d570d9e070d2ae1eb93309b9688c"> 2590</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_PRIO_Msk    (0x380UL)                 </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab8e38ba8c70c22da090666be773f36a7"> 2591</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_CIRCULAR_Pos    (6UL)                     </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6697d973e9c6c9280d312e0dec2c9ac3"> 2592</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_CIRCULAR_Msk    (0x40UL)                  </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga25a3aef3192fac974b5245d41d057729"> 2593</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_AINC_Pos        (5UL)                     </span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2dc027d2f8dac7e0af3f2fd1ca31f932"> 2594</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_AINC_Msk        (0x20UL)                  </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0d4b3e0fe137c2e0bdb801351dafe653"> 2595</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_BINC_Pos        (4UL)                     </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4865470d79c6649464b750d659a20fd"> 2596</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_BINC_Msk        (0x10UL)                  </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d0a2b2dbbb38fd90cf12294e311e702"> 2597</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DREQ_MODE_Pos   (3UL)                     </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga568636bd2e7f2967ed0cee66a5140d81"> 2598</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DREQ_MODE_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0b28b1b9b88048a4c9509a747e2809b"> 2599</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_BW_Pos          (1UL)                     </span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga79878ac0898dddbcd13146a1791e691d"> 2600</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_BW_Msk          (0x6UL)                   </span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a584a04297c775962e402a395f4b1f8"> 2601</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_ON_Pos      (0UL)                     </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabaac2803e3c98d755a7e4f3003553d85"> 2602</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_CTRL_REG_DMA_ON_Msk      (0x1UL)                   </span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA3_IDX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c4c9520aad1ca1ae9dd4602653b6ee9"> 2604</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_IDX_REG_DMA3_IDX_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1b2a0ef02550dce29b1b69934e65898d"> 2605</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_IDX_REG_DMA3_IDX_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA3_INT_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad3dbc0bbe8fd0b9f901336a5f9bc4fce"> 2607</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_INT_REG_DMA3_INT_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga75bc1041e779c8ba1dbcbc7cae7e1425"> 2608</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_INT_REG_DMA3_INT_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA3_LEN_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9dedcb661ff70f36a06ad442c0eaad2a"> 2610</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_LEN_REG_DMA3_LEN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaae0ddb070b1ffb15f6ae3d111a60bd59"> 2611</a></span>&#160;<span class="preprocessor">#define DMA_DMA3_LEN_REG_DMA3_LEN_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA4_A_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e8ffb23a75b1fd5818d9a6b3fea89b7"> 2613</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_A_START_REG_DMA4_A_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a6558198de10a1382e7becd3fbf6573"> 2614</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_A_START_REG_DMA4_A_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA4_B_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59927c5cceb562d8cb56c4aa3a92a2c8"> 2616</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_B_START_REG_DMA4_B_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39541c6c0d82c3051c2aefd0146092f6"> 2617</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_B_START_REG_DMA4_B_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA4_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3268b5461fae90f653c1ce0fa09adeb8"> 2619</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos (16UL)           </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a760b7d871a5b618b977fd28c5993ad"> 2620</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk (0x10000UL)      </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac02476b52cc9dfe349cdefb20d360327"> 2621</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_BUS_ERROR_DETECT_Pos (15UL)               </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72b14e5ab4442fa7a5f0f007a46e3375"> 2622</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_BUS_ERROR_DETECT_Msk (0x8000UL)           </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab0da1d6e57657cec5ac474872c13210a"> 2623</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_BURST_MODE_Pos  (13UL)                    </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaabb701c5ede9bac46f3ef5b4e45d7ab"> 2624</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_BURST_MODE_Msk  (0x6000UL)                </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74cf47723652c8f8d650336682191f7c"> 2625</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_REQ_SENSE_Pos   (12UL)                    </span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab29b41b8e551e5bc8fc20ed88b4c41d6"> 2626</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_REQ_SENSE_Msk   (0x1000UL)                </span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a59cd53aec99b1c359468864b4125f1"> 2627</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_INIT_Pos    (11UL)                    </span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c2ae9a603d10866dd58cd11064dbfe1"> 2628</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_INIT_Msk    (0x800UL)                 </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab461105093e651849705f6d7e47abed2"> 2629</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_IDLE_Pos    (10UL)                    </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ff06157e1b6405a76cd760ebb96af1f"> 2630</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_IDLE_Msk    (0x400UL)                 </span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga77113046001dced51eb985e1d82dbfab"> 2631</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_PRIO_Pos    (7UL)                     </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab63de9f98e57ebd7a7fefa50676224f2"> 2632</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_PRIO_Msk    (0x380UL)                 </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5fe4f4ad17d022cf96ede20353cb7dcf"> 2633</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_CIRCULAR_Pos    (6UL)                     </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabaef64f684f797bdfcb8ccd916fb0a20"> 2634</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_CIRCULAR_Msk    (0x40UL)                  </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a5d823ea0c6710a60920d72c39162ef"> 2635</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_AINC_Pos        (5UL)                     </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacaab5e1d8c6286340978d4f3e08d15dd"> 2636</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_AINC_Msk        (0x20UL)                  </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6f583278adb60c1489b6b8a5ea0cc23"> 2637</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_BINC_Pos        (4UL)                     </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b5ecb837c93dcf3fab698dc18ee7634"> 2638</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_BINC_Msk        (0x10UL)                  </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a088078374fec15075364676268413b"> 2639</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DREQ_MODE_Pos   (3UL)                     </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2e05d305502278dc487b19a63ce0edf6"> 2640</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DREQ_MODE_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac02cf7dadfbacba6d36d1b9a10a0e279"> 2641</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_BW_Pos          (1UL)                     </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae48c84d7b993e56322760398425f70d3"> 2642</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_BW_Msk          (0x6UL)                   </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6efe45fb8c20f84bf1958fc315d209f8"> 2643</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_ON_Pos      (0UL)                     </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61f42a2f5a703ff27ab74a09ced004a2"> 2644</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_CTRL_REG_DMA_ON_Msk      (0x1UL)                   </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA4_IDX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb657340213fc8c72f81d6f4fdfb7abd"> 2646</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_IDX_REG_DMA4_IDX_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab51de4ee56756b28451e5b544d60b45f"> 2647</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_IDX_REG_DMA4_IDX_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA4_INT_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3510b1b2cf448851e741bb253a171c71"> 2649</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_INT_REG_DMA4_INT_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b8d85b8ce335c4f2a45dca33f5c3fb1"> 2650</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_INT_REG_DMA4_INT_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA4_LEN_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga17a87a0eadff9acf0f8bca24ce8beaef"> 2652</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_LEN_REG_DMA4_LEN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e0ea11152c9932fe6961d90f3b04454"> 2653</a></span>&#160;<span class="preprocessor">#define DMA_DMA4_LEN_REG_DMA4_LEN_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA5_A_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga592849b2d737e50f86a9c61fd05f9a48"> 2655</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_A_START_REG_DMA5_A_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabafdcac776e9f672697e4f9f1a3a1a2f"> 2656</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_A_START_REG_DMA5_A_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA5_B_START_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5963bf815e813dad8ad2b26c85507259"> 2658</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_B_START_REG_DMA5_B_START_Pos (0UL)                 </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2d10aadaf9ef75de7ee9a144f971b02d"> 2659</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_B_START_REG_DMA5_B_START_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA5_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bd359b0de1e448e73cf7b011ef4f448"> 2661</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos (16UL)           </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga761c4b43d7eafd5c52e638c6b23866b4"> 2662</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk (0x10000UL)      </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0b46a8de33b8ccb22d3d25f879f919ee"> 2663</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_BUS_ERROR_DETECT_Pos (15UL)               </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga54e5a4fd40673bc7e749d5a178c48af6"> 2664</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_BUS_ERROR_DETECT_Msk (0x8000UL)           </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacdafca63530b0e16d7e27148292ca19c"> 2665</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_BURST_MODE_Pos  (13UL)                    </span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacfd7e1335c32ce8bdf47d308f327367a"> 2666</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_BURST_MODE_Msk  (0x6000UL)                </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0121a1e8c46e5db70018f05fa37ad24f"> 2667</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_REQ_SENSE_Pos   (12UL)                    </span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19b29d1233c9680d89228372299c3a76"> 2668</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_REQ_SENSE_Msk   (0x1000UL)                </span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37c38c817eadedc2d98a2c80a8e3f842"> 2669</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_INIT_Pos    (11UL)                    </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6d74768934a8af5ddb9aac1814b46c1"> 2670</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_INIT_Msk    (0x800UL)                 </span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4d503fd013461308915423a30dfe68b"> 2671</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_IDLE_Pos    (10UL)                    </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga882b72b50ea10526e8f36322918c11dc"> 2672</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_IDLE_Msk    (0x400UL)                 </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga025067f441c479fc6c3af573f25ddd6a"> 2673</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_PRIO_Pos    (7UL)                     </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f0ed7ef6e447e026838788f39d8d35c"> 2674</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_PRIO_Msk    (0x380UL)                 </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga46ed0468fa73f4aefa0d4a670c0ddc9d"> 2675</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_CIRCULAR_Pos    (6UL)                     </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga78f6287c8f98e99b48185110526de4f7"> 2676</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_CIRCULAR_Msk    (0x40UL)                  </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab3c0c2c840cc6686136528a765ab2dab"> 2677</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_AINC_Pos        (5UL)                     </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga294caf760f4df04a7694d73bc4a16c22"> 2678</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_AINC_Msk        (0x20UL)                  </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace8cfcf65eb939ee9a1586502dbda163"> 2679</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_BINC_Pos        (4UL)                     </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf5c7f21c0de8c885179d0a65bf791def"> 2680</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_BINC_Msk        (0x10UL)                  </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae041ef3fcdd11f09cf4998c06c5ab7f3"> 2681</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DREQ_MODE_Pos   (3UL)                     </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaba4d96d0c4b29a0034cbe111e7b34a0"> 2682</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DREQ_MODE_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga233369120cfae8205d18b0adb6082606"> 2683</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_BW_Pos          (1UL)                     </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7956bb073eca2b92324457c6f9e72f75"> 2684</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_BW_Msk          (0x6UL)                   </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8361e5cd5d463d209cc80a28d08e150d"> 2685</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_ON_Pos      (0UL)                     </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50e52e1bc727778bcf243cfd40c72f22"> 2686</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_CTRL_REG_DMA_ON_Msk      (0x1UL)                   </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA5_IDX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga165ffc931466f656f2799e92e2bd5c5d"> 2688</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_IDX_REG_DMA5_IDX_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8cad4af7d74ece711c2b0b482bb59eff"> 2689</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_IDX_REG_DMA5_IDX_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA5_INT_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1d01d4d2f464831e4644d3e9903c131c"> 2691</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_INT_REG_DMA5_INT_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeed0a551aa877781fe7f3cd5c78d2be2"> 2692</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_INT_REG_DMA5_INT_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  DMA5_LEN_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4fd745ded546a48804eca7de19ad0a01"> 2694</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_LEN_REG_DMA5_LEN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga86944f32e3ff304abd25baa3489c839d"> 2695</a></span>&#160;<span class="preprocessor">#define DMA_DMA5_LEN_REG_DMA5_LEN_Msk     (0xffffUL)                </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA_CLEAR_INT_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabfcbbc946bf857fe6b411d3c79d0c0ba"> 2697</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH5_Pos (5UL)             </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae146e660872c2a0b03bfb7632e8b366b"> 2698</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH5_Msk (0x20UL)          </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac36dcb091eb840b8003b4844070eb1ca"> 2699</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH4_Pos (4UL)             </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa7c73c8ebb42cc512b470e9c2efe1c3a"> 2700</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH4_Msk (0x10UL)          </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa081ca66d3fd55d0437465ebfc6247a0"> 2701</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH3_Pos (3UL)             </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga17ee97acc7de1fd0b1d9567a0d00d332"> 2702</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH3_Msk (0x8UL)           </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga80007f87c8798703f5cf1b7d70936582"> 2703</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH2_Pos (2UL)             </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacf44591c81c83618fa7bb4ceea336af7"> 2704</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH2_Msk (0x4UL)           </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad0b57359b99b6476e57c38478644f291"> 2705</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH1_Pos (1UL)             </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaf059993fa3a2601cc1788a2cbcc4644"> 2706</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH1_Msk (0x2UL)           </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2499ef8c505c524a8ca831f8ec7f3a71"> 2707</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH0_Pos (0UL)             </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc725133b074ca6d3b21a39433d3f493"> 2708</a></span>&#160;<span class="preprocessor">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH0_Msk (0x1UL)           </span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  DMA_INT_MASK_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b857ce4b96340f295478b671cace656"> 2710</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE5_Pos (5UL)              </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87f6f91cbdaf07b37e2fc0e9f31f9ca6"> 2711</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE5_Msk (0x20UL)           </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf315820a8828ce23e399d53b28e2b99"> 2712</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE4_Pos (4UL)              </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4942222d016a313de1a00aadec369336"> 2713</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE4_Msk (0x10UL)           </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5380b439f8b89dbb6113c4ce990ac3f2"> 2714</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE3_Pos (3UL)              </span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3fbc0c09f7737b4fc4b59c3aa873de53"> 2715</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE3_Msk (0x8UL)            </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga740147133516a99d547ebcc543d5c768"> 2716</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE2_Pos (2UL)              </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f3a3d149b2a51809b7c12e107a1c09b"> 2717</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE2_Msk (0x4UL)            </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga063b6c6f7448151215dd493e1678d5f1"> 2718</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE1_Pos (1UL)              </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50c1af85419db18e968bce6676d9bbd3"> 2719</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE1_Msk (0x2UL)            </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf53cb67b29553ab87616b608641ec130"> 2720</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE0_Pos (0UL)              </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga30184a648f22bf755343368f0dad525d"> 2721</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE0_Msk (0x1UL)            </span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  DMA_INT_STATUS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58f120cc388f00666c7f12894a0abda5"> 2723</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR5_Pos (13UL)              </span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa7212ffc6f1a3f02bd8763618f27f8c1"> 2724</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR5_Msk (0x2000UL)          </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4b4e776c46717aaaed442fe043916474"> 2725</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR4_Pos (12UL)              </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4be31d2eb8671707b3762e78414b2a60"> 2726</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR4_Msk (0x1000UL)          </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae3ee1125a368f1a579d26f9111057ecf"> 2727</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR3_Pos (11UL)              </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56756a48e2ff758f454b1693b2ec06dc"> 2728</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR3_Msk (0x800UL)           </span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5d5e6b3bc16b4fc9ea53c4ee04b081b"> 2729</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR2_Pos (10UL)              </span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e85aa81b4c390bd3080aa82f9d3fa84"> 2730</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR2_Msk (0x400UL)           </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8141ebad49c66abdddff14b3f7dea9aa"> 2731</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR1_Pos (9UL)               </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac05ca9691117715f83b16d5711839de3"> 2732</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR1_Msk (0x200UL)           </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga63e6a1217b8cea943903a380f9d54247"> 2733</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR0_Pos (8UL)               </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8c5f1784d7b527591e7a28d5c06e00df"> 2734</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR0_Msk (0x100UL)           </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98ae27cffdc70f982fc80c67e517d373"> 2735</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH5_Pos (5UL)                </span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaada1ac61810f9bb00da92c3aff1dcad3"> 2736</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH5_Msk (0x20UL)             </span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf8f1060b2147383c1a251d3ed23e6805"> 2737</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH4_Pos (4UL)                </span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2b3ce17ead1ee03d320a00332c5057bc"> 2738</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH4_Msk (0x10UL)             </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad6a79ecbec807a37d060af0092109991"> 2739</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH3_Pos (3UL)                </span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0f931c61dd22288b1443965534a7652"> 2740</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH3_Msk (0x8UL)              </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c1700a5ccc8ebb1e00b0e4a28b9c9a8"> 2741</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH2_Pos (2UL)                </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae6503c033fb10fa6a1b4e0864e448864"> 2742</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH2_Msk (0x4UL)              </span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab316defcd09fade1f7675d9458135bba"> 2743</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH1_Pos (1UL)                </span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1b1bbebb826a0f9f6df3257096888c4d"> 2744</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH1_Msk (0x2UL)              </span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d03d6be862cae0e1cd271560e2f7246"> 2745</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH0_Pos (0UL)                </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga314c72f11169f12a432e69e81888c3b3"> 2746</a></span>&#160;<span class="preprocessor">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH0_Msk (0x1UL)              </span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  DMA_REQ_MUX_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac1c94822f547b31dd147037b36c0ea70"> 2748</a></span>&#160;<span class="preprocessor">#define DMA_DMA_REQ_MUX_REG_DMA45_SEL_Pos (8UL)                     </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ea2f157db13c645de1aca8a26c0be09"> 2749</a></span>&#160;<span class="preprocessor">#define DMA_DMA_REQ_MUX_REG_DMA45_SEL_Msk (0xf00UL)                 </span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf4b07a5e30b3c685550dfdbadc902996"> 2750</a></span>&#160;<span class="preprocessor">#define DMA_DMA_REQ_MUX_REG_DMA23_SEL_Pos (4UL)                     </span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaefab0e052366cfe99216042b23c7320"> 2751</a></span>&#160;<span class="preprocessor">#define DMA_DMA_REQ_MUX_REG_DMA23_SEL_Msk (0xf0UL)                  </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabdfe02d11791ee1b29070186eaea385e"> 2752</a></span>&#160;<span class="preprocessor">#define DMA_DMA_REQ_MUX_REG_DMA01_SEL_Pos (0UL)                     </span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f94c2adb6d2ff52ea642513d4c0ab93"> 2753</a></span>&#160;<span class="preprocessor">#define DMA_DMA_REQ_MUX_REG_DMA01_SEL_Msk (0xfUL)                   </span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  DMA_RESET_INT_MASK_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8294a248d27b9007b90a63dd2b0690f8"> 2755</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE5_Pos (5UL)  </span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga286b3cee14f61844c2a39f1dafdd79ee"> 2756</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE5_Msk (0x20UL) </span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa3425dce5a542d0c870e20f00109cd5a"> 2757</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE4_Pos (4UL)  </span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3fbc4747f33d4912de6935e925c0b3d1"> 2758</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE4_Msk (0x10UL) </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6d99ff0ac885a20de582215c47c0256"> 2759</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE3_Pos (3UL)  </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1dc9aaaf78550e0a21dacc6f004c533f"> 2760</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE3_Msk (0x8UL) </span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad60e29c5d245329c4703952d8757536e"> 2761</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE2_Pos (2UL)  </span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafcb7f59e2ca7fcd4ebd9ae4929a4548e"> 2762</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE2_Msk (0x4UL) </span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad1fe01bbc1e21165c81e83d7e0629d06"> 2763</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE1_Pos (1UL)  </span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga03abbc0225244055b4611f8f99531557"> 2764</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE1_Msk (0x2UL) </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace29b735c8b3c89cfa3d2abd6f3c26b3"> 2765</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE0_Pos (0UL)  </span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d6f982a1c39d6e3447981524bb591fe"> 2766</a></span>&#160;<span class="preprocessor">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE0_Msk (0x1UL) </span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  DMA_SET_INT_MASK_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga68c1c70f3986fe900509d8ba534e89ed"> 2768</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE5_Pos (5UL)      </span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7acb93a5935eaae0e94806bc376b3cf8"> 2769</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE5_Msk (0x20UL)   </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9804401c5b982082d1b5956a4d5e86dc"> 2770</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE4_Pos (4UL)      </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6183243a1f3f7afc390fe6562986051"> 2771</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE4_Msk (0x10UL)   </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeb589dd2d71504f5bf24e6acc66db7e6"> 2772</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE3_Pos (3UL)      </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga11b3efde93ccb4ad897c8f223632dfab"> 2773</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE3_Msk (0x8UL)    </span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga86c7d577473769ef173220560c0488f2"> 2774</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE2_Pos (2UL)      </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga77830857d901996bb7bd5d2af027a94e"> 2775</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE2_Msk (0x4UL)    </span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9589e5923de7330d390845c126594bf3"> 2776</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE1_Pos (1UL)      </span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga941b8f627ebddd32cd58b3d021264179"> 2777</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE1_Msk (0x2UL)    </span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf9408f052ed660ddaf79de9d61d5797e"> 2778</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE0_Pos (0UL)      </span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a03e90b4ac2e6f3325f12d85f7d8f6c"> 2779</a></span>&#160;<span class="preprocessor">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE0_Msk (0x1UL)    </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">/* ================                                            DW                                             ================ */</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160; </div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">/* ===================================================  AHB_DMA_CCLM1_REG  =================================================== */</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga49b1e0f985e7e78100e917acc93a3b92"> 2787</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_CCLM1_REG_AHB_DMA_CCLM_Pos (0UL)                 </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga113e2a1a2adb8c1607fc2108272453a9"> 2788</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_CCLM1_REG_AHB_DMA_CCLM_Msk (0xffffUL)            </span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  AHB_DMA_CCLM2_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaf2e5a22b8e5f764b8727b54e1fb0c25"> 2790</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_CCLM2_REG_AHB_DMA_CCLM_Pos (0UL)                 </span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabaa70ddef147320a3bb7863ac5e8946a"> 2791</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_CCLM2_REG_AHB_DMA_CCLM_Msk (0xffffUL)            </span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  AHB_DMA_CCLM3_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaee28978e899e997e7071e48bb9e79bdb"> 2793</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_CCLM3_REG_AHB_DMA_CCLM_Pos (0UL)                 </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e8421220110d14a66ebc154971158c4"> 2794</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_CCLM3_REG_AHB_DMA_CCLM_Msk (0xffffUL)            </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  AHB_DMA_CCLM4_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeec5072ffdd899107264ce76291d5756"> 2796</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_CCLM4_REG_AHB_DMA_CCLM_Pos (0UL)                 </span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2fd86bea9f0cc6be62ee52d9457ee5f3"> 2797</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_CCLM4_REG_AHB_DMA_CCLM_Msk (0xffffUL)            </span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  AHB_DMA_DFLT_MASTER_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga852c3b6c4fc4e6a47701a258d49cc7a6"> 2799</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_DFLT_MASTER_REG_AHB_DMA_DFLT_MASTER_Pos (0UL)    </span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8bb7ac156389ed6ae8cf27b5af7f261c"> 2800</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_DFLT_MASTER_REG_AHB_DMA_DFLT_MASTER_Msk (0xfUL)  </span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  AHB_DMA_PL1_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga473e845cc4e2b9b54b91ea7b51a4d46b"> 2802</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_PL1_REG_AHB_DMA_PL1_Pos (0UL)                    </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga64a1df715097733dcf6826c889fb1694"> 2803</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_PL1_REG_AHB_DMA_PL1_Msk (0xfUL)                  </span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  AHB_DMA_PL2_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga836875161e7508967b525a3a5da93ea1"> 2805</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_PL2_REG_AHB_DMA_PL2_Pos (0UL)                    </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga85918942e78f7f31bb83707852a80cf0"> 2806</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_PL2_REG_AHB_DMA_PL2_Msk (0xfUL)                  </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  AHB_DMA_PL3_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8298b6623c30ab3f9871ec202a2f68e3"> 2808</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_PL3_REG_AHB_DMA_PL3_Pos (0UL)                    </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91b34d4ea792010d64786bbff1c13909"> 2809</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_PL3_REG_AHB_DMA_PL3_Msk (0xfUL)                  </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  AHB_DMA_PL4_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga606b775e5b05b22d5ccb8bdfa14ab169"> 2811</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_PL4_REG_AHB_DMA_PL4_Pos (0UL)                    </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac3ea6dbde4e722198b55d6c9dd706da8"> 2812</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_PL4_REG_AHB_DMA_PL4_Msk (0xfUL)                  </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  AHB_DMA_TCL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab34527d8a267c3e5a2e98a278144801d"> 2814</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_TCL_REG_AHB_DMA_TCL_Pos (0UL)                    </span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac36229360073387d6f66d160051b3582"> 2815</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_TCL_REG_AHB_DMA_TCL_Msk (0xffffUL)               </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  AHB_DMA_VERSION_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6bd808a3416f6bb6de0cd12e187c51a"> 2817</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_VERSION_REG_AHB_DMA_VERSION_Pos (0UL)            </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafd3758e30ac1230695f01c8fb543f57e"> 2818</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_VERSION_REG_AHB_DMA_VERSION_Msk (0xffffffffUL)   </span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  AHB_DMA_WTEN_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab5da8b5a229a1a92c8ec44baf6d324ac"> 2820</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_WTEN_REG_AHB_DMA_WTEN_Pos (0UL)                  </span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga194b1f6d8940f13bec93c9e864899491"> 2821</a></span>&#160;<span class="preprocessor">#define DW_AHB_DMA_WTEN_REG_AHB_DMA_WTEN_Msk (0x1UL)                </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">/* ================                                            FCU                                            ================ */</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160; </div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">/* ====================================================  FLASH_CTRL_REG  ===================================================== */</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabf0f600f0809fda8080db9f12894074d"> 2829</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_DISCHARGE_STAT_Pos (25UL)                </span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaffbb3198a83d0ab3b0dbfb59161fb6c6"> 2830</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_DISCHARGE_STAT_Msk (0x2000000UL)         </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4aa9f5698db651815242ccc0e54c35f"> 2831</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_DFT_EN_Pos     (24UL)                    </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1d979a90d7e68c98e99cdd4fc15c509b"> 2832</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_DFT_EN_Msk     (0x1000000UL)             </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6f533e39bf3023f0d468aafa67f7e64"> 2833</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_VDD_LEVEL_VALUE_Pos (23UL)               </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabc338163793134ddf15fd4e8bc321979"> 2834</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_VDD_LEVEL_VALUE_Msk (0x800000UL)         </span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2b74a76df41e598377246bbab417f419"> 2835</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_VDD_LEVEL_FORCE_Pos (22UL)               </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ae034f0a962636209303702c1616ea5"> 2836</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_VDD_LEVEL_FORCE_Msk (0x400000UL)         </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4d18aee9071568e4208423cb19320f2e"> 2837</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_ERASE_RESUME_Pos (21UL)                  </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga00b694748bb1bbb3d247d07a13cb1536"> 2838</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_ERASE_RESUME_Msk (0x200000UL)            </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaaa612c9b037c534d9a04016075993a4"> 2839</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_STAT_Pos (20UL)            </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e30d7fa11afcc69833d43e4c7ff1014"> 2840</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_STAT_Msk (0x100000UL)      </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga561b20ff234c35d41874c6d9a05bf634"> 2841</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_MODE_Pos (19UL)            </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga16d265ce65a9de6a657027c8c2c34fc6"> 2842</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_MODE_Msk (0x80000UL)       </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga28fa94c92827be68f0ef9fd25ddcea1f"> 2843</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_EN_Pos (18UL)              </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc44e8883435c424d4add2239660b25d"> 2844</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_EN_Msk (0x40000UL)         </span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac77de825ead6ec165286b29daa280a52"> 2845</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_SLEEP_Pos      (17UL)                    </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf52f875e4039bd74a8cf3ac85e91695d"> 2846</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_SLEEP_Msk      (0x20000UL)               </span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0654d9948b518ac68a0d00941ccaa42"> 2847</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_DMA_EN_Pos     (16UL)                    </span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac171c3276e411106313ad551e7cafe4f"> 2848</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_DMA_EN_Msk     (0x10000UL)               </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab20aba8e33c5e7521464469e4c13e217"> 2849</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_BUS_ERROR_EN_Pos (15UL)                  </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc8fe9db3769973b27f25ad3e838c10b"> 2850</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_BUS_ERROR_EN_Msk (0x8000UL)              </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a3819c2913b809ea56e0cc9d8f7e336"> 2851</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_BUS_ERROR_Pos  (14UL)                    </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d2a87c28d0df990d59bec41d5211417"> 2852</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_BUS_ERROR_Msk  (0x4000UL)                </span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a5b45dfdd89609dda171d0ec5ec410a"> 2853</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_IRQ_CLEAR_Pos  (13UL)                    </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab2f1a4927a82e0ccdf4e06ff39228b2c"> 2854</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_IRQ_CLEAR_Msk  (0x2000UL)                </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga97bcc83d3fceb559e5bb0d8a36607dca"> 2855</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_WAIT_CYCLES_Pos (10UL)                   </span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f6fd5963220663058a89ef5ea84483c"> 2856</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_WAIT_CYCLES_Msk (0x1c00UL)               </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabeb446f490914f0418e17f37c81b69b7"> 2857</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_FLASH_RPROT_Pos (9UL)                    </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga79f82845186a669b0f4d942a616cb4fc"> 2858</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_FLASH_RPROT_Msk (0x200UL)                </span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a9963ffd9d48f1975a1f91c79c52e61"> 2859</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_FLASH_WPROT_Pos (8UL)                    </span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a3e38c117b2442810a510295cf1fa88"> 2860</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_FLASH_WPROT_Msk (0x100UL)                </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e962e7786cbb3caaeb3862d1c1214a5"> 2861</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_FLASH_PROT_Pos (7UL)                     </span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7727dc1568e97ea271dbe48d4c76435c"> 2862</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_FLASH_PROT_Msk (0x80UL)                  </span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a10b0223cf5394d181e9b61af914234"> 2863</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_RMIN_Pos  (6UL)                     </span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19c3c276007875ae4c725437f74030fc"> 2864</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_RMIN_Msk  (0x40UL)                  </span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaa691cd9e01f72e803b9173a2a4eb7b1"> 2865</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_ERS_Pos   (5UL)                     </span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga82c0a5dd340b20ae7205ef687c1f4f96"> 2866</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_ERS_Msk   (0x20UL)                  </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4081828586ba75c361fa6a46bb4b838"> 2867</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_WRS_Pos   (4UL)                     </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga14ee5158f8c505636f4c793edad97b13"> 2868</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_WRS_Msk   (0x10UL)                  </span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaabaa598261498475a220f414242d5e36"> 2869</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_SEL_Pos   (3UL)                     </span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada6751cefe7dd755964451b8923515ec"> 2870</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_SEL_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b2a94be5e5b90e6e2656ae4f53d7556"> 2871</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_SLEEP_MODE_Pos (2UL)                     </span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga33b007f81dc16bb6c6b8f29301fc7858"> 2872</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_SLEEP_MODE_Msk (0x4UL)                   </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga76d6e434116d3c2c640b9c5b5eef379e"> 2873</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_MODE_Pos  (0UL)                     </span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9024930acda6efb971066b38120597d6"> 2874</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_CTRL_REG_PROG_MODE_Msk  (0x3UL)                   </span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  FLASH_PTERASE_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d375748446d46d940f3fc9d7b444259"> 2876</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTERASE_REG_PTERASE_Pos (0UL)                     </span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga36d25dcdc06d6aea05f2da04fc0f1efc"> 2877</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTERASE_REG_PTERASE_Msk (0xffffffUL)              </span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  FLASH_PTERASE_SEG_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45c4693880935a590110e6dce3693a4b"> 2879</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTERASE_SEG_REG_PTERASE_SEG_Pos (0UL)             </span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac2ef790ce99a5989144387325cb66642"> 2880</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTERASE_SEG_REG_PTERASE_SEG_Msk (0xffffffUL)      </span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  FLASH_PTME_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga25aa06fe1c23da0669daf62119bdaffc"> 2882</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTME_REG_PTME_Pos       (0UL)                     </span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabbb5c795f1c3756b71b708449466fc24"> 2883</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTME_REG_PTME_Msk       (0xffffffUL)              </span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  FLASH_PTNVH1_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad1bfcc1a7c093a62117cd477a4d71082"> 2885</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTNVH1_REG_PTNVH1_Pos   (0UL)                     </span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga150c92a82de788e972052613257fef3a"> 2886</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTNVH1_REG_PTNVH1_Msk   (0xffffUL)                </span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  FLASH_PTPROG_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga619b108a90240648c9d2fdca38a68d07"> 2888</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTPROG_REG_PTPROG_Pos   (0UL)                     </span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0352131f0e1fc9770f31a93e4aa1354a"> 2889</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTPROG_REG_PTPROG_Msk   (0xffffUL)                </span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  FLASH_PTWK_SP_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad046de5b2b2c59ad7f85c3fb3cb39bde"> 2891</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTWK_SP_REG_PTWK_SP_Pos (0UL)                     </span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f32a8a060f589250e0eb57679ae4b87"> 2892</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_PTWK_SP_REG_PTWK_SP_Msk (0xffUL)                  </span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  FLASH_RTERASE_SEG_CNT_REG  =============================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50981a15499ee2f1ecb0c1d8f0b69965"> 2894</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_RTERASE_SEG_CNT_REG_RTERASE_SEG_CNT_Pos (0UL)     </span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2c8ffe5b88031133d2ac5ba621a48e05"> 2895</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_RTERASE_SEG_CNT_REG_RTERASE_SEG_CNT_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  FLASH_RTERASE_TOT_CNT_REG  =============================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18a4807ea5425243d366887f1a3e8f9f"> 2897</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_RTERASE_TOT_CNT_REG_RTERASE_TOT_CNT_Pos (0UL)     </span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga695002729507dd411ed0e26312ea4c90"> 2898</a></span>&#160;<span class="preprocessor">#define FCU_FLASH_RTERASE_TOT_CNT_REG_RTERASE_TOT_CNT_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">/* ================                                           GPADC                                           ================ */</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160; </div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment">/* =================================================  GP_ADC_CLEAR_INT_REG  ================================================== */</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga44b4551c86a936b1532d9002230950cc"> 2906</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CLEAR_INT_REG_GP_ADC_CLR_INT_Pos (0UL)         </span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d6c618c2afd054abaf62afeca13808b"> 2907</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CLEAR_INT_REG_GP_ADC_CLR_INT_Msk (0xffffUL)    </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  GP_ADC_CTRL2_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga79f328219c8f23e08882b608e8e6954d"> 2909</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_STORE_DEL_Pos (13UL)          </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga41fdb6e037cb6dc99bae11b6f5d1f647"> 2910</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_STORE_DEL_Msk (0xe000UL)      </span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga81fea188756a2e732b672b321339f29a"> 2911</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_SMPL_TIME_Pos (9UL)           </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad3d29612e9984dc9967e489d20372c6a"> 2912</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_SMPL_TIME_Msk (0x1e00UL)      </span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9fd2d1f798cc0dd73d17ef1c54778708"> 2913</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_CONV_NRS_Pos (6UL)            </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga02145d05a7cda81ce2804f8053008678"> 2914</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_CONV_NRS_Msk (0x1c0UL)        </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc81ea3582088a4a40b3f44e64899521"> 2915</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_I20U_Pos (2UL)                </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga739456fb056bddec3fde6d025267354d"> 2916</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_I20U_Msk (0x4UL)              </span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4291fdae09e86bbbbc881bb5c556bf2"> 2917</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_ATTN_Pos (0UL)                </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9062b06c63730a6dc9941e2a8985c202"> 2918</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_ATTN_Msk (0x3UL)              </span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  GP_ADC_CTRL3_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e4fee0f04e9ae286e10b727af49914f"> 2920</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL3_REG_GP_ADC_INTERVAL_Pos (8UL)            </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga810d7750a3990595b7245af637ab00c4"> 2921</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL3_REG_GP_ADC_INTERVAL_Msk (0xff00UL)       </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadfc7599c1fd3a69ddb283a2f2c0a608c"> 2922</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL3_REG_GP_ADC_EN_DEL_Pos (0UL)              </span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga217e4c59171e28fcfeb28bd198f9dd23"> 2923</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL3_REG_GP_ADC_EN_DEL_Msk (0xffUL)           </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  GP_ADC_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8069e50f008d47f0a09a52c6aa0a9713"> 2925</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_DIE_TEMP_EN_Pos (12UL)                </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac3ace619d58af346cecf5448c22eb77c"> 2926</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_DIE_TEMP_EN_Msk (0x1000UL)            </span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0f0d090bf777471509b23216387cc625"> 2927</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_LDO_HOLD_Pos (10UL)            </span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a6f3b14b67caf6315c587e357176e44"> 2928</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_LDO_HOLD_Msk (0x400UL)         </span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf12ad1b9d4ef36cdc84baa512fd74905"> 2929</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_CHOP_Pos (9UL)                 </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6032726668ca6b7504e8a0f36c1c72ad"> 2930</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_CHOP_Msk (0x200UL)             </span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace83f746e0455910da1b6eb4043f42ed"> 2931</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_SIGN_Pos (8UL)                 </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae7e7e923bb5f58fbaee58372398d6628"> 2932</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_SIGN_Msk (0x100UL)             </span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4a2f9a144ec604a5421ea4f496c0f87"> 2933</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_MUTE_Pos (7UL)                 </span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeeb27a8896e5fc9d6fee634d954619ce"> 2934</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_MUTE_Msk (0x80UL)              </span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga32cf6c1760b5f71f64bd903f72deb575"> 2935</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_SE_Pos (6UL)                   </span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac63c8d4f99a5482432c160ba39dabcdd"> 2936</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_SE_Msk (0x40UL)                </span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0688ddb98038a0feae782b1bc3448805"> 2937</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_MINT_Pos (5UL)                 </span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga02dc1ba03233dfb381b838a82b13d17a"> 2938</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_MINT_Msk (0x20UL)              </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0913e59aeffcaaafdb7632926f0ed8d6"> 2939</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_INT_Pos (4UL)                  </span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f102254a0ff22602a4a680fb8664a25"> 2940</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_INT_Msk (0x10UL)               </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a9e19c8849aa48d69a501578b6fe154"> 2941</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_DMA_EN_Pos (3UL)               </span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga96bd39fff19f9bf6e19f295dce65c381"> 2942</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_DMA_EN_Msk (0x8UL)             </span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4b727f9b8e1f21dc7643cfacea2b7806"> 2943</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_CONT_Pos (2UL)                 </span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad1a0bed3311dc16588f7adf646826dd8"> 2944</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_CONT_Msk (0x4UL)               </span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ebbcdea364d3b41fbe2812aecd4a4da"> 2945</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_START_Pos (1UL)                </span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae78ff24b0abf973a9b8e56a78e194349"> 2946</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_START_Msk (0x2UL)              </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga304b8d952142e45fbd81d293e8292a92"> 2947</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_EN_Pos (0UL)                   </span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad53ba4fce415fe02319c8e337fd09573"> 2948</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_EN_Msk (0x1UL)                 </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  GP_ADC_OFFN_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3332fe619dff9d189864be5e5af3f141"> 2950</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_OFFN_REG_GP_ADC_OFFN_Pos (0UL)                 </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga10159e2ec1b315dd024bb2f92c484d2f"> 2951</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_OFFN_REG_GP_ADC_OFFN_Msk (0x3ffUL)             </span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  GP_ADC_OFFP_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacf49d67e5197412e99f1b492eda9def4"> 2953</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_OFFP_REG_GP_ADC_OFFP_Pos (0UL)                 </span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa3a0dae105bb57a8b2b6a39dad8be2de"> 2954</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_OFFP_REG_GP_ADC_OFFP_Msk (0x3ffUL)             </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  GP_ADC_RESULT_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae35fc8ce00ac90e8ebc19a48548e4efa"> 2956</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_RESULT_REG_GP_ADC_VAL_Pos (0UL)                </span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabcf4484c5b22f4e9a6f49a332da05b5b"> 2957</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_RESULT_REG_GP_ADC_VAL_Msk (0xffffUL)           </span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  GP_ADC_SEL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad56ae043dbb53e1fdf91f8d1ddd9e1f0"> 2959</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_P_Pos (4UL)                 </span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c7f640e4e7e0abb87cbdbea7f67f6bb"> 2960</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_P_Msk (0xf0UL)              </span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga944e7c08010328b1dfbd002ef16ec38d"> 2961</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_N_Pos (0UL)                 </span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga187103c4b7a633843a00ebb9daa26f05"> 2962</a></span>&#160;<span class="preprocessor">#define GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_N_Msk (0xfUL)               </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">/* ================                                           GPIO                                            ================ */</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160; </div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">/* ===================================================  GPIO_CLK_SEL_REG  ==================================================== */</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga28d106e5027905ffe584b86c8a8d8452"> 2970</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_DIVN_OUTPUT_EN_Pos (9UL)              </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ad5c4a3e933ef328e181b9c403c8276"> 2971</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_DIVN_OUTPUT_EN_Msk (0x200UL)          </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5df5f58a13eec7d0b350189003124a8b"> 2972</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_RC32M_OUTPUT_EN_Pos (8UL)             </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab4958f8b08f19252722dfc4d15825369"> 2973</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_RC32M_OUTPUT_EN_Msk (0x100UL)         </span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga837315d26730c64bcae511ac7245a57c"> 2974</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_XTAL32M_OUTPUT_EN_Pos (7UL)           </span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5fb2975192f098906522034ba385b710"> 2975</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_XTAL32M_OUTPUT_EN_Msk (0x80UL)        </span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c4c233faface0315dd02d2f37e10e35"> 2976</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_EN_Pos (3UL)               </span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa2a84e733a75cc7560a804ca710d8f9f"> 2977</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_EN_Msk (0x8UL)             </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga893bd786152eef37cc34dab20089a0ac"> 2978</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_SEL_Pos (0UL)              </span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeffb7a9dfc38236e40410e1a2e7b9af7"> 2979</a></span>&#160;<span class="preprocessor">#define GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_SEL_Msk (0x7UL)            </span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_00_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab75eb512d03d24061fc00ee7d5b360cf"> 2981</a></span>&#160;<span class="preprocessor">#define GPIO_P0_00_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga66202bb3c15243c5e586a00a46cff64a"> 2982</a></span>&#160;<span class="preprocessor">#define GPIO_P0_00_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab26f8726060e97ed3a8329fe747a6736"> 2983</a></span>&#160;<span class="preprocessor">#define GPIO_P0_00_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab0f9788485e23a7863b8a4c39876adbe"> 2984</a></span>&#160;<span class="preprocessor">#define GPIO_P0_00_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a55bd7f4fc7a636baee2061dadd8b5c"> 2985</a></span>&#160;<span class="preprocessor">#define GPIO_P0_00_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga09670eaf5e3322bfd303186a2c4dd5e6"> 2986</a></span>&#160;<span class="preprocessor">#define GPIO_P0_00_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_01_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3370bb17f690df373f2d71244df55f7f"> 2988</a></span>&#160;<span class="preprocessor">#define GPIO_P0_01_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga937261f1ba2a4109eee3b379160bdda0"> 2989</a></span>&#160;<span class="preprocessor">#define GPIO_P0_01_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ec52a7943e2e0e140ea22905afdbd6b"> 2990</a></span>&#160;<span class="preprocessor">#define GPIO_P0_01_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3da39581393977a29de450efec3bcd46"> 2991</a></span>&#160;<span class="preprocessor">#define GPIO_P0_01_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabfbb32329e479908ebf7a517b828d540"> 2992</a></span>&#160;<span class="preprocessor">#define GPIO_P0_01_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac414683a1b83e61c85044d1580ccd173"> 2993</a></span>&#160;<span class="preprocessor">#define GPIO_P0_01_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_02_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f9c8a60bb8a65bf2f15b8f5650809fe"> 2995</a></span>&#160;<span class="preprocessor">#define GPIO_P0_02_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga425fc17f9b533989d367a3dd3dd0a70a"> 2996</a></span>&#160;<span class="preprocessor">#define GPIO_P0_02_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18dc9de843d82f557b794566e025c367"> 2997</a></span>&#160;<span class="preprocessor">#define GPIO_P0_02_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7730d82593084df6d745ce42bbf727aa"> 2998</a></span>&#160;<span class="preprocessor">#define GPIO_P0_02_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c7ee0d7aad3460072093e26aa588098"> 2999</a></span>&#160;<span class="preprocessor">#define GPIO_P0_02_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9dfbc5f7bcde9004085423beb8812e5e"> 3000</a></span>&#160;<span class="preprocessor">#define GPIO_P0_02_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_03_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad764158fdae4d9ed37af4ec9ae268731"> 3002</a></span>&#160;<span class="preprocessor">#define GPIO_P0_03_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa8cc061cfdfceec00d9d779fb45b7f48"> 3003</a></span>&#160;<span class="preprocessor">#define GPIO_P0_03_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87cf8422b5337fe734c3ea5d3c80c299"> 3004</a></span>&#160;<span class="preprocessor">#define GPIO_P0_03_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga26f69aecb85e09267de49555a173ec3c"> 3005</a></span>&#160;<span class="preprocessor">#define GPIO_P0_03_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga321329c3b7e5cca9c920bb3428510567"> 3006</a></span>&#160;<span class="preprocessor">#define GPIO_P0_03_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0b2ad20e17f43e4e75b199b4fb895f15"> 3007</a></span>&#160;<span class="preprocessor">#define GPIO_P0_03_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_04_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9fe12bc9cbcf146f4b899d371bf2422a"> 3009</a></span>&#160;<span class="preprocessor">#define GPIO_P0_04_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga635ab193ea7f6b74f56aa8ba3914814b"> 3010</a></span>&#160;<span class="preprocessor">#define GPIO_P0_04_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae0570c142b64893a0902303d9b040200"> 3011</a></span>&#160;<span class="preprocessor">#define GPIO_P0_04_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae76cc7c558e6525a2e88948552cb27d5"> 3012</a></span>&#160;<span class="preprocessor">#define GPIO_P0_04_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga83bc1ef8a76c7db6736bcbeded4429b3"> 3013</a></span>&#160;<span class="preprocessor">#define GPIO_P0_04_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a89f4efdf53e8fae26d89f5c9a300ef"> 3014</a></span>&#160;<span class="preprocessor">#define GPIO_P0_04_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_05_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3804323a99b23d10426df1e0bb46806a"> 3016</a></span>&#160;<span class="preprocessor">#define GPIO_P0_05_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa01916819e31061b5679b044f34d7f08"> 3017</a></span>&#160;<span class="preprocessor">#define GPIO_P0_05_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2af4aabd181cc476fbd0233661aff0f4"> 3018</a></span>&#160;<span class="preprocessor">#define GPIO_P0_05_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa3e232bdc68372467f1e711a1ee5f6e0"> 3019</a></span>&#160;<span class="preprocessor">#define GPIO_P0_05_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac605fd01e1b250ad27a0734488c579c7"> 3020</a></span>&#160;<span class="preprocessor">#define GPIO_P0_05_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad946369d4f6534356d4bb2043de21152"> 3021</a></span>&#160;<span class="preprocessor">#define GPIO_P0_05_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_06_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga23eaa4c6e2c15349e1bfbce0de30b0e8"> 3023</a></span>&#160;<span class="preprocessor">#define GPIO_P0_06_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe9cb86f24d58dbdfba6460ded9dbf98"> 3024</a></span>&#160;<span class="preprocessor">#define GPIO_P0_06_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac09a0c1670bc9946e3baa594cd448bef"> 3025</a></span>&#160;<span class="preprocessor">#define GPIO_P0_06_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga472da08906aceee241ae8a86785cdc8e"> 3026</a></span>&#160;<span class="preprocessor">#define GPIO_P0_06_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5d15c1418fe2bd3f9d6e80e2844210cf"> 3027</a></span>&#160;<span class="preprocessor">#define GPIO_P0_06_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab1086fdaa58c1dbd0ca40a273b1380b3"> 3028</a></span>&#160;<span class="preprocessor">#define GPIO_P0_06_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_07_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab0f0c8b308630b96ca86bf13b7894b0e"> 3030</a></span>&#160;<span class="preprocessor">#define GPIO_P0_07_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6f10806adb03332836a767e3a179a46"> 3031</a></span>&#160;<span class="preprocessor">#define GPIO_P0_07_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf39c61020c830a8771cc8715abbc4c85"> 3032</a></span>&#160;<span class="preprocessor">#define GPIO_P0_07_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a28577a059ab10273f8454bf7f19005"> 3033</a></span>&#160;<span class="preprocessor">#define GPIO_P0_07_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0270e34bb0e15fd82b04d002e444fed0"> 3034</a></span>&#160;<span class="preprocessor">#define GPIO_P0_07_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga76eeb808a8b06f451b8143074f055690"> 3035</a></span>&#160;<span class="preprocessor">#define GPIO_P0_07_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_08_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d6bba52ffee8d1408f777a4dee31a3f"> 3037</a></span>&#160;<span class="preprocessor">#define GPIO_P0_08_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab1f8598a4f34de3f0d8cbe5d8c1f2131"> 3038</a></span>&#160;<span class="preprocessor">#define GPIO_P0_08_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9920ed691db815fe370e7866f8a6e3e4"> 3039</a></span>&#160;<span class="preprocessor">#define GPIO_P0_08_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga146ca6b7a7a2e677581c54ad3b95292a"> 3040</a></span>&#160;<span class="preprocessor">#define GPIO_P0_08_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3399793b63fe0047867224007b386eb6"> 3041</a></span>&#160;<span class="preprocessor">#define GPIO_P0_08_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1b08b12d6ed73e29cfe1b6f753e206a0"> 3042</a></span>&#160;<span class="preprocessor">#define GPIO_P0_08_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_09_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga13e566926425e4f8d5074881413d1eb9"> 3044</a></span>&#160;<span class="preprocessor">#define GPIO_P0_09_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac153e2bee8a94a3f235032eb8f18c2c4"> 3045</a></span>&#160;<span class="preprocessor">#define GPIO_P0_09_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3715b48d20cb3f1d0e7365e187a030c4"> 3046</a></span>&#160;<span class="preprocessor">#define GPIO_P0_09_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga673f5dcfa32937aa1caa733cf7775a71"> 3047</a></span>&#160;<span class="preprocessor">#define GPIO_P0_09_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f1fbb4c3d885d9a5bde96e128cf80ad"> 3048</a></span>&#160;<span class="preprocessor">#define GPIO_P0_09_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad49aa4e704d6c1818c2fe387d50db929"> 3049</a></span>&#160;<span class="preprocessor">#define GPIO_P0_09_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_10_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafbcc833dd469860d685e8ca6cf7523de"> 3051</a></span>&#160;<span class="preprocessor">#define GPIO_P0_10_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f84cf99e454cdfd364653f00bf22f54"> 3052</a></span>&#160;<span class="preprocessor">#define GPIO_P0_10_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ec13cfbe9f24fc07ac41b2362e4c713"> 3053</a></span>&#160;<span class="preprocessor">#define GPIO_P0_10_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa31cdf93f90eacf853400671f53c3fc3"> 3054</a></span>&#160;<span class="preprocessor">#define GPIO_P0_10_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0140b8ca25c82d9793e8ce9b522339a6"> 3055</a></span>&#160;<span class="preprocessor">#define GPIO_P0_10_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf4f2c1a7aa52268f1680ea52d66c01fe"> 3056</a></span>&#160;<span class="preprocessor">#define GPIO_P0_10_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_11_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1bc2347d276271bb2cd4fee807173c01"> 3058</a></span>&#160;<span class="preprocessor">#define GPIO_P0_11_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed9e01de4817a95af0bd592861ba70fb"> 3059</a></span>&#160;<span class="preprocessor">#define GPIO_P0_11_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac92128e0517ca29b586765676521f2d2"> 3060</a></span>&#160;<span class="preprocessor">#define GPIO_P0_11_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9fd12f09de40ed5d0728d8a55594429a"> 3061</a></span>&#160;<span class="preprocessor">#define GPIO_P0_11_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad3c88465c24cb47f0de5e4bcdfa5e9c5"> 3062</a></span>&#160;<span class="preprocessor">#define GPIO_P0_11_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafd2151073ee161b10b950e255fccd5fb"> 3063</a></span>&#160;<span class="preprocessor">#define GPIO_P0_11_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_12_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga16f0c65b088cb9d863ad828663467620"> 3065</a></span>&#160;<span class="preprocessor">#define GPIO_P0_12_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab9c01e27db16bf37b428cea7ac5b0d23"> 3066</a></span>&#160;<span class="preprocessor">#define GPIO_P0_12_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb600b9907f20515837788eb18eb7610"> 3067</a></span>&#160;<span class="preprocessor">#define GPIO_P0_12_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48a8b856d479dbafe61e137dcfd7adb0"> 3068</a></span>&#160;<span class="preprocessor">#define GPIO_P0_12_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0d58ad8bf3d764f33ecc8539ab18d280"> 3069</a></span>&#160;<span class="preprocessor">#define GPIO_P0_12_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf750ef55cf87e01da7c6c0eb18769533"> 3070</a></span>&#160;<span class="preprocessor">#define GPIO_P0_12_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_13_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabbb4636760e428c3e2780b8d7eb0a18b"> 3072</a></span>&#160;<span class="preprocessor">#define GPIO_P0_13_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a0ca6f03b73df2a7fa00da506db669d"> 3073</a></span>&#160;<span class="preprocessor">#define GPIO_P0_13_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa83a18ea0ffc55c86b785c9d1e4a93b1"> 3074</a></span>&#160;<span class="preprocessor">#define GPIO_P0_13_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1b279039efdaa37249a695590bfdfe7a"> 3075</a></span>&#160;<span class="preprocessor">#define GPIO_P0_13_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70151acdc91b9d410ed274935acf0d2f"> 3076</a></span>&#160;<span class="preprocessor">#define GPIO_P0_13_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f2fb46a20d76aab6c5ab4b81f7294ec"> 3077</a></span>&#160;<span class="preprocessor">#define GPIO_P0_13_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_14_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ca40a6d8a90e0bef20ed565a05ee1df"> 3079</a></span>&#160;<span class="preprocessor">#define GPIO_P0_14_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga88766756ea30e9ec7a18467a97cc24db"> 3080</a></span>&#160;<span class="preprocessor">#define GPIO_P0_14_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1c07b6d70b309c0272290f1c85c79717"> 3081</a></span>&#160;<span class="preprocessor">#define GPIO_P0_14_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f5dc1537690dc739d445e151f5e4a35"> 3082</a></span>&#160;<span class="preprocessor">#define GPIO_P0_14_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb43728d6d17f563783754f9ba469830"> 3083</a></span>&#160;<span class="preprocessor">#define GPIO_P0_14_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5315e506362387a38a753914453442c9"> 3084</a></span>&#160;<span class="preprocessor">#define GPIO_P0_14_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_15_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga28633760866e29fae3d089cd8a2f934f"> 3086</a></span>&#160;<span class="preprocessor">#define GPIO_P0_15_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga02f754c6e49d6f27ffe973b2088fcbab"> 3087</a></span>&#160;<span class="preprocessor">#define GPIO_P0_15_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga165ad65c89e9ab355095e42f2ac6a363"> 3088</a></span>&#160;<span class="preprocessor">#define GPIO_P0_15_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad1151d7f3064ec4547d46f4d16c1102e"> 3089</a></span>&#160;<span class="preprocessor">#define GPIO_P0_15_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1c535d854680c0777d8e323cf9a3b7eb"> 3090</a></span>&#160;<span class="preprocessor">#define GPIO_P0_15_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga04e3ad0730ce5a9b9a1c6a6f960286e9"> 3091</a></span>&#160;<span class="preprocessor">#define GPIO_P0_15_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  P0_DATA_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf5ddbf67601eca237c1b067315b3d56a"> 3093</a></span>&#160;<span class="preprocessor">#define GPIO_P0_DATA_REG_P0_DATA_Pos      (0UL)                     </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga600bdd5eeb7688937f3f549954b53e6f"> 3094</a></span>&#160;<span class="preprocessor">#define GPIO_P0_DATA_REG_P0_DATA_Msk      (0xffffUL)                </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  P0_RESET_DATA_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0d42c589a485dcdadb0799fc6e3b6369"> 3096</a></span>&#160;<span class="preprocessor">#define GPIO_P0_RESET_DATA_REG_P0_RESET_Pos (0UL)                   </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac41f4abb7db228dcac885e74f06ef0a5"> 3097</a></span>&#160;<span class="preprocessor">#define GPIO_P0_RESET_DATA_REG_P0_RESET_Msk (0xffffUL)              </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P0_SET_DATA_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b7f323d7aca8f4734e0fe235bb7e6c5"> 3099</a></span>&#160;<span class="preprocessor">#define GPIO_P0_SET_DATA_REG_P0_SET_Pos   (0UL)                     </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga00641fe2763575e95eb2aee7efed5450"> 3100</a></span>&#160;<span class="preprocessor">#define GPIO_P0_SET_DATA_REG_P0_SET_Msk   (0xffffUL)                </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  P0_WEAK_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga80eedd945c879fa8aa0a5f4b8dcc3d93"> 3102</a></span>&#160;<span class="preprocessor">#define GPIO_P0_WEAK_CTRL_REG_P0_LOWDRV_Pos (6UL)                   </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga928100691b367711bdb4af55feb6a87d"> 3103</a></span>&#160;<span class="preprocessor">#define GPIO_P0_WEAK_CTRL_REG_P0_LOWDRV_Msk (0xffc0UL)              </span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_00_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga88e592ca4acdadcf5a5381fb4c8daf34"> 3105</a></span>&#160;<span class="preprocessor">#define GPIO_P1_00_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35585ba3df432e3fc02448fee8b6ed29"> 3106</a></span>&#160;<span class="preprocessor">#define GPIO_P1_00_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf26fe1001cc519911444ba073513a22"> 3107</a></span>&#160;<span class="preprocessor">#define GPIO_P1_00_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48dc6fb84700a4459ec68c44b9f0023a"> 3108</a></span>&#160;<span class="preprocessor">#define GPIO_P1_00_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga158483f2cae504dd43576efe7f7d94fc"> 3109</a></span>&#160;<span class="preprocessor">#define GPIO_P1_00_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf88dfd68f4edbcfb9c05d678ea14b4f9"> 3110</a></span>&#160;<span class="preprocessor">#define GPIO_P1_00_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_01_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaff3da8de5cb9f036ee315bcdf292e461"> 3112</a></span>&#160;<span class="preprocessor">#define GPIO_P1_01_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga93c6af972355b677281e9abfffa2d492"> 3113</a></span>&#160;<span class="preprocessor">#define GPIO_P1_01_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabf913073668af0a69a15044b5d85e238"> 3114</a></span>&#160;<span class="preprocessor">#define GPIO_P1_01_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35bd08037e575cbc79338da6435f8fa3"> 3115</a></span>&#160;<span class="preprocessor">#define GPIO_P1_01_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5b50e7b776528c38b4888ad0e98169ca"> 3116</a></span>&#160;<span class="preprocessor">#define GPIO_P1_01_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6a86025227f33a5cfbd194f2dc252c9"> 3117</a></span>&#160;<span class="preprocessor">#define GPIO_P1_01_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_02_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaea1892d4c7ee05b2ca7848b3d7a32246"> 3119</a></span>&#160;<span class="preprocessor">#define GPIO_P1_02_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72b346088e9236cb2591ab1abd3530c4"> 3120</a></span>&#160;<span class="preprocessor">#define GPIO_P1_02_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4006a65357dc1d4c7f349a68d133a04b"> 3121</a></span>&#160;<span class="preprocessor">#define GPIO_P1_02_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac99275c1983f848442e8c77e456387c6"> 3122</a></span>&#160;<span class="preprocessor">#define GPIO_P1_02_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6fd01eface993df961d42902d6ad613f"> 3123</a></span>&#160;<span class="preprocessor">#define GPIO_P1_02_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3dd649f8817d9c154a64e092b0a58142"> 3124</a></span>&#160;<span class="preprocessor">#define GPIO_P1_02_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_03_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga479ed80f242ef96d2f0c4e89a1d3eb3e"> 3126</a></span>&#160;<span class="preprocessor">#define GPIO_P1_03_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5e432a86850e8923ff5092ceb0ff3e61"> 3127</a></span>&#160;<span class="preprocessor">#define GPIO_P1_03_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ea8ec848f6060f0631a680da86aefe5"> 3128</a></span>&#160;<span class="preprocessor">#define GPIO_P1_03_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab74c0bfd412bc3c579e3802a067cd710"> 3129</a></span>&#160;<span class="preprocessor">#define GPIO_P1_03_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa764e570335ff5111b747d2ecc527b4b"> 3130</a></span>&#160;<span class="preprocessor">#define GPIO_P1_03_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba7dd2e826fc682f0bf0aaef91379276"> 3131</a></span>&#160;<span class="preprocessor">#define GPIO_P1_03_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_04_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga26b1d77f8ac234108f2f84fbb01482b7"> 3133</a></span>&#160;<span class="preprocessor">#define GPIO_P1_04_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga640a658527c1e7e727f4d1c1e4408e89"> 3134</a></span>&#160;<span class="preprocessor">#define GPIO_P1_04_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc4b16c4b6433461adfa13abe0b51622"> 3135</a></span>&#160;<span class="preprocessor">#define GPIO_P1_04_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9020700ccefdae1a7fa66bb4a2644998"> 3136</a></span>&#160;<span class="preprocessor">#define GPIO_P1_04_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a30cb334250f64453e69f8241a12936"> 3137</a></span>&#160;<span class="preprocessor">#define GPIO_P1_04_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga05eefe425dce997c285205a5d78c7e08"> 3138</a></span>&#160;<span class="preprocessor">#define GPIO_P1_04_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_05_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35fa386ecaa73baa36c4bd9158150331"> 3140</a></span>&#160;<span class="preprocessor">#define GPIO_P1_05_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5b3a270f7747ced29d32c2c28728f52f"> 3141</a></span>&#160;<span class="preprocessor">#define GPIO_P1_05_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0eeff37ad3835ff7bfb9276c8fe120d0"> 3142</a></span>&#160;<span class="preprocessor">#define GPIO_P1_05_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae641267cf935d7a677f904cb2c6c7785"> 3143</a></span>&#160;<span class="preprocessor">#define GPIO_P1_05_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga75aebf2547bcb21581b4fd665f187622"> 3144</a></span>&#160;<span class="preprocessor">#define GPIO_P1_05_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga839752900a5e189e5fb5661e2aa412e9"> 3145</a></span>&#160;<span class="preprocessor">#define GPIO_P1_05_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_06_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5a69008b3414d3eac74c748c7b4ab54"> 3147</a></span>&#160;<span class="preprocessor">#define GPIO_P1_06_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59b8df92fab000ae0b135d95fac9962f"> 3148</a></span>&#160;<span class="preprocessor">#define GPIO_P1_06_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa11ff922b2038d2f954510636146244"> 3149</a></span>&#160;<span class="preprocessor">#define GPIO_P1_06_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac3bce8d1226e284ea759e93f3c7e498a"> 3150</a></span>&#160;<span class="preprocessor">#define GPIO_P1_06_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaccad616b98932eea5541433341a41886"> 3151</a></span>&#160;<span class="preprocessor">#define GPIO_P1_06_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadefb740d143fb8901f29e73432514ab6"> 3152</a></span>&#160;<span class="preprocessor">#define GPIO_P1_06_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_07_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga95227beef99d60931e62fea359087974"> 3154</a></span>&#160;<span class="preprocessor">#define GPIO_P1_07_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga225a5bbe720f23037d28e6abcbde03c8"> 3155</a></span>&#160;<span class="preprocessor">#define GPIO_P1_07_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f1e980ba8bdae8716a2c344fd666257"> 3156</a></span>&#160;<span class="preprocessor">#define GPIO_P1_07_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaadeeeda0d59c4fbc736d6291b0ac601e"> 3157</a></span>&#160;<span class="preprocessor">#define GPIO_P1_07_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa0ee62b3371c398017a32e93788462d"> 3158</a></span>&#160;<span class="preprocessor">#define GPIO_P1_07_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab484c95896b8ba544da00008f97e8ffa"> 3159</a></span>&#160;<span class="preprocessor">#define GPIO_P1_07_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_08_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55ccdb65233488acf1d1a536d2f9f797"> 3161</a></span>&#160;<span class="preprocessor">#define GPIO_P1_08_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga10a73ea01a01ce88c831d9a4743b6ae9"> 3162</a></span>&#160;<span class="preprocessor">#define GPIO_P1_08_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8e1f01b6b21dcc6fab83c6a29f188d45"> 3163</a></span>&#160;<span class="preprocessor">#define GPIO_P1_08_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadc4b193df5aa125ef85b36c9eaf66134"> 3164</a></span>&#160;<span class="preprocessor">#define GPIO_P1_08_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae578dc4ba6fb284212ed2ee749521e80"> 3165</a></span>&#160;<span class="preprocessor">#define GPIO_P1_08_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb1a0b62bc151ebdddea3c82c36dcfbe"> 3166</a></span>&#160;<span class="preprocessor">#define GPIO_P1_08_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_09_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf91ca37ebf80806f61e71a1244cc6a92"> 3168</a></span>&#160;<span class="preprocessor">#define GPIO_P1_09_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga062fde833d537c55ad421118c5696346"> 3169</a></span>&#160;<span class="preprocessor">#define GPIO_P1_09_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91001fc7042d7efff208e11beae1e8d7"> 3170</a></span>&#160;<span class="preprocessor">#define GPIO_P1_09_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b858b5a69f4b40c888c46abe97c5070"> 3171</a></span>&#160;<span class="preprocessor">#define GPIO_P1_09_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga592f9cfcccf5965f2947c2905915c8ba"> 3172</a></span>&#160;<span class="preprocessor">#define GPIO_P1_09_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c812a1f06908485c51046f864f4b32b"> 3173</a></span>&#160;<span class="preprocessor">#define GPIO_P1_09_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_10_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9ad7cf781bdb40e0972d67db5f602929"> 3175</a></span>&#160;<span class="preprocessor">#define GPIO_P1_10_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61262d0d269eaa52368c3d287199cac7"> 3176</a></span>&#160;<span class="preprocessor">#define GPIO_P1_10_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga88f98d7d37bc2d10e5ecad107c3c9a53"> 3177</a></span>&#160;<span class="preprocessor">#define GPIO_P1_10_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaecd5c59ef678d12f6e611415f89601ea"> 3178</a></span>&#160;<span class="preprocessor">#define GPIO_P1_10_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad39c88c0327528981900cd61680e45fe"> 3179</a></span>&#160;<span class="preprocessor">#define GPIO_P1_10_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga89c4e8a0c41bc9d7e4799ba1a7f4fadf"> 3180</a></span>&#160;<span class="preprocessor">#define GPIO_P1_10_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_11_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8db9c383132125597fe07a0b71707d27"> 3182</a></span>&#160;<span class="preprocessor">#define GPIO_P1_11_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga946d1c5e0a6eceeb31d3016d6ab23baa"> 3183</a></span>&#160;<span class="preprocessor">#define GPIO_P1_11_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab641bfe5983699291c8c9f3624e9aae8"> 3184</a></span>&#160;<span class="preprocessor">#define GPIO_P1_11_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2041f7a40cfecca1aa6f5c3e79343201"> 3185</a></span>&#160;<span class="preprocessor">#define GPIO_P1_11_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f0ab4d9fd590115b7b177fe6412b7f0"> 3186</a></span>&#160;<span class="preprocessor">#define GPIO_P1_11_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6928c756c05777bc01cf488f85b04fd4"> 3187</a></span>&#160;<span class="preprocessor">#define GPIO_P1_11_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_12_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d8133addf4aad6e5078ceee21068b3d"> 3189</a></span>&#160;<span class="preprocessor">#define GPIO_P1_12_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8de871cef9003584544e0a017aae19a9"> 3190</a></span>&#160;<span class="preprocessor">#define GPIO_P1_12_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab010730e7b9b6c4ff4c2cd896de44654"> 3191</a></span>&#160;<span class="preprocessor">#define GPIO_P1_12_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga24756a6acc950a779d86581bd4e692a4"> 3192</a></span>&#160;<span class="preprocessor">#define GPIO_P1_12_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9da68a25ce8c083df80322ed8019fb8c"> 3193</a></span>&#160;<span class="preprocessor">#define GPIO_P1_12_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58feeae84f5d4bfa268c6548684cd5d9"> 3194</a></span>&#160;<span class="preprocessor">#define GPIO_P1_12_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_13_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae1334e4b6907652fad2ef7b0f1c15214"> 3196</a></span>&#160;<span class="preprocessor">#define GPIO_P1_13_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac44ea266993bd68eebcab6860d2d206a"> 3197</a></span>&#160;<span class="preprocessor">#define GPIO_P1_13_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga846e44a63372eb57ea8f9225ff9b1fd8"> 3198</a></span>&#160;<span class="preprocessor">#define GPIO_P1_13_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga22c2a3e892f8cbb21f7d3a5836bc86bb"> 3199</a></span>&#160;<span class="preprocessor">#define GPIO_P1_13_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca6f4a44d0273b127a24200bd0104ec8"> 3200</a></span>&#160;<span class="preprocessor">#define GPIO_P1_13_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf5d03ab818379f38a2e0afbf8fd4bef7"> 3201</a></span>&#160;<span class="preprocessor">#define GPIO_P1_13_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_14_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca056bce1a183b5001d320e75cb62f41"> 3203</a></span>&#160;<span class="preprocessor">#define GPIO_P1_14_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabffecdc435c5773ebdccbb6715a3efdf"> 3204</a></span>&#160;<span class="preprocessor">#define GPIO_P1_14_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5ac87c82826231515f957fa0cb40da1"> 3205</a></span>&#160;<span class="preprocessor">#define GPIO_P1_14_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad2ddcae6fcef64048cbb1cdb478bd64d"> 3206</a></span>&#160;<span class="preprocessor">#define GPIO_P1_14_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac7d05f3b694e1edf14a3ba3a3f8fc48e"> 3207</a></span>&#160;<span class="preprocessor">#define GPIO_P1_14_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga142de935aabacd22d05ffa60f9d54b00"> 3208</a></span>&#160;<span class="preprocessor">#define GPIO_P1_14_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_15_MODE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8104bbceb4556972ebfc01e692a4720a"> 3210</a></span>&#160;<span class="preprocessor">#define GPIO_P1_15_MODE_REG_PPOD_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab04959b6ea13fe4f997283809254e58b"> 3211</a></span>&#160;<span class="preprocessor">#define GPIO_P1_15_MODE_REG_PPOD_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga95b081cf7ac19a115f1c2ec173be8fc7"> 3212</a></span>&#160;<span class="preprocessor">#define GPIO_P1_15_MODE_REG_PUPD_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga184da7dda76d2f8922afad3b21c44122"> 3213</a></span>&#160;<span class="preprocessor">#define GPIO_P1_15_MODE_REG_PUPD_Msk      (0x300UL)                 </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga052710ef67ba0f75a479321c70d93037"> 3214</a></span>&#160;<span class="preprocessor">#define GPIO_P1_15_MODE_REG_PID_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61b16622b0a6616d85bb48461806aa5a"> 3215</a></span>&#160;<span class="preprocessor">#define GPIO_P1_15_MODE_REG_PID_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  P1_DATA_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf35651789d42e26deeeae918379f4d36"> 3217</a></span>&#160;<span class="preprocessor">#define GPIO_P1_DATA_REG_P1_DATA_Pos      (0UL)                     </span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga73b0fefd1c657f408e44434441333a49"> 3218</a></span>&#160;<span class="preprocessor">#define GPIO_P1_DATA_REG_P1_DATA_Msk      (0xffffUL)                </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  P1_RESET_DATA_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18d26816365839751d2bc8c4c2c1decb"> 3220</a></span>&#160;<span class="preprocessor">#define GPIO_P1_RESET_DATA_REG_P1_RESET_Pos (0UL)                   </span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc19fea31a688a2c16d2e9be9a4a0b75"> 3221</a></span>&#160;<span class="preprocessor">#define GPIO_P1_RESET_DATA_REG_P1_RESET_Msk (0xffffUL)              </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  P1_SET_DATA_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga514fc41e2069d33479087ae9b6bd3bed"> 3223</a></span>&#160;<span class="preprocessor">#define GPIO_P1_SET_DATA_REG_P1_SET_Pos   (0UL)                     </span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaee983fb58a98801401aafcbeb1f660be"> 3224</a></span>&#160;<span class="preprocessor">#define GPIO_P1_SET_DATA_REG_P1_SET_Msk   (0xffffUL)                </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  P1_WEAK_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5291567a138dae107f7bd179a355a897"> 3226</a></span>&#160;<span class="preprocessor">#define GPIO_P1_WEAK_CTRL_REG_P1_LOWDRV_Pos (0UL)                   </span></div>
<div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaabafa8b28653543b3c8c3343f8f0d2c0"> 3227</a></span>&#160;<span class="preprocessor">#define GPIO_P1_WEAK_CTRL_REG_P1_LOWDRV_Msk (0xffffUL)              </span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">/* ================                                           GPREG                                           ================ */</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160; </div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">/* =======================================================  DEBUG_REG  ======================================================= */</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac2fdea72f980787e555d3b52f9af285d"> 3235</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_CROSS_CPU_HALT_SENSITIVITY_Pos (8UL)        </span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8e6a0514f0a2c7430cc550fac508cf67"> 3236</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_CROSS_CPU_HALT_SENSITIVITY_Msk (0x100UL)    </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafaa910cfbd380f93785787088337eb28"> 3237</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_SYS_CPUWAIT_ON_JTAG_Pos (7UL)               </span></div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab7153f98123e8a2ba7149f2d98142a6c"> 3238</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_SYS_CPUWAIT_ON_JTAG_Msk (0x80UL)            </span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52aa840c5a0dd54792c7d944b6ff8f21"> 3239</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_SYS_CPUWAIT_Pos   (6UL)                     </span></div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08eb45270753d9e8398dcc169a1294a1"> 3240</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_SYS_CPUWAIT_Msk   (0x40UL)                  </span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga01cbd087c51f981df2a839f3e71a954b"> 3241</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_CMAC_CPU_IS_HALTED_Pos (5UL)                </span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1db662d4b152eb80000193179a1c24d7"> 3242</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_CMAC_CPU_IS_HALTED_Msk (0x20UL)             </span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafd12156c8b6c8d0eec9e8b9bef7a01ae"> 3243</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_SYS_CPU_IS_HALTED_Pos (4UL)                 </span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga94a0725d15bc52acf1f9fbc3bdf1c1ad"> 3244</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_SYS_CPU_IS_HALTED_Msk (0x10UL)              </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8dd31050beef2538d03c641e0d53b125"> 3245</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_HALT_CMAC_SYS_CPU_EN_Pos (3UL)              </span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb69fcf78d0f92439fa41a1c6f5a1e24"> 3246</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_HALT_CMAC_SYS_CPU_EN_Msk (0x8UL)            </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab39fbb7354d4817e4893503369d8b05b"> 3247</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_HALT_SYS_CMAC_CPU_EN_Pos (2UL)              </span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ac9f62d18163aab72294abef5dca251"> 3248</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_HALT_SYS_CMAC_CPU_EN_Msk (0x4UL)            </span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7cd58095e7032bd6ae7670aca185cbf5"> 3249</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_CMAC_CPU_FREEZE_EN_Pos (1UL)                </span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0f1306a4deda5c627291017b11426a1b"> 3250</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_CMAC_CPU_FREEZE_EN_Msk (0x2UL)              </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga629edf879ce778245a67211d9f077342"> 3251</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_SYS_CPU_FREEZE_EN_Pos (0UL)                 </span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac8ed24a961721a3e69e090df492ac229"> 3252</a></span>&#160;<span class="preprocessor">#define GPREG_DEBUG_REG_SYS_CPU_FREEZE_EN_Msk (0x1UL)               </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  GP_STATUS_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad0fb34ba7e6ddc09c7c17b0caf314c0c"> 3254</a></span>&#160;<span class="preprocessor">#define GPREG_GP_STATUS_REG_CAL_PHASE_Pos (0UL)                     </span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d1e07c74ffe1cb9547ab624e15b9989"> 3255</a></span>&#160;<span class="preprocessor">#define GPREG_GP_STATUS_REG_CAL_PHASE_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  RESET_FREEZE_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8c5006c083f1eed68b39b3ec861a2452"> 3257</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_CMAC_WDOG_Pos (10UL)             </span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2538dc5dbe048c46606a8cf28f19168b"> 3258</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_CMAC_WDOG_Msk (0x400UL)          </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6ba4b3700fd573b5837ab4957c38e1e"> 3259</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM4_Pos (9UL)                 </span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0aafb5c5af6d9971f24705cfbeac58cb"> 3260</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM4_Msk (0x200UL)             </span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b431911830e28adb1873dc61c13288b"> 3261</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM3_Pos (8UL)                 </span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga331c634f50ac6b0ac03885644b3bf944"> 3262</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM3_Msk (0x100UL)             </span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f461af4e93d684dfebfa788fffb6241"> 3263</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM2_Pos (6UL)                 </span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e5d5bd257e2ba2ce70eb562dd370306"> 3264</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM2_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga920faea6e534e0ca42d6d93b9855dcb8"> 3265</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_DMA_Pos (5UL)                    </span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4b6eb183651f5bc5879577fef7d369c7"> 3266</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_DMA_Msk (0x20UL)                 </span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga15c6f56705bef91280c41987ffc44260"> 3267</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SYS_WDOG_Pos (3UL)               </span></div>
<div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga63bd5d5a3601f4455665cf91a7440083"> 3268</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SYS_WDOG_Msk (0x8UL)             </span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b2fe1b1f8bd013b7de70f67960ed971"> 3269</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_RESERVED_Pos (2UL)               </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61438923916e7cffc5155e1789486f13"> 3270</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_RESERVED_Msk (0x4UL)             </span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga24b0c8b21eb7e6f6e072e26c999f4ae3"> 3271</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM_Pos (1UL)                  </span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0bff747e7e9829a58e5288947141eea9"> 3272</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM_Msk (0x2UL)                </span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga131513bb28a2988eead65573dcc0edd7"> 3273</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_WKUPTIM_Pos (0UL)                </span></div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ee875b1bde12df520f761334a115d66"> 3274</a></span>&#160;<span class="preprocessor">#define GPREG_RESET_FREEZE_REG_FRZ_WKUPTIM_Msk (0x1UL)              </span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  SCPU_FCU_TAG_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafea749e7588100dfc491e26fb8bc14ff"> 3276</a></span>&#160;<span class="preprocessor">#define GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_ALL_TRANS_Pos (1UL)     </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6b9af546924c5a790e308727341e73c"> 3277</a></span>&#160;<span class="preprocessor">#define GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_ALL_TRANS_Msk (0x2UL)   </span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga12f74d3b6025e1b78d04fed0255c6a4c"> 3278</a></span>&#160;<span class="preprocessor">#define GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_EN_Pos (0UL)            </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf7b44dc3a031b5898b7262cb70a71c84"> 3279</a></span>&#160;<span class="preprocessor">#define GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_EN_Msk (0x1UL)          </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SET_FREEZE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a4a2ff5bd1c538e2da915036ee61cbd"> 3281</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_CMAC_WDOG_Pos (10UL)               </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba5ac93237d1d6241d0e15f1147e6494"> 3282</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_CMAC_WDOG_Msk (0x400UL)            </span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga940d98dff78b348888c6a8eb23674eae"> 3283</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM4_Pos (9UL)                   </span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c414aba317cbef74250dda1e6398a76"> 3284</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM4_Msk (0x200UL)               </span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f6a7df22718208d389365e3877f8955"> 3285</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM3_Pos (8UL)                   </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ec8acbf7be83d97cab6745d39334732"> 3286</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM3_Msk (0x100UL)               </span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadbf7430c064b2f1e42c39d1c5b65a41a"> 3287</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM2_Pos (6UL)                   </span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c86ae4cac4d40ab2898b4550c3e55c5"> 3288</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM2_Msk (0x40UL)                </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7fbd88ee1e996da1993f8865f6b697af"> 3289</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_DMA_Pos  (5UL)                     </span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab0359a2f58f23a31b7d56650c8ee4fd9"> 3290</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_DMA_Msk  (0x20UL)                  </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga420be98133488dfdd828d6319815fb79"> 3291</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SYS_WDOG_Pos (3UL)                 </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1ccacf00ab35502083abca0218072163"> 3292</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SYS_WDOG_Msk (0x8UL)               </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e2af1944440aaebb47243b7a14843d2"> 3293</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_RESERVED_Pos (2UL)                 </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa9ec15f6895e79ce21fb8d8e4c4d06ed"> 3294</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_RESERVED_Msk (0x4UL)               </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad38fafad73fbeb537001cabca3747316"> 3295</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM_Pos (1UL)                    </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa127bf4c1208ce6129047fff66693e59"> 3296</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM_Msk (0x2UL)                  </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52ff6a9ad0c33d20e77719c392cc6fdf"> 3297</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_WKUPTIM_Pos (0UL)                  </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga438d9063ed8f307597e1fd4256cfcae6"> 3298</a></span>&#160;<span class="preprocessor">#define GPREG_SET_FREEZE_REG_FRZ_WKUPTIM_Msk (0x1UL)                </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">/* ================                                            I2C                                            ================ */</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160; </div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">/* ===============================================  I2C_ACK_GENERAL_CALL_REG  ================================================ */</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8ade1db96fb8a0818580ca4ed500d8b4"> 3306</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ACK_GENERAL_CALL_REG_ACK_GEN_CALL_Pos (0UL)         </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga944b3791ba4c4429cff242588feb9304"> 3307</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ACK_GENERAL_CALL_REG_ACK_GEN_CALL_Msk (0x1UL)       </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_CLR_ACTIVITY_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaebb7e7fb88442deee639dee71e44a842"> 3309</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_ACTIVITY_REG_CLR_ACTIVITY_Pos (0UL)             </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga838a81b0a08b320fdcc7f5b8aab65a2a"> 3310</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_ACTIVITY_REG_CLR_ACTIVITY_Msk (0x1UL)           </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_CLR_GEN_CALL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac9169380f9bf43c8c72c1b9b1953ca93"> 3312</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_GEN_CALL_REG_CLR_GEN_CALL_Pos (0UL)             </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72eba21056cc358b11fcd240b52e588d"> 3313</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_GEN_CALL_REG_CLR_GEN_CALL_Msk (0x1UL)           </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_CLR_INTR_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga21351e396d101fb4e9f0f8cee1b7f350"> 3315</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_INTR_REG_CLR_INTR_Pos (0UL)                     </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga73d5bbdebd3ffbdfed8d98f560550572"> 3316</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_INTR_REG_CLR_INTR_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_CLR_RD_REQ_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9669ea85544320e2fc652e6b63f0718a"> 3318</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_RD_REQ_REG_CLR_RD_REQ_Pos (0UL)                 </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67f226081266417ef68425b046b78e0f"> 3319</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_RD_REQ_REG_CLR_RD_REQ_Msk (0x1UL)               </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_CLR_RX_DONE_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf515b9db36db945776aaf8aac7456abd"> 3321</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_RX_DONE_REG_CLR_RX_DONE_Pos (0UL)               </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga97f2dee359a1b69cee45b6b18c8a4d8c"> 3322</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_RX_DONE_REG_CLR_RX_DONE_Msk (0x1UL)             </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_CLR_RX_OVER_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c328e5d63f33c907d13d655f834789f"> 3324</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_RX_OVER_REG_CLR_RX_OVER_Pos (0UL)               </span></div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf85a58d0647641f7f4aec179101fa7b1"> 3325</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_RX_OVER_REG_CLR_RX_OVER_Msk (0x1UL)             </span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_CLR_RX_UNDER_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5191a647651a91ecccdf7121c317ed64"> 3327</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_RX_UNDER_REG_CLR_RX_UNDER_Pos (0UL)             </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37810757539e4b01e4abe4519f3e49f9"> 3328</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_RX_UNDER_REG_CLR_RX_UNDER_Msk (0x1UL)           </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_CLR_START_DET_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaef88360724e5506bae6ae8a353cc33e2"> 3330</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_START_DET_REG_CLR_START_DET_Pos (0UL)           </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35089fe014f7dd162354870c132fedd3"> 3331</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_START_DET_REG_CLR_START_DET_Msk (0x1UL)         </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_CLR_STOP_DET_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae60dbebaa7d4bbb2ec69845e23c1d046"> 3333</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_STOP_DET_REG_CLR_STOP_DET_Pos (0UL)             </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6b7488871a197a3f7a563b6a58f8647"> 3334</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_STOP_DET_REG_CLR_STOP_DET_Msk (0x1UL)           </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_CLR_TX_ABRT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6143cf9c8a20b9a7ef2a31512d3417e7"> 3336</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_TX_ABRT_REG_CLR_TX_ABRT_Pos (0UL)               </span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga01ceb517083abcea07d12994b8580ebd"> 3337</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_TX_ABRT_REG_CLR_TX_ABRT_Msk (0x1UL)             </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_CLR_TX_OVER_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf7bab0637992cae3811803e8bb946c5"> 3339</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_TX_OVER_REG_CLR_TX_OVER_Pos (0UL)               </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae22ebffe1ed2b490b30e4b803e0455eb"> 3340</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CLR_TX_OVER_REG_CLR_TX_OVER_Msk (0x1UL)             </span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  I2C_CON_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa61c6f5f70b7d55b83298a9246c4dc58"> 3342</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_STOP_DET_IF_MASTER_ACTIVE_Pos (10UL)    </span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae00570190e6c1278e1a8c2305308f467"> 3343</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_STOP_DET_IF_MASTER_ACTIVE_Msk (0x400UL) </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga44e84606553859c4dd58c626bcadaaff"> 3344</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_RX_FIFO_FULL_HLD_CTRL_Pos (9UL)         </span></div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4d7ff9a12824c9b39e9b75f5433ab2a"> 3345</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_RX_FIFO_FULL_HLD_CTRL_Msk (0x200UL)     </span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab80467a7813476c35eae896ba9446287"> 3346</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_TX_EMPTY_CTRL_Pos (8UL)                 </span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga10391b69afba900fc6beb13b814126ce"> 3347</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_TX_EMPTY_CTRL_Msk (0x100UL)             </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf5a00daa060d473b74429c784e935ae5"> 3348</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_STOP_DET_IFADDRESSED_Pos (7UL)          </span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c721672ac7862f0f8ca0955beda4ee5"> 3349</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_STOP_DET_IFADDRESSED_Msk (0x80UL)       </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga53fad20eca8786dff567606423ef1a9b"> 3350</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_SLAVE_DISABLE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ec99128dbb6eb368f511374b2da2058"> 3351</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_SLAVE_DISABLE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga62e116a0a9cbab8cd9af8e65672d4711"> 3352</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_RESTART_EN_Pos (5UL)                    </span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga11e67bc013d7660a37556effe92f36ca"> 3353</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_RESTART_EN_Msk (0x20UL)                 </span></div>
<div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08fe23db8d804849ec098908704fbdb3"> 3354</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_10BITADDR_MASTER_Pos (4UL)              </span></div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabca262b23e45d60a274d7e166ffd792f"> 3355</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_10BITADDR_MASTER_Msk (0x10UL)           </span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga12504c9730e8b29da3b80dacae077fdd"> 3356</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_10BITADDR_SLAVE_Pos (3UL)               </span></div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4cf02c6b8a39ed4cc3a620275af1addd"> 3357</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_10BITADDR_SLAVE_Msk (0x8UL)             </span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga03e151b8e7e9dd127ecb124ea078f24b"> 3358</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_SPEED_Pos     (1UL)                     </span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa967b28d808fc6d45404e443e06525c0"> 3359</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_SPEED_Msk     (0x6UL)                   </span></div>
<div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7024d7f7f18fa32a3f1064183a982087"> 3360</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_MASTER_MODE_Pos (0UL)                   </span></div>
<div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga20f8130865b797c2e623aacf23f58768"> 3361</a></span>&#160;<span class="preprocessor">#define I2C_I2C_CON_REG_I2C_MASTER_MODE_Msk (0x1UL)                 </span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_DATA_CMD_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae790e92e75b8dff3369cd31b30f618dc"> 3363</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DATA_CMD_REG_I2C_RESTART_Pos (10UL)                 </span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad6e3e7b7e9daf297d5337256bfdac331"> 3364</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DATA_CMD_REG_I2C_RESTART_Msk (0x400UL)              </span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade2a109248d6a16e43c57df3a3bba7e6"> 3365</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DATA_CMD_REG_I2C_STOP_Pos (9UL)                     </span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga83617a3d95272743cf6b553f36f031e2"> 3366</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DATA_CMD_REG_I2C_STOP_Msk (0x200UL)                 </span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8cb579579929a0d2a9769bee5b97685"> 3367</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DATA_CMD_REG_I2C_CMD_Pos  (8UL)                     </span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa3e5a97621b3c70fdbb7aa19b91bf8dc"> 3368</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DATA_CMD_REG_I2C_CMD_Msk  (0x100UL)                 </span></div>
<div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b01fe29402d1057e82ac3304054fc5d"> 3369</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DATA_CMD_REG_I2C_DAT_Pos  (0UL)                     </span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c56ed006804aefe5f1a090b2bfb66c1"> 3370</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DATA_CMD_REG_I2C_DAT_Msk  (0xffUL)                  </span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  I2C_DMA_CR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac2898af2038c5b52138e0f4b48455899"> 3372</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DMA_CR_REG_TDMAE_Pos      (1UL)                     </span></div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b87a4acc0eb92dce45150006a175706"> 3373</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DMA_CR_REG_TDMAE_Msk      (0x2UL)                   </span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b794f93f08b5b68e645cc96743d9cb3"> 3374</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DMA_CR_REG_RDMAE_Pos      (0UL)                     </span></div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga765703f93f180574de635a23e058fede"> 3375</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DMA_CR_REG_RDMAE_Msk      (0x1UL)                   </span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_DMA_RDLR_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e05ea5ac13283d9f89e19f46700e2ba"> 3377</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DMA_RDLR_REG_DMARDL_Pos   (0UL)                     </span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50039f2c420375d36d6b59ef7034718e"> 3378</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DMA_RDLR_REG_DMARDL_Msk   (0x1fUL)                  </span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_DMA_TDLR_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac88bbe9f8dc2a32c9c9a0204257034aa"> 3380</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DMA_TDLR_REG_DMATDL_Pos   (0UL)                     </span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad04254c00e85b72e903057be9eed231f"> 3381</a></span>&#160;<span class="preprocessor">#define I2C_I2C_DMA_TDLR_REG_DMATDL_Msk   (0x1fUL)                  </span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  I2C_ENABLE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed82ac6dc5acfe03374f6918b2c11f5c"> 3383</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_REG_I2C_TX_CMD_BLOCK_Pos (2UL)               </span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9363150ab719250d47ddb6ed0d073a1d"> 3384</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_REG_I2C_TX_CMD_BLOCK_Msk (0x4UL)             </span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga171f017ee0660d8cadb1ac20f16033cf"> 3385</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_REG_I2C_ABORT_Pos  (1UL)                     </span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga63e1677064af562d4d360ef6d5f44259"> 3386</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_REG_I2C_ABORT_Msk  (0x2UL)                   </span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade45b91c049b5f76140b552e927e39b0"> 3387</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_REG_I2C_EN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d2f376eacb6a8755601c4906b233099"> 3388</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_REG_I2C_EN_Msk     (0x1UL)                   </span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_ENABLE_STATUS_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2836308d04cccbb8b6ea50fa5ed9e8bc"> 3390</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_STATUS_REG_SLV_RX_DATA_LOST_Pos (2UL)        </span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9ecf8c165e7937615a5b2ab83377540b"> 3391</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_STATUS_REG_SLV_RX_DATA_LOST_Msk (0x4UL)      </span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga01746b955531ad12f8a8aa1af31ce336"> 3392</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_STATUS_REG_SLV_DISABLED_WHILE_BUSY_Pos (1UL) </span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ccae24d7dae194ca12dc4c4494d8bd1"> 3393</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_STATUS_REG_SLV_DISABLED_WHILE_BUSY_Msk (0x2UL) </span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50fc5d8da8d7cd05c85d079f6d8afee3"> 3394</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_STATUS_REG_IC_EN_Pos (0UL)                   </span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadc3eadc0e1b37c5a50d3ae4c40f615aa"> 3395</a></span>&#160;<span class="preprocessor">#define I2C_I2C_ENABLE_STATUS_REG_IC_EN_Msk (0x1UL)                 </span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_FS_SCL_HCNT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacbc3ca79c757918acd9aeb2950aa0fde"> 3397</a></span>&#160;<span class="preprocessor">#define I2C_I2C_FS_SCL_HCNT_REG_IC_FS_SCL_HCNT_Pos (0UL)            </span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac43bb828dbff65f6ff30fdb241841e01"> 3398</a></span>&#160;<span class="preprocessor">#define I2C_I2C_FS_SCL_HCNT_REG_IC_FS_SCL_HCNT_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_FS_SCL_LCNT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92fa50f547a2f01c62609dcc938d3489"> 3400</a></span>&#160;<span class="preprocessor">#define I2C_I2C_FS_SCL_LCNT_REG_IC_FS_SCL_LCNT_Pos (0UL)            </span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31cfe8491b8bf5b0da050dcdfd376e65"> 3401</a></span>&#160;<span class="preprocessor">#define I2C_I2C_FS_SCL_LCNT_REG_IC_FS_SCL_LCNT_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_HS_MADDR_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc3ae189dc0deb08f4bdffa757cd0db0"> 3403</a></span>&#160;<span class="preprocessor">#define I2C_I2C_HS_MADDR_REG_I2C_IC_HS_MAR_Pos (0UL)                </span></div>
<div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f7fcbb46277b2c632b022a1ff0bd7ed"> 3404</a></span>&#160;<span class="preprocessor">#define I2C_I2C_HS_MADDR_REG_I2C_IC_HS_MAR_Msk (0x7UL)              </span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_HS_SCL_HCNT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ebedd06ca8cfc23bd16c54da3591455"> 3406</a></span>&#160;<span class="preprocessor">#define I2C_I2C_HS_SCL_HCNT_REG_IC_HS_SCL_HCNT_Pos (0UL)            </span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga279bb5266ceb53397ee790b57a2d6046"> 3407</a></span>&#160;<span class="preprocessor">#define I2C_I2C_HS_SCL_HCNT_REG_IC_HS_SCL_HCNT_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_HS_SCL_LCNT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59f1a19943c9fa0a2782204f56e6468c"> 3409</a></span>&#160;<span class="preprocessor">#define I2C_I2C_HS_SCL_LCNT_REG_IC_HS_SCL_LCNT_Pos (0UL)            </span></div>
<div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae203c90b632b3410babc66136234c240"> 3410</a></span>&#160;<span class="preprocessor">#define I2C_I2C_HS_SCL_LCNT_REG_IC_HS_SCL_LCNT_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_IC_FS_SPKLEN_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ca4bac7b0636d358ba3a98fb8efeae9"> 3412</a></span>&#160;<span class="preprocessor">#define I2C_I2C_IC_FS_SPKLEN_REG_I2C_FS_SPKLEN_Pos (0UL)            </span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga71c46bc94523f9f3d7461263c368cfc0"> 3413</a></span>&#160;<span class="preprocessor">#define I2C_I2C_IC_FS_SPKLEN_REG_I2C_FS_SPKLEN_Msk (0xffUL)         </span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_IC_HS_SPKLEN_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae68cdfc6aad2594f1818aca3ef62a967"> 3415</a></span>&#160;<span class="preprocessor">#define I2C_I2C_IC_HS_SPKLEN_REG_I2C_HS_SPKLEN_Pos (0UL)            </span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac144deabfe15f51d5bb527fcf0c40b5f"> 3416</a></span>&#160;<span class="preprocessor">#define I2C_I2C_IC_HS_SPKLEN_REG_I2C_HS_SPKLEN_Msk (0xffUL)         </span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_INTR_MASK_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4974d73d09700f2e72cc5172462af70"> 3418</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_SCL_STUCK_AT_LOW_Pos (14UL)         </span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae017ce10d2c6cfc9e2b754bbadce4725"> 3419</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_SCL_STUCK_AT_LOW_Msk (0x4000UL)     </span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga86e6587d369ba4f83298d76855c9b813"> 3420</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_MASTER_ON_HOLD_Pos (13UL)           </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga514b722c148e18b11a499b05b8dd9c3f"> 3421</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_MASTER_ON_HOLD_Msk (0x2000UL)       </span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8e6f222b5819b50f4954b4a30bd160e7"> 3422</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RESTART_DET_Pos (12UL)              </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3d6de3a51c66bccc6a2bc85256b20ad2"> 3423</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RESTART_DET_Msk (0x1000UL)          </span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabe29c188a53bb8f4757d38c26ff0dde4"> 3424</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_GEN_CALL_Pos (11UL)                 </span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1d4f39045907d653bfed787ef1edf8a5"> 3425</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_GEN_CALL_Msk (0x800UL)              </span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bb8c7400da22070da3b67c7366b01d6"> 3426</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_START_DET_Pos (10UL)                </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5486d50a58a5a78d1668114abef97151"> 3427</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_START_DET_Msk (0x400UL)             </span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga304e035b5279a5838f08cc3a68d06861"> 3428</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_STOP_DET_Pos (9UL)                  </span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa488d8e22964444ab5bd12a3bebe4b31"> 3429</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_STOP_DET_Msk (0x200UL)              </span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b5cbdbc554cbee1143a03709ea76831"> 3430</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_ACTIVITY_Pos (8UL)                  </span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a3510f8c5b335e92bca822dc637f0dc"> 3431</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_ACTIVITY_Msk (0x100UL)              </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga821e2c977d60a2379be22aae307bb89c"> 3432</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RX_DONE_Pos (7UL)                   </span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab21921387ef73ea0b6b7a0c71a962484"> 3433</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RX_DONE_Msk (0x80UL)                </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3156c0ab821b074c5272993c97c25231"> 3434</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_TX_ABRT_Pos (6UL)                   </span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafdb829ff032a2765a1823fbc12a6ba23"> 3435</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_TX_ABRT_Msk (0x40UL)                </span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa048bf3ab277e69e8f9764212a52b211"> 3436</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RD_REQ_Pos (5UL)                    </span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga516e06044d52819328e8f196bf0788db"> 3437</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RD_REQ_Msk (0x20UL)                 </span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2c4f2459ccf98388e24485c7aa9b3488"> 3438</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_TX_EMPTY_Pos (4UL)                  </span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba33856d46083ba94dcc564836bfe29e"> 3439</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_TX_EMPTY_Msk (0x10UL)               </span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac425793ec4880fd82ee4aaf21f886418"> 3440</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_TX_OVER_Pos (3UL)                   </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5e16fc06e91f850d71a2111875616a6a"> 3441</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_TX_OVER_Msk (0x8UL)                 </span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1c4ba6630aae88718ad56f654306287d"> 3442</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RX_FULL_Pos (2UL)                   </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb2e1a7e9a6ddd3b097944bec2d94d67"> 3443</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RX_FULL_Msk (0x4UL)                 </span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4d1d18a230be90262cc26867f7c93fe"> 3444</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RX_OVER_Pos (1UL)                   </span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaea7fec11f0f901e9299972719a417a57"> 3445</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RX_OVER_Msk (0x2UL)                 </span></div>
<div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga47b9ee84acf2b2761244e180a440f592"> 3446</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RX_UNDER_Pos (0UL)                  </span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabc15d7c21f5e72c0dee9363f4b47af50"> 3447</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_MASK_REG_M_RX_UNDER_Msk (0x1UL)                </span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_INTR_STAT_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga88d16099eb02144deec56057118c2742"> 3449</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_SCL_STUCK_AT_LOW_Pos (14UL)         </span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga930376e0ad81b27e604874f80e35bcdf"> 3450</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_SCL_STUCK_AT_LOW_Msk (0x4000UL)     </span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf3bd249d821de3035515788bf1caada6"> 3451</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_MASTER_ON_HOLD_Pos (13UL)           </span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c267b8fae39b2c0437fae64e391c6e7"> 3452</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_MASTER_ON_HOLD_Msk (0x2000UL)       </span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga918ee3eb67ebf30c28a806bc8feda9a8"> 3453</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RESTART_DET_Pos (12UL)              </span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaadd888a83953a8273bd007d43e55a9aa"> 3454</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RESTART_DET_Msk (0x1000UL)          </span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga21b029f112b87091a28b7bafecdbd4c5"> 3455</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_GEN_CALL_Pos (11UL)                 </span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga266ea8ef44df53f0be5c9685e0359284"> 3456</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_GEN_CALL_Msk (0x800UL)              </span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacef3603037dd2de9b4337c3e45ac72b4"> 3457</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_START_DET_Pos (10UL)                </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaabc4cad2b9dbb16f9996471ddfd8216d"> 3458</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_START_DET_Msk (0x400UL)             </span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d265982ef4bef0e6401e2dd0fe1c4f9"> 3459</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_STOP_DET_Pos (9UL)                  </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga343e9c1ab0cf5cc4c4ed82f8e48b482a"> 3460</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_STOP_DET_Msk (0x200UL)              </span></div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga384f213f30a492f830d280c1bd19dedb"> 3461</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_ACTIVITY_Pos (8UL)                  </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga01df4815347248d253b1886c676bd438"> 3462</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_ACTIVITY_Msk (0x100UL)              </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae08eefacd811c455835a174b7210c1f1"> 3463</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RX_DONE_Pos (7UL)                   </span></div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91110fc05801d5d991a0dbec1c27306f"> 3464</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RX_DONE_Msk (0x80UL)                </span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae3e3d66e2893aa87653c699b4996a828"> 3465</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_TX_ABRT_Pos (6UL)                   </span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa69ea177f136fb872fec4e76d6ce1bd4"> 3466</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_TX_ABRT_Msk (0x40UL)                </span></div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c3c9f1f36eb5a8488c7685b58bc9b68"> 3467</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RD_REQ_Pos (5UL)                    </span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga80a63cb12d891f2c241d5eb46a9d063d"> 3468</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RD_REQ_Msk (0x20UL)                 </span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga78759b3e7876dccc4e77db9c85d14a8b"> 3469</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_TX_EMPTY_Pos (4UL)                  </span></div>
<div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga598d3add8c51ffc8ca171fa28cc6e052"> 3470</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_TX_EMPTY_Msk (0x10UL)               </span></div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56fd088ca5c29bdb7c3345ff04752613"> 3471</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_TX_OVER_Pos (3UL)                   </span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf29d08a130b909afe714b89488cd513"> 3472</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_TX_OVER_Msk (0x8UL)                 </span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga73a368c455ce1dbce0475a70b2d24ec1"> 3473</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RX_FULL_Pos (2UL)                   </span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadb8f238f2deaf5f18836df8d282e57e9"> 3474</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RX_FULL_Msk (0x4UL)                 </span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga99b96c46b74c55b309fe05de0f14acdc"> 3475</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RX_OVER_Pos (1UL)                   </span></div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a505ab6b62795dee930fc466502ab47"> 3476</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RX_OVER_Msk (0x2UL)                 </span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga14f9553367acdd52c8b99e423c0ad1bd"> 3477</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RX_UNDER_Pos (0UL)                  </span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga29570d6dfcb3acae8b4efc5bf5a7c28e"> 3478</a></span>&#160;<span class="preprocessor">#define I2C_I2C_INTR_STAT_REG_R_RX_UNDER_Msk (0x1UL)                </span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  I2C_RAW_INTR_STAT_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc4ab86cbe257fb442bd17e8dc4b61f2"> 3480</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_SCL_STUCK_AT_LOW_Pos (14UL)       </span></div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67c19e3a3eb32cd62e997e1a261d5663"> 3481</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_SCL_STUCK_AT_LOW_Msk (0x4000UL)   </span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3d07bad093afd510c92b6e7c41a13ad3"> 3482</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_MASTER_ON_HOLD_Pos (13UL)         </span></div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad8e8177a9ad979b3f7d1d5a7627425e6"> 3483</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_MASTER_ON_HOLD_Msk (0x2000UL)     </span></div>
<div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8988fea9ffd98f0d0aaecb6356765dac"> 3484</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RESTART_DET_Pos (12UL)            </span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeee9c0d726fb4f3786c0738d250aab8f"> 3485</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RESTART_DET_Msk (0x1000UL)        </span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga77e81fbde57f6ed333f1ef73a598c094"> 3486</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_GEN_CALL_Pos (11UL)               </span></div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9223ecfe61a586175cb80f0094f02e20"> 3487</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_GEN_CALL_Msk (0x800UL)            </span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a3aa08a5dcf3c6900e1288dfb05ef33"> 3488</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_START_DET_Pos (10UL)              </span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab058f2ad2e1d445da32aa4e93b565460"> 3489</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_START_DET_Msk (0x400UL)           </span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc5aa8a24320ce4a5c0c2d50d8228bff"> 3490</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_STOP_DET_Pos (9UL)                </span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9179f5b6697ee025df5dd5ef2b321687"> 3491</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_STOP_DET_Msk (0x200UL)            </span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92b750e35636d631f127d80781a2a28b"> 3492</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_ACTIVITY_Pos (8UL)                </span></div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9227a285ffaf6ca95502b967dc9d6e92"> 3493</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_ACTIVITY_Msk (0x100UL)            </span></div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa2a8c2810185048ad3c852ea39d91687"> 3494</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RX_DONE_Pos (7UL)                 </span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c10c08827010b7a97ac336f1c4f0af5"> 3495</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RX_DONE_Msk (0x80UL)              </span></div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac86fc896979b3787a91aea3be30c6a14"> 3496</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_TX_ABRT_Pos (6UL)                 </span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ef36b2a8e85d07693c7f23d4c0df9f3"> 3497</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_TX_ABRT_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d4298ef7a55caaf21fde215d4815f0f"> 3498</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RD_REQ_Pos (5UL)                  </span></div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2d4d3d0ad24577551b33d785cd3c950a"> 3499</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RD_REQ_Msk (0x20UL)               </span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga62b904bbc2996abfa2074946629fbe30"> 3500</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_TX_EMPTY_Pos (4UL)                </span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb75d17658bfec7b9155f16008e30cab"> 3501</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_TX_EMPTY_Msk (0x10UL)             </span></div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f30c1e87233cf9bf1afa757e6b02773"> 3502</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_TX_OVER_Pos (3UL)                 </span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0ef8c10938a86d9a2b5f2a95b8c45a1"> 3503</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_TX_OVER_Msk (0x8UL)               </span></div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c4c559cdb5e8ed46065b13900517dfa"> 3504</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RX_FULL_Pos (2UL)                 </span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf3cf0e41820c78d64845aa3845992e5b"> 3505</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RX_FULL_Msk (0x4UL)               </span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac56fa002b63cefeb5968f3f6615ce946"> 3506</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RX_OVER_Pos (1UL)                 </span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a139a54968f6be2c5166a8d16c514b8"> 3507</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RX_OVER_Msk (0x2UL)               </span></div>
<div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c54dc5d6b9c866ad5392e68beb02fdb"> 3508</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RX_UNDER_Pos (0UL)                </span></div>
<div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaff1325f2d826ad09de39bcfc7f07fc62"> 3509</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RAW_INTR_STAT_REG_RX_UNDER_Msk (0x1UL)              </span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  I2C_RXFLR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae077fb09bc48e6fe89e71d3d683ede4f"> 3511</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RXFLR_REG_RXFLR_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga42c982cab5f019cdc1dd29a8c0021e19"> 3512</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RXFLR_REG_RXFLR_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  I2C_RX_TL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabf0ec8f41da37051235859dc941f4376"> 3514</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RX_TL_REG_RX_TL_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19a7bbadb50e68d9ed80c55a3bda0a9d"> 3515</a></span>&#160;<span class="preprocessor">#define I2C_I2C_RX_TL_REG_RX_TL_Msk       (0x1fUL)                  </span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  I2C_SAR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae49003136b98dd5797042b8a098da5cd"> 3517</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SAR_REG_IC_SAR_Pos        (0UL)                     </span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c70411e5b2ec02468a5ef1f299d892e"> 3518</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SAR_REG_IC_SAR_Msk        (0x3ffUL)                 </span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_SDA_HOLD_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d5d5957ee247f4872acba2091a82d4d"> 3520</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SDA_HOLD_REG_I2C_SDA_RX_HOLD_Pos (16UL)             </span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafda67aa6966d4401084455db7cbca6cd"> 3521</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SDA_HOLD_REG_I2C_SDA_RX_HOLD_Msk (0xff0000UL)       </span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0823d6dfe2b21de20885d515f7c68de"> 3522</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SDA_HOLD_REG_I2C_SDA_TX_HOLD_Pos (0UL)              </span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4f69323d016014c01f3c4e8bda6bd1a"> 3523</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SDA_HOLD_REG_I2C_SDA_TX_HOLD_Msk (0xffffUL)         </span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  I2C_SDA_SETUP_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab96393f0f92c9cf6c750157c2827963e"> 3525</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SDA_SETUP_REG_SDA_SETUP_Pos (0UL)                   </span></div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac58f1fda0161f534d17185c8f96f1ab1"> 3526</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SDA_SETUP_REG_SDA_SETUP_Msk (0xffUL)                </span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_SS_SCL_HCNT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae3aaa7c64f0421d81b1cfbba64731125"> 3528</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SS_SCL_HCNT_REG_IC_SS_SCL_HCNT_Pos (0UL)            </span></div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae80330890b093e9c69e6258775315ee9"> 3529</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SS_SCL_HCNT_REG_IC_SS_SCL_HCNT_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  I2C_SS_SCL_LCNT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacf3b8ccce3dab7f3175b318173d975d7"> 3531</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SS_SCL_LCNT_REG_IC_SS_SCL_LCNT_Pos (0UL)            </span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaecf29e26e0c25813bce6edc5369b2ed6"> 3532</a></span>&#160;<span class="preprocessor">#define I2C_I2C_SS_SCL_LCNT_REG_IC_SS_SCL_LCNT_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  I2C_STATUS_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga76eb8754f2a886aaa5bacc64f0307470"> 3534</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_LV_HOLD_RX_FIFO_FULL_Pos (10UL)          </span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga28759f5d9fe60a690a6cebba7cb686cf"> 3535</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_LV_HOLD_RX_FIFO_FULL_Msk (0x400UL)       </span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga47bdd79d056c54d7dad390e4620599fe"> 3536</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_SLV_HOLD_TX_FIFO_EMPTY_Pos (9UL)         </span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab71acf00f617cdbf1e71ac04d8bbb647"> 3537</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_SLV_HOLD_TX_FIFO_EMPTY_Msk (0x200UL)     </span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga971dda6f92a4d50501e62fd791d6c71f"> 3538</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_MST_HOLD_RX_FIFO_FULL_Pos (8UL)          </span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ff4c621eb7993cc40b3e4fbe521ba77"> 3539</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_MST_HOLD_RX_FIFO_FULL_Msk (0x100UL)      </span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0136dd5b5ab3aa9b4f5a378d1d20eee5"> 3540</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_MST_HOLD_TX_FIFO_EMPTY_Pos (7UL)         </span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga782330d880846a5eeef6941a0ba267d7"> 3541</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_MST_HOLD_TX_FIFO_EMPTY_Msk (0x80UL)      </span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f476eb85b2fae41367a0d1c2cc09031"> 3542</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_SLV_ACTIVITY_Pos (6UL)                   </span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga092b8ee95f80c35bcd839716449889c9"> 3543</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_SLV_ACTIVITY_Msk (0x40UL)                </span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a9d3fa04d24405aff557cc77ef25e67"> 3544</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_MST_ACTIVITY_Pos (5UL)                   </span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga46bfd77101efa2f3395ac788489e202e"> 3545</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_MST_ACTIVITY_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2d171aa3cddb30d508bd98145efa755c"> 3546</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_RFF_Pos        (4UL)                     </span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb6ba41077d3feb017a908ef1100092a"> 3547</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_RFF_Msk        (0x10UL)                  </span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc7d507158177f1fd3290586653ee7a5"> 3548</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_RFNE_Pos       (3UL)                     </span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37d65c0100101b928cd7a8692bcfb777"> 3549</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_RFNE_Msk       (0x8UL)                   </span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa2263e5c92b54f5b06e7b415bcb402e1"> 3550</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_TFE_Pos        (2UL)                     </span></div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac1c3eb541ffb5313ff8c372558a3099a"> 3551</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_TFE_Msk        (0x4UL)                   </span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6d9dad2849efe1e4f30c0a152929f02"> 3552</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_TFNF_Pos       (1UL)                     </span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4819757650c02c6bebcb0a324f4ca5e0"> 3553</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_TFNF_Msk       (0x2UL)                   </span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga94bb8602507952fdd90e23d6cd3c7500"> 3554</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_I2C_ACTIVITY_Pos (0UL)                   </span></div>
<div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48266fb7ad179121723f03b18300b2f0"> 3555</a></span>&#160;<span class="preprocessor">#define I2C_I2C_STATUS_REG_I2C_ACTIVITY_Msk (0x1UL)                 </span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor"></span><span class="comment">/* ======================================================  I2C_TAR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace0efaf986393a2cb62c76fe32a6914f"> 3557</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TAR_REG_SPECIAL_Pos       (11UL)                    </span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad8a179c730d0d7eaff6de18ef4e14592"> 3558</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TAR_REG_SPECIAL_Msk       (0x800UL)                 </span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadd0d4dec658908aa90bd815fdf72401c"> 3559</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TAR_REG_GC_OR_START_Pos   (10UL)                    </span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58f957aa0bb4f1ba5b1695b7109aae88"> 3560</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TAR_REG_GC_OR_START_Msk   (0x400UL)                 </span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0fc9435f33e85d69aba702a451187a69"> 3561</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TAR_REG_IC_TAR_Pos        (0UL)                     </span></div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae164917ec8faa704852dbfe778aae9c0"> 3562</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TAR_REG_IC_TAR_Msk        (0x3ffUL)                 </span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  I2C_TXFLR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac5e211f1550cc1e47b28f9090f3bd080"> 3564</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TXFLR_REG_TXFLR_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga745b6dce6a55c06c66e50b47bb26fecd"> 3565</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TXFLR_REG_TXFLR_Msk       (0x3fUL)                  </span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  I2C_TX_ABRT_SOURCE_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga89760000c33d03b54db0dc289c174465"> 3567</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_USER_ABRT_Pos (16UL)        </span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf85ded9168e9e69e8aff621531ef3330"> 3568</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_USER_ABRT_Msk (0x10000UL)   </span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad1a95de6b4fc46a6dbb835d63145c265"> 3569</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVRD_INTX_Pos (15UL)       </span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga618b558757c341bf807801cd4087844d"> 3570</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVRD_INTX_Msk (0x8000UL)   </span></div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga901c52daf6463023168c0fc7e85fcbe8"> 3571</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLV_ARBLOST_Pos (14UL)      </span></div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ee4f8328641c15c1c87158dcbc0a7b6"> 3572</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLV_ARBLOST_Msk (0x4000UL)  </span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9f02e3109e0b3c8985e99fac733aa18c"> 3573</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVFLUSH_TXFIFO_Pos (13UL)  </span></div>
<div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6801ce22e3851db3ec5816334df9598"> 3574</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVFLUSH_TXFIFO_Msk (0x2000UL) </span></div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98bdb17543432399f71e65581aba0a42"> 3575</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ARB_LOST_Pos (12UL)              </span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga855bf3228c237511d822c75015f5190f"> 3576</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ARB_LOST_Msk (0x1000UL)          </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ef89f35cde661ae5e1e94bbadbde4b8"> 3577</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_MASTER_DIS_Pos (11UL)       </span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad2276dd0d0bdcccf5b5a5fdd7acab426"> 3578</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_MASTER_DIS_Msk (0x800UL)    </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf6da8de86f45238ae4d1c6d71c75675"> 3579</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10B_RD_NORSTRT_Pos (10UL)   </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3bd698e81458743699a8fc98d315d0d4"> 3580</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10B_RD_NORSTRT_Msk (0x400UL) </span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d2f3dc817ad68a8003ce22e9bd4c966"> 3581</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_NORSTRT_Pos (9UL)     </span></div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8723d773d535bfc598778a55b6fffe6"> 3582</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_NORSTRT_Msk (0x200UL) </span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48b2e36617c27f75ab2d753d77af6fd3"> 3583</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_NORSTRT_Pos (8UL)        </span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ea62cd8e5e29ccf9e414d42047d2575"> 3584</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_NORSTRT_Msk (0x100UL)    </span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2490ff8593f847a259d4e64e5157a86b"> 3585</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_ACKDET_Pos (7UL)      </span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08268e18096c29e9e2690337cddf3854"> 3586</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_ACKDET_Msk (0x80UL)   </span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3248ae98e453aaab6f92dfd4d4b01e40"> 3587</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_ACKDET_Pos (6UL)         </span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18df79a8c7d2b26ecab238e13be206c9"> 3588</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_ACKDET_Msk (0x40UL)      </span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18c785da83f542482cc441b480a6ca8b"> 3589</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_READ_Pos (5UL)        </span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga398961efa4334b09a8ea01c9c42010bb"> 3590</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_READ_Msk (0x20UL)     </span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b528b64cd992e110c01209cb1a1d445"> 3591</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_NOACK_Pos (4UL)       </span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f99a59aca98993b513782e75d2af662"> 3592</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_NOACK_Msk (0x10UL)    </span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2e0d29a6e80a2cb0aff987ead431da8a"> 3593</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_TXDATA_NOACK_Pos (3UL)      </span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c0eae7ff92a9c31a31e58afef7055b3"> 3594</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_TXDATA_NOACK_Msk (0x8UL)    </span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59d6ebd50ee81cb4adca5dc2e19505a1"> 3595</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR2_NOACK_Pos (2UL)     </span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga11f6487feea942250e8ab2b0261935fd"> 3596</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR2_NOACK_Msk (0x4UL)   </span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab5204549c8df56d89747bddecd7ad793"> 3597</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR1_NOACK_Pos (1UL)     </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1cc87f2d991e51c83657bd43df8d8cde"> 3598</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR1_NOACK_Msk (0x2UL)   </span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2228eb7c00b6da87d8e2cdf42f2fb8f4"> 3599</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_7B_ADDR_NOACK_Pos (0UL)     </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9da3a873e5420395af3e289119a3a3d6"> 3600</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_7B_ADDR_NOACK_Msk (0x1UL)   </span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  I2C_TX_TL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga44e4119022a21dd617870bf00adc0fe3"> 3602</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_TL_REG_TX_TL_Pos       (0UL)                     </span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga881e6cebe145fd3a6b813fde18803712"> 3603</a></span>&#160;<span class="preprocessor">#define I2C_I2C_TX_TL_REG_TX_TL_Msk       (0x1fUL)                  </span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">/* ================                                           MDCT                                            ================ */</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160; </div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/* =====================================================  MDCT_CTRL_REG  ===================================================== */</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga007886cc2f1708c9f9b27493a74d7f49"> 3611</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_DONE_Pos       (31UL)                    </span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae620bab48a00d42e9bdbcb0c8ec92388"> 3612</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_DONE_Msk       (0x80000000UL)            </span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ab785cf2909d0afac9f1ca802254963"> 3613</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_USE_CORDIC_Pos (29UL)                    </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ed9ea520fe90abc3859909b2f533083"> 3614</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_USE_CORDIC_Msk (0x20000000UL)            </span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b352fd49de7a84b87c7c90f705db8de"> 3615</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_IRQ_CLR_Pos    (28UL)                    </span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ce910b29f87e31b88fc179484b01b6f"> 3616</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_IRQ_CLR_Msk    (0x10000000UL)            </span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4fa3672248edddb0d726dfe9bb90bee3"> 3617</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_CLK_DIV_Pos    (26UL)                    </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab7345478fc97e2bd3d669ff64d641fb4"> 3618</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_CLK_DIV_Msk    (0xc000000UL)             </span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaffde72f3d8fb7b5f065e116a3a859b1"> 3619</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_XFORM_SIZE_Pos (16UL)                    </span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga359e76a834ba253e3949090d8da6e6db"> 3620</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_XFORM_SIZE_Msk (0x3ff0000UL)             </span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad98aa02ac6f0232030d6d5d953b4e367"> 3621</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_Y_STRIDE_Pos   (8UL)                     </span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga128c4ab626c94297eae9e243e5d7b15f"> 3622</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_Y_STRIDE_Msk   (0xff00UL)                </span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b6cc3e97af8166a1a04aa4cf7bed0c2"> 3623</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_WORD_SIZE_Pos  (7UL)                     </span></div>
<div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9a9a87ccf8f9f2b345bdbc59f0f1400c"> 3624</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_WORD_SIZE_Msk  (0x80UL)                  </span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90e10c5050d065d39ef227caadf0244e"> 3625</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_INVERSE_Pos    (6UL)                     </span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4bb80feef603755bbc4e78a62874cb20"> 3626</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_INVERSE_Msk    (0x40UL)                  </span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga270871024572e456987ce77a391f0cb6"> 3627</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_N_STAGES_Pos   (2UL)                     </span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga97a3c596c630dc96577da72efe9473c1"> 3628</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_N_STAGES_Msk   (0x3cUL)                  </span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga350d405fd82d8a09cceee10f182cf1dc"> 3629</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_IRQ_EN_Pos     (1UL)                     </span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab7ad8a30bee69b68df10d784737dda76"> 3630</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_IRQ_EN_Msk     (0x2UL)                   </span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga970667b623eeb6250e0cc64fbbe218dc"> 3631</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_EN_Pos         (0UL)                     </span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga81e9893d8ddd3ff25a51dda4cec74843"> 3632</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_CTRL_REG_EN_Msk         (0x1UL)                   </span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  MDCT_PHASE_INC_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ec9588d37aed8ef07ea7a6fab1c44c0"> 3634</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_PHASE_INC_REG_PHASE_INC_Pos (0UL)                 </span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga465d1831e1783aeeab59f66fe3331fbb"> 3635</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_PHASE_INC_REG_PHASE_INC_Msk (0xffffffffUL)        </span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MDCT_STAGE0_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed628c4debcb55a64de5c7e261617b96"> 3637</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_STRIDE_Pos   (22UL)                    </span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac616d76a8b32435d5a0f1a6ec15e3646"> 3638</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_STRIDE_Msk   (0xffc00000UL)            </span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga22d113b733430c1b3efd4278060185d8"> 3639</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_M_Pos        (12UL)                    </span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa78b13f29aa42aa2748ef37c177cfc49"> 3640</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_M_Msk        (0x3ff000UL)              </span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab4e95ab061e22c0b7d90ee8a0fdb4c31"> 3641</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_RADIX_Pos    (8UL)                     </span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb51a1ba51e5e931a9b9c67409c84fef"> 3642</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_RADIX_Msk    (0x700UL)                 </span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa70c2c4f147d55e314faba32d6499908"> 3643</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_IN_ADDR_MODE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga534283668cb34a00be0b5291e5f5c7f0"> 3644</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_IN_ADDR_MODE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa208f3f8138996d8a3a3ebba9ab28f47"> 3645</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_OUT_BUFFER_Pos (5UL)                   </span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacde8bd2e7310b0dc677df8d2381f5e7d"> 3646</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_OUT_BUFFER_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac37e5671908f16e39e6bbf4126feea1e"> 3647</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_IN_BUFFER_Pos (4UL)                    </span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga141139980aab5302072a7eb985fb504a"> 3648</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_IN_BUFFER_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaead032038d4779e69b134e896caf4e51"> 3649</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_MODE_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac5b8d8ee264e8bc17161a4e58508f245"> 3650</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE0_REG_MODE_Msk     (0x7UL)                   </span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MDCT_STAGE1_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ef88f6bdebc6392d7fc28aec4aac1d5"> 3652</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_STRIDE_Pos   (22UL)                    </span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga36d792e9883210f6b0388ebd41e26ebd"> 3653</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_STRIDE_Msk   (0xffc00000UL)            </span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ec5ddc3c2da89c2c37fc378e11d8ef1"> 3654</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_M_Pos        (12UL)                    </span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ab4d5cb8670b365169b9d4903845759"> 3655</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_M_Msk        (0x3ff000UL)              </span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6341b97dcc202e8bab7ea82f78e7826b"> 3656</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_RADIX_Pos    (8UL)                     </span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac119dcf14d6286fb11812d3251cb3540"> 3657</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_RADIX_Msk    (0x700UL)                 </span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga60a88b23866557d87af255e7c457f612"> 3658</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_IN_ADDR_MODE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ea43558fc8a984e89026a7a178131b4"> 3659</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_IN_ADDR_MODE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f8911bf25e4344737ec8bbd65cc281d"> 3660</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_OUT_BUFFER_Pos (5UL)                   </span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52f7c7568a9b9c987db806316e1008e1"> 3661</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_OUT_BUFFER_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b2ace6501410df62098f142d7cf45ad"> 3662</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_IN_BUFFER_Pos (4UL)                    </span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga983b6959d2d13a666d8ef6d9acda6467"> 3663</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_IN_BUFFER_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5694264004cadd29c9041d2fc824caa2"> 3664</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_MODE_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf590f1fcc6bc919296ec38a0bf12691f"> 3665</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE1_REG_MODE_Msk     (0x7UL)                   </span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MDCT_STAGE2_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ff932f5a3f59509e32b01f804c70a62"> 3667</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_STRIDE_Pos   (22UL)                    </span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58c7f3ed63a11e7b4c91bec88f324c92"> 3668</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_STRIDE_Msk   (0xffc00000UL)            </span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4df19f635ee5c50c0d6bca5694f37d5"> 3669</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_M_Pos        (12UL)                    </span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga38eb05ec00f559f25d895e5eeaac4bbf"> 3670</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_M_Msk        (0x3ff000UL)              </span></div>
<div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae978596e2a641bd36e0e5a19f46b94ac"> 3671</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_RADIX_Pos    (8UL)                     </span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5e2a3ff604c66494af7d94e228637f5"> 3672</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_RADIX_Msk    (0x700UL)                 </span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8ff68aa18c65058165700c3d0e39a3ab"> 3673</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_IN_ADDR_MODE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae99bbd980c2212f18c87cc36b09553a7"> 3674</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_IN_ADDR_MODE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab82394517956c1bda79345c3016487bf"> 3675</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_OUT_BUFFER_Pos (5UL)                   </span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae7fe60bc5da4458477c5902987a8741a"> 3676</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_OUT_BUFFER_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90c3a11934ff821d633a0ce02e87bf8d"> 3677</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_IN_BUFFER_Pos (4UL)                    </span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ddfbd24885217d936c3fc148b6446a3"> 3678</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_IN_BUFFER_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa77a28bf94ca29547ddce7c16c09cfdb"> 3679</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_MODE_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19c54ce625a01e57808b9ae594891a3b"> 3680</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE2_REG_MODE_Msk     (0x7UL)                   </span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MDCT_STAGE3_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabe05e804223e12912d99ba2d9c5a786b"> 3682</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_STRIDE_Pos   (22UL)                    </span></div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab71de004e942b3e0eb1313d11901f50a"> 3683</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_STRIDE_Msk   (0xffc00000UL)            </span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga47bfbe2a4ff348133d9fa6689bb3d3c4"> 3684</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_M_Pos        (12UL)                    </span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5213f46dff463977c50fae4058030787"> 3685</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_M_Msk        (0x3ff000UL)              </span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf2a5145723174df0317b928d11d5c7c3"> 3686</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_RADIX_Pos    (8UL)                     </span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga60a60e4cd8b11cec72073fc39d5a0d03"> 3687</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_RADIX_Msk    (0x700UL)                 </span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0b2d250e1804bc6609b3ed5da34e78e0"> 3688</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_IN_ADDR_MODE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga60b328a1acd5bc06e5426f95903b1cb3"> 3689</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_IN_ADDR_MODE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90e7647a08ede96d6b47496e17b0e4aa"> 3690</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_OUT_BUFFER_Pos (5UL)                   </span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga07891a7012acb19e071102a2f56b533a"> 3691</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_OUT_BUFFER_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba74fdf9f91ac86cf9f5949a608f48ca"> 3692</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_IN_BUFFER_Pos (4UL)                    </span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7934d8000f12383a4f02f4caa6429185"> 3693</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_IN_BUFFER_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaad8dec22012be846a30592a8b2e2f1cd"> 3694</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_MODE_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac4d2c5d6a5c740b36212c508d2bda51e"> 3695</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE3_REG_MODE_Msk     (0x7UL)                   </span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MDCT_STAGE4_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga89e2623a0ab9b8fabb1486fa801d9060"> 3697</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_STRIDE_Pos   (22UL)                    </span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48601b3b3134c7ee24728a0f00240191"> 3698</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_STRIDE_Msk   (0xffc00000UL)            </span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f0dfd22a25c4e867280bd561d49abe2"> 3699</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_M_Pos        (12UL)                    </span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad17bbf2147bed7650e3961a4b42c8d2d"> 3700</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_M_Msk        (0x3ff000UL)              </span></div>
<div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac25655e28d623ca76041c71f0becdd80"> 3701</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_RADIX_Pos    (8UL)                     </span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4ac4f9106f08fe2555dce10d37ee55c"> 3702</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_RADIX_Msk    (0x700UL)                 </span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf415f53e0fb17700d2804b9117a7bef2"> 3703</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_IN_ADDR_MODE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4d8b0735e8984410960248eb41815950"> 3704</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_IN_ADDR_MODE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b7a2a8bf20044739bedcdf6b5b9f6f5"> 3705</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_OUT_BUFFER_Pos (5UL)                   </span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade7b7923aae6a9dc6d632819ee0e4d8e"> 3706</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_OUT_BUFFER_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0187f77fa9f3fa9af9f209afaa661b1e"> 3707</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_IN_BUFFER_Pos (4UL)                    </span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4cf8c26126b6b5e630e46bc8d8d0b109"> 3708</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_IN_BUFFER_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe17946005b25b2849593a8080814c0c"> 3709</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_MODE_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98ec0e63bea979a5d01e9cec4e6e466d"> 3710</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE4_REG_MODE_Msk     (0x7UL)                   </span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MDCT_STAGE5_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3d9920eeaae1f6ee3956aa3e23464e7d"> 3712</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_STRIDE_Pos   (22UL)                    </span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga21f32e7643a82a6527e6b2eb4cb20b2c"> 3713</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_STRIDE_Msk   (0xffc00000UL)            </span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5608720756ef9917ef4e1f135dca89d"> 3714</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_M_Pos        (12UL)                    </span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0f587950009c5b0c1f315ad947e897fe"> 3715</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_M_Msk        (0x3ff000UL)              </span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga850678f12205f080db86a9fa1c030fbb"> 3716</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_RADIX_Pos    (8UL)                     </span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga03dfed24c4f5757ebcf7a2e506606f78"> 3717</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_RADIX_Msk    (0x700UL)                 </span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac372986e08d70082119d9b4cb11341b1"> 3718</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_IN_ADDR_MODE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad1262b811f0354ab4865c790841c5459"> 3719</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_IN_ADDR_MODE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad07b73b4c401c0e5482388a7d054b708"> 3720</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_OUT_BUFFER_Pos (5UL)                   </span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56f6de92ca9cac65cb7412d799458fe4"> 3721</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_OUT_BUFFER_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga83114605218fffbf7871ef9ae37d8361"> 3722</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_IN_BUFFER_Pos (4UL)                    </span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8759c165dbc54270563cc24ceac32319"> 3723</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_IN_BUFFER_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa9ed6f89cadd22561f3717e061180579"> 3724</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_MODE_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa9d6f2a53415fe90351fea2380711075"> 3725</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE5_REG_MODE_Msk     (0x7UL)                   </span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MDCT_STAGE6_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad49fe8a07392308c3df00852e74da0a7"> 3727</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_STRIDE_Pos   (22UL)                    </span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga287a58d99dd7f1993b78571cae1d20ad"> 3728</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_STRIDE_Msk   (0xffc00000UL)            </span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga23c0a217d93c7784fcf59b402ba17183"> 3729</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_M_Pos        (12UL)                    </span></div>
<div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c89cecff8bf95cb371d254ee939f009"> 3730</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_M_Msk        (0x3ff000UL)              </span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08bb46fd3ec4479f13190b07e88fd1f8"> 3731</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_RADIX_Pos    (8UL)                     </span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc65c7898bfa7c21d5f05f94a59e83a9"> 3732</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_RADIX_Msk    (0x700UL)                 </span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga03f0730ba6ed8d01c5bd62521eb1d191"> 3733</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_IN_ADDR_MODE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ddcb15a6b23ab5ef39771b95889e875"> 3734</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_IN_ADDR_MODE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a9c7a63754c366f9227797387896a95"> 3735</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_OUT_BUFFER_Pos (5UL)                   </span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaabd2b7dff1811c872bdc4384f8b55e2e"> 3736</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_OUT_BUFFER_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0059513eac2fff00df0f2d4d09ad1c93"> 3737</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_IN_BUFFER_Pos (4UL)                    </span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga16f25a1363782f8cd5cd3df11fa98ea8"> 3738</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_IN_BUFFER_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad96c544f05dd00b04e95ae8f9cd0cca8"> 3739</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_MODE_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba765f075ba6f555c7470a94673430d8"> 3740</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE6_REG_MODE_Msk     (0x7UL)                   </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MDCT_STAGE7_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ab3ec7d08c815e1513d743b58006993"> 3742</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_STRIDE_Pos   (22UL)                    </span></div>
<div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3bdd5a0c4dcd8d9eb0b5b5beba1eb084"> 3743</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_STRIDE_Msk   (0xffc00000UL)            </span></div>
<div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55d457489de16b1611488ad85d05b872"> 3744</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_M_Pos        (12UL)                    </span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac687d02605dff4813f39f7ccb94c54f7"> 3745</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_M_Msk        (0x3ff000UL)              </span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3571e6b74c6ddccca41cb95bf13baf4a"> 3746</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_RADIX_Pos    (8UL)                     </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga659b0f3467f63c13af0208418e3a034b"> 3747</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_RADIX_Msk    (0x700UL)                 </span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad85d84f3470bd1187748f91dfdf4fc30"> 3748</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_IN_ADDR_MODE_Pos (6UL)                 </span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga32d508f88c23439535fc4a692a17a49f"> 3749</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_IN_ADDR_MODE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7229cf17326686bb6d850c3b596aec5f"> 3750</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_OUT_BUFFER_Pos (5UL)                   </span></div>
<div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7162730b6a363e87a010c22fe2444a51"> 3751</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_OUT_BUFFER_Msk (0x20UL)                </span></div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaccfd0bf30a368731248a97101a80e62f"> 3752</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_IN_BUFFER_Pos (4UL)                    </span></div>
<div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3856b64b67df9624e08bf2b745327e39"> 3753</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_IN_BUFFER_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8e2b799ad657d176805c464dcf403558"> 3754</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_MODE_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace7d37b4b80503ea0638db1e05ed6018"> 3755</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_STAGE7_REG_MODE_Msk     (0x7UL)                   </span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  MDCT_XBASE_ADDR_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacbb1a555394b8e6b492be2b417254f3d"> 3757</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_XBASE_ADDR_REG_XBASE_ADDR_Pos (0UL)               </span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ed1a9c024df975e8dae6e740d5a5dc6"> 3758</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_XBASE_ADDR_REG_XBASE_ADDR_Msk (0xffffffffUL)      </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  MDCT_YBASE_ADDR_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf97d7f369d5c89afae06abc99897d5e6"> 3760</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_YBASE_ADDR_REG_YBASE_ADDR_Pos (0UL)               </span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga78553419547f27b9688f2f43dde63a9d"> 3761</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_YBASE_ADDR_REG_YBASE_ADDR_Msk (0xffffffffUL)      </span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  MDCT_ZBASE_ADDR_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga596f6b18a162b8f77bb3233a353d15e1"> 3763</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_ZBASE_ADDR_REG_ZBASE_ADDR_Pos (0UL)               </span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac45fc0ae173c489981daba2ba0a795d3"> 3764</a></span>&#160;<span class="preprocessor">#define MDCT_MDCT_ZBASE_ADDR_REG_ZBASE_ADDR_Msk (0xffffffffUL)      </span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment">/* ================                                          MEMCTRL                                          ================ */</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160; </div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment">/* ====================================================  BUSY_RESET_REG  ===================================================== */</span></div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08489bc09ba7a8ee90ac0abe3af7976a"> 3772</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPARE_Pos (30UL)                </span></div>
<div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98482c83b008d3e46e4986ffdcfd50d8"> 3773</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPARE_Msk (0xc0000000UL)        </span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga831cf7104ec24d04a89e33866bb08d05"> 3774</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPARE1_Pos (28UL)               </span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d1f1fd5f4a4584be9125615a496c86d"> 3775</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPARE1_Msk (0x30000000UL)       </span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab0e6fc4049f77b43ec68ff4d5c064604"> 3776</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER4_Pos (26UL)               </span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa88c8b1c1cfba8099fa86e0879335006"> 3777</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER4_Msk (0xc000000UL)        </span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga85638962a80b60d791e519e2eaa57149"> 3778</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER3_Pos (24UL)               </span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5219560b55d47c955b3566c156f65a84"> 3779</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER3_Msk (0x3000000UL)        </span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa62821eb97229eef664a1d35d0669856"> 3780</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER2_Pos (22UL)               </span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab5d576f17255031dd534a05d10122e2f"> 3781</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER2_Msk (0xc00000UL)         </span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf88eb91f1e42efba0a55a500ba7a4eeb"> 3782</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER_Pos (20UL)                </span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2679a806eb15a1774ad8137268f1c699"> 3783</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER_Msk (0x300000UL)          </span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga735a97e3845bd8c487e360384935d7ea"> 3784</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_PDM_Pos (18UL)                  </span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9122b9fd3b3d511675e03024aa053dad"> 3785</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_PDM_Msk (0xc0000UL)             </span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga615da6830ae4d1a132211b973dc4f5a9"> 3786</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_PCM_Pos (16UL)                  </span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaebbf4f49f5077bb142a168d6739a0984"> 3787</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_PCM_Msk (0x30000UL)             </span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa43e5c263b0648842d48b6a01762578"> 3788</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SRC2_Pos (14UL)                 </span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga763ae70608698c538ed1a487f799b127"> 3789</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SRC2_Msk (0xc000UL)             </span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1159f5505c173bb890aca4d3b7ec7d92"> 3790</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SRC_Pos (12UL)                  </span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf1d9a15a0738d7c68ce4edf75ae66f2d"> 3791</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SRC_Msk (0x3000UL)              </span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga502160468c1036e0494cb3b9753de04f"> 3792</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SDADC_Pos (10UL)                </span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga528543760363ca030aac3e533eb76946"> 3793</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SDADC_Msk (0xc00UL)             </span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf5a5ba7a235a4421c2f59d95644fdfdc"> 3794</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_GPADC_Pos (8UL)                 </span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa659be51d5b7c6ec015226dd8c80c047"> 3795</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_GPADC_Msk (0x300UL)             </span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga081db94f381e132f1d48b99046799330"> 3796</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_I2C_Pos (6UL)                   </span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad888e80e7e0ed4f3929d2943d5022151"> 3797</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_I2C_Msk (0xc0UL)                </span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga315baae73c2ee7313d0bb62c22be8e9d"> 3798</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPI_Pos (4UL)                   </span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b1e656e854b7c344f1bcd791ca243a1"> 3799</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPI_Msk (0x30UL)                </span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga453860b66e001f85faa39ecdb0b9536b"> 3800</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_UART2_Pos (2UL)                 </span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga47445fd5bcd8714b03d1edfab669c5b0"> 3801</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_UART2_Msk (0xcUL)               </span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a9f57233a3073557e2eca186d1c6932"> 3802</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_UART_Pos (0UL)                  </span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga79d220ced40eaeae012fa52519498392"> 3803</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_RESET_REG_BUSY_UART_Msk (0x3UL)                </span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  BUSY_SET_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f7154305bea290870fadf2a99343d9f"> 3805</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SPARE_Pos (30UL)                  </span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga517014aae39300550790d0ea89f661bd"> 3806</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SPARE_Msk (0xc0000000UL)          </span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac252357776af23e19673eebb23a52dc5"> 3807</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SPARE1_Pos (28UL)                 </span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab8a47cfd333f59c9d1bea026fd42f9b4"> 3808</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SPARE1_Msk (0x30000000UL)         </span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf7aeba4f89d4c7ff31c9d9533936552e"> 3809</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER4_Pos (26UL)                 </span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacaa0c6075ce96ab7f70361720e7d98d1"> 3810</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER4_Msk (0xc000000UL)          </span></div>
<div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40cdb689e1714600a4d7ef90e1b15bda"> 3811</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER3_Pos (24UL)                 </span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1bd855aac983c56bb411e4a9e9ba38bb"> 3812</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER3_Msk (0x3000000UL)          </span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga598ee8174aec7be111339c3d0c0e1cc1"> 3813</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER2_Pos (22UL)                 </span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga883146621c2e397eeba9718a24f03d47"> 3814</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER2_Msk (0xc00000UL)           </span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabbb520d0abd3d8552bd1fb35fc1ef9b8"> 3815</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER_Pos (20UL)                  </span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae0ce893e0122b95165dc370e7fdda2d0"> 3816</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER_Msk (0x300000UL)            </span></div>
<div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19477f621059678fc1dedabd6e930039"> 3817</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_PDM_Pos (18UL)                    </span></div>
<div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a14ad6e27ed392d0a55761739b2c3a6"> 3818</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_PDM_Msk (0xc0000UL)               </span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0ec74ee72a9206569f5dee5e3fe5ad0"> 3819</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_PCM_Pos (16UL)                    </span></div>
<div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5acccf26e727f559953de3cfee4f658"> 3820</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_PCM_Msk (0x30000UL)               </span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3a4fb27aae1f8e511b7cd539a654b747"> 3821</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SRC2_Pos (14UL)                   </span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf16cdc8b25f6ee95cafc52177522c8a5"> 3822</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SRC2_Msk (0xc000UL)               </span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab16f46d3036a744dc09064177c424aab"> 3823</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SRC_Pos (12UL)                    </span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6c84f206b4b2ff4ad10083778f19c761"> 3824</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SRC_Msk (0x3000UL)                </span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadedb1c33b293852b3fa74ca8617b9187"> 3825</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SDADC_Pos (10UL)                  </span></div>
<div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5c602382e2d76dc377fa9983c3a7577"> 3826</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SDADC_Msk (0xc00UL)               </span></div>
<div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafaf7c2bd4cab6a7031352cebcb2b0e7e"> 3827</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_GPADC_Pos (8UL)                   </span></div>
<div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga233ecac1df7b2f4589af05d0d1751c93"> 3828</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_GPADC_Msk (0x300UL)               </span></div>
<div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa8c0d7284f6925354584aad1f6fa00f5"> 3829</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_I2C_Pos (6UL)                     </span></div>
<div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e102ea5f9236093f0ee1f1d8c17e9b0"> 3830</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_I2C_Msk (0xc0UL)                  </span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ccf9f2136574e96051b897a8a632ffb"> 3831</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SPI_Pos (4UL)                     </span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac9447d645711633b6e4e12ae82c831c6"> 3832</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_SPI_Msk (0x30UL)                  </span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga671085eed8bd07447180fd3ede0caf1c"> 3833</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_UART2_Pos (2UL)                   </span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga996dd0919594d7400309352cebb6eb9a"> 3834</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_UART2_Msk (0xcUL)                 </span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2b88ae64694af96f219e5a676ec64e04"> 3835</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_UART_Pos (0UL)                    </span></div>
<div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga96c8fbb59b1cf352827201ee9583f74c"> 3836</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_SET_REG_BUSY_UART_Msk (0x3UL)                  </span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  BUSY_STAT_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadffcb29448c22cada262cd9d034da550"> 3838</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPARE_Pos (30UL)                 </span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaac49dee2738f89f34190758663e26915"> 3839</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPARE_Msk (0xc0000000UL)         </span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b0dbbac527d108abb2142761d5f3d96"> 3840</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPARE1_Pos (28UL)                </span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafdc358da7bbd743343f4a83377f68218"> 3841</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPARE1_Msk (0x30000000UL)        </span></div>
<div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeefabcd3393eca798ba9dbdd7cbb233a"> 3842</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER4_Pos (26UL)                </span></div>
<div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga21b89b25eac83b29d8ce11a7867518da"> 3843</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER4_Msk (0xc000000UL)         </span></div>
<div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1bae074464aba38dc329a3b0882ef19f"> 3844</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER3_Pos (24UL)                </span></div>
<div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72bfd0d6a6109246c7f3152973965bc3"> 3845</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER3_Msk (0x3000000UL)         </span></div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga193d26f8f8c67ea0cb8d26b01d8e8d6e"> 3846</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER2_Pos (22UL)                </span></div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18d415a941fe426bfacfa377404af723"> 3847</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER2_Msk (0xc00000UL)          </span></div>
<div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c0828ac37d02c1044c7f750f51e959e"> 3848</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER_Pos (20UL)                 </span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga272c31de646f28211e0bb7374d55523e"> 3849</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER_Msk (0x300000UL)           </span></div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafaa90cb25002dea51f58655ac2a70544"> 3850</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_PDM_Pos (18UL)                   </span></div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f3cbf2933f36e53d8d2edfb75ab3bc6"> 3851</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_PDM_Msk (0xc0000UL)              </span></div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga69188922e01027d8ef6190d33dc138af"> 3852</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_PCM_Pos (16UL)                   </span></div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8cdc7e5fa8d2a1b865a0499d81b61026"> 3853</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_PCM_Msk (0x30000UL)              </span></div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae3d8dc2a12e9ebc9aac104e2396a94d7"> 3854</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SRC2_Pos (14UL)                  </span></div>
<div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4376a62970af3ff5d7ef2a8424d9604d"> 3855</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SRC2_Msk (0xc000UL)              </span></div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8ae87f143a06752d8827c4a3e4080e27"> 3856</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SRC_Pos (12UL)                   </span></div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6b6d0a9aa9529fc4c11920a46e95454"> 3857</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SRC_Msk (0x3000UL)               </span></div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad20a520064ffecc7deeeeeac6c0ea710"> 3858</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SDADC_Pos (10UL)                 </span></div>
<div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga43865999d7375e5f2d2644896f719409"> 3859</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SDADC_Msk (0xc00UL)              </span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5cf2264617c33fc774a7fe6b3c13c635"> 3860</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_GPADC_Pos (8UL)                  </span></div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga71cc0db1f9c8bb4ce7ed3c9a9783c313"> 3861</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_GPADC_Msk (0x300UL)              </span></div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb041407c1f796107741288d722b5c4e"> 3862</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_I2C_Pos (6UL)                    </span></div>
<div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91155c397f099de6e4436fcd0c2b67be"> 3863</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_I2C_Msk (0xc0UL)                 </span></div>
<div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac022850b9296907611c53471c2bc6578"> 3864</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPI_Pos (4UL)                    </span></div>
<div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67a9415351710a74a8207697c8c080c0"> 3865</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPI_Msk (0x30UL)                 </span></div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaad691de1dbd701be359d613d4b22bfbc"> 3866</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_UART2_Pos (2UL)                  </span></div>
<div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacbc9425903e93fe4abedf1731ee7c6e3"> 3867</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_UART2_Msk (0xcUL)                </span></div>
<div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2eb4e68851cc5a7f6d2b82c40021d6d6"> 3868</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_UART_Pos (0UL)                   </span></div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga653495a7d9b350e17c16d67178281038"> 3869</a></span>&#160;<span class="preprocessor">#define MEMCTRL_BUSY_STAT_REG_BUSY_UART_Msk (0x3UL)                 </span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CMI_CODE_BASE_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5509e63d31fa5b1223ebe29aa94a3f65"> 3871</a></span>&#160;<span class="preprocessor">#define MEMCTRL_CMI_CODE_BASE_REG_CMI_CODE_BASE_ADDR_Pos (8UL)      </span></div>
<div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7db6a820b81ab38cf17c3d06c67ca2f7"> 3872</a></span>&#160;<span class="preprocessor">#define MEMCTRL_CMI_CODE_BASE_REG_CMI_CODE_BASE_ADDR_Msk (0x7ff00UL) </span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  CMI_DATA_BASE_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga588a0837f432f7f29943393bf19594d7"> 3874</a></span>&#160;<span class="preprocessor">#define MEMCTRL_CMI_DATA_BASE_REG_CMI_DATA_BASE_ADDR_Pos (2UL)      </span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga13c78bf20e92d05a6fa365a3118115fb"> 3875</a></span>&#160;<span class="preprocessor">#define MEMCTRL_CMI_DATA_BASE_REG_CMI_DATA_BASE_ADDR_Msk (0x7fffcUL) </span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  CMI_SHARED_BASE_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ac3bd85ddf81d06db7cfa7d76b1d10d"> 3877</a></span>&#160;<span class="preprocessor">#define MEMCTRL_CMI_SHARED_BASE_REG_CMI_SHARED_BASE_ADDR_Pos (2UL)  </span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2dbb019eb47900f22366956aecc7b4fc"> 3878</a></span>&#160;<span class="preprocessor">#define MEMCTRL_CMI_SHARED_BASE_REG_CMI_SHARED_BASE_ADDR_Msk (0x7fffcUL) </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  MEM_PRIO_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga89101b052eda768fc58b3411a4876366"> 3880</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_PRIO_REG_AHB3_PRIO_Pos (6UL)                    </span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaeaa0d1b53f746057998fea15334a8c0"> 3881</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_PRIO_REG_AHB3_PRIO_Msk (0x1c0UL)                </span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadaa97da3a9bf7a910cebe0f93db4ac71"> 3882</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_PRIO_REG_AHB2_PRIO_Pos (3UL)                    </span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48fdf4d8d91b7f37a2eb59eecd5235db"> 3883</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_PRIO_REG_AHB2_PRIO_Msk (0x38UL)                 </span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaddffc1f3aa5e46fa60001697ae10c37c"> 3884</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_PRIO_REG_AHB_PRIO_Pos (0UL)                     </span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40a82c9f55c6cb41335e4c740e76bbed"> 3885</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_PRIO_REG_AHB_PRIO_Msk (0x7UL)                   </span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  MEM_STALL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8404ea3437105743e2b833d075625716"> 3887</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STALL_REG_AHB3_MAX_STALL_Pos (8UL)              </span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga49a590cfe8e29921b7ab0507b814d672"> 3888</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STALL_REG_AHB3_MAX_STALL_Msk (0xf00UL)          </span></div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb8954742caa18b37b68ff8f9cea056d"> 3889</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STALL_REG_AHB2_MAX_STALL_Pos (4UL)              </span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4c27dcf2102f652912a5a5bc99debf0"> 3890</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STALL_REG_AHB2_MAX_STALL_Msk (0xf0UL)           </span></div>
<div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa952464b3128302d1c27051b7d55f7f9"> 3891</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STALL_REG_AHB_MAX_STALL_Pos (0UL)               </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4de840f6e9413d8e30c62d492628250d"> 3892</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STALL_REG_AHB_MAX_STALL_Msk (0xfUL)             </span></div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MEM_STATUS2_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8ed04a9ac9ea9752ec83b64e8ab7275e"> 3894</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS2_REG_RAM3_OFF_BUT_ACCESS_Pos (2UL)       </span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae05bdeee1052d3e728daa2fa2f329d36"> 3895</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS2_REG_RAM3_OFF_BUT_ACCESS_Msk (0x4UL)     </span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacea73add199c4c2975800a5df177ed8f"> 3896</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS2_REG_RAM2_OFF_BUT_ACCESS_Pos (1UL)       </span></div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga81ef5a24aee9f29eba718ae859930541"> 3897</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS2_REG_RAM2_OFF_BUT_ACCESS_Msk (0x2UL)     </span></div>
<div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga942c0c09f1bf46554f9237d95185bb1e"> 3898</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS2_REG_RAM1_OFF_BUT_ACCESS_Pos (0UL)       </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18abe326a8d9e5c7ce19413f5f7bf88e"> 3899</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS2_REG_RAM1_OFF_BUT_ACCESS_Msk (0x1UL)     </span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  MEM_STATUS_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga578462881cfd53abb7de1204fe6dab1b"> 3901</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_MTB_CLEAR_READY_Pos (21UL)           </span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacfaac80feff8de305ed2f0e2106ccac3"> 3902</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_MTB_CLEAR_READY_Msk (0x200000UL)     </span></div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga85a22a0c51364ec6fa3642077c9f05ef"> 3903</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_MTB_NOT_READY_Pos (20UL)             </span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1439bcee9f8d7f5d6eeb9c565c8432fb"> 3904</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_MTB_NOT_READY_Msk (0x100000UL)       </span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8374816504da9bf0ee57370c0d4a7e14"> 3905</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB3_WR_BUFF_CNT_Pos (16UL)          </span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a4ec8ef276e883487420f18565ec07d"> 3906</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB3_WR_BUFF_CNT_Msk (0xf0000UL)     </span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga95d79a42cc41200013342400d7c51cc2"> 3907</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB2_WR_BUFF_CNT_Pos (12UL)          </span></div>
<div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4aa9748cffc890d561145fde8675a152"> 3908</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB2_WR_BUFF_CNT_Msk (0xf000UL)      </span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1dc22a803564294622e26ce0d1916e91"> 3909</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB_WR_BUFF_CNT_Pos (8UL)            </span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f1de46a8713b2ad15a0b944c75199c0"> 3910</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB_WR_BUFF_CNT_Msk (0xf00UL)        </span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafd8b9d5dce3d68242daf983c27d5113c"> 3911</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB3_CLR_WR_BUFF_Pos (6UL)           </span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1beae9361721c543e0f8a03386804387"> 3912</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB3_CLR_WR_BUFF_Msk (0x40UL)        </span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac7d22f32b823350c3e126ea9a0176640"> 3913</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB2_CLR_WR_BUFF_Pos (5UL)           </span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab350cb8ad4230a14e2267d7ca557cd1c"> 3914</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB2_CLR_WR_BUFF_Msk (0x20UL)        </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga95de5abcc39754de639bdbaf18864a6e"> 3915</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB_CLR_WR_BUFF_Pos (4UL)            </span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e92f258d398d6687458ed6df230ab5b"> 3916</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB_CLR_WR_BUFF_Msk (0x10UL)         </span></div>
<div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga337eeaaf43f16cc7ada341c7e64f4aad"> 3917</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB3_WRITE_BUFF_Pos (2UL)            </span></div>
<div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0f2baca53434ed5bd8a15d3597339813"> 3918</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB3_WRITE_BUFF_Msk (0x4UL)          </span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae64fd36938e1b0206864671e77a6a35b"> 3919</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB2_WRITE_BUFF_Pos (1UL)            </span></div>
<div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga76fe2671618e18f8c4795012cfb46282"> 3920</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB2_WRITE_BUFF_Msk (0x2UL)          </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98681b0f81dcd5d1e341b6e118318e89"> 3921</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB_WRITE_BUFF_Pos (0UL)             </span></div>
<div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ecdbe31043e490f96c11ee7cbf60235"> 3922</a></span>&#160;<span class="preprocessor">#define MEMCTRL_MEM_STATUS_REG_AHB_WRITE_BUFF_Msk (0x1UL)           </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="comment">/* ================                                           PCM1                                            ================ */</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160; </div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">/* =====================================================  PCM1_CTRL_REG  ===================================================== */</span></div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3d320f8bd1298337405429f74333cb13"> 3930</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSC_DIV_Pos (20UL)                   </span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1233ba6a9e6c548076752307ae5a66c"> 3931</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSC_DIV_Msk (0xfff00000UL)           </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae801cc5d7e076c6f7cd3707b95ac3e7e"> 3932</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSC_EDGE_Pos (16UL)                  </span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabbabb8a2c03bc03e96d00057d24d5ce8"> 3933</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSC_EDGE_Msk (0x10000UL)             </span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b5aba8564633d21d006ab0d83a39c37"> 3934</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_CH_DEL_Pos (11UL)                    </span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae984b880a54d6ba7aa279b861a416783"> 3935</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_CH_DEL_Msk (0xf800UL)                </span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac8f625f299708fc337ad7ba9f1ca092c"> 3936</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_CLK_BIT_Pos (10UL)                   </span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae1ab07c57e885c16cc55331829e9d050"> 3937</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_CLK_BIT_Msk (0x400UL)                </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga23dbe509274dc39dc6e6d099cdcb5398"> 3938</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSCINV_Pos (9UL)                     </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d850ab4226a019e96fc835ceae08c2f"> 3939</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSCINV_Msk (0x200UL)                 </span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga05e232ff16ec9374debbe8ef1b2e772e"> 3940</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_CLKINV_Pos (8UL)                     </span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga296d1dbf867022eac73e11f4e25b13a5"> 3941</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_CLKINV_Msk (0x100UL)                 </span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga028c0aa967b171c20b2fce62ffbc6253"> 3942</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_PPOD_Pos   (7UL)                     </span></div>
<div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf3dddb795f382fea1b59bd1ee2128f0e"> 3943</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_PPOD_Msk   (0x80UL)                  </span></div>
<div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga30687411cf3221b279f83c0831d31c9b"> 3944</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSCDEL_Pos (6UL)                     </span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a0e4489526f6ce080e82d13e4322401"> 3945</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSCDEL_Msk (0x40UL)                  </span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb09ff1362c3eecda8fa1f21a1f276cd"> 3946</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSCLEN_Pos (2UL)                     </span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab73d5a87247a60c4a4afefce5b51af30"> 3947</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_FSCLEN_Msk (0x3cUL)                  </span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6cac8dd1548e256256c4f426f9403b6"> 3948</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_MASTER_Pos (1UL)                     </span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaff432670b568fff0caf2a234af315949"> 3949</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_MASTER_Msk (0x2UL)                   </span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga744517d757bd1060935fcd65e38e6e45"> 3950</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_EN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga51b0b9fdfd8ea3dc5be8346f74a182eb"> 3951</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_CTRL_REG_PCM_EN_Msk     (0x1UL)                   </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PCM1_IN1_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf8aaba1c1ad09197b60df9f0a2b97aaf"> 3953</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_IN1_REG_PCM_IN_Pos      (0UL)                     </span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2fddb9b26367835718084defa549f7f7"> 3954</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_IN1_REG_PCM_IN_Msk      (0xffffffffUL)            </span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PCM1_IN2_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1573aca77b84b1fb6eb9de3d2690a6e9"> 3956</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_IN2_REG_PCM_IN_Pos      (0UL)                     </span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga808051462a62897692282e0cfcf546b6"> 3957</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_IN2_REG_PCM_IN_Msk      (0xffffffffUL)            </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PCM1_OUT1_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga30064c7309ac1ec79a83775982f54f20"> 3959</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_OUT1_REG_PCM_OUT_Pos    (0UL)                     </span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d3dff164015e4dd7785a994f134b3f7"> 3960</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_OUT1_REG_PCM_OUT_Msk    (0xffffffffUL)            </span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PCM1_OUT2_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1d9210c2a9ced8e774ac81ca72caba9d"> 3962</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_OUT2_REG_PCM_OUT_Pos    (0UL)                     </span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga556bf0e8b597bc61adaf7509a1255995"> 3963</a></span>&#160;<span class="preprocessor">#define PCM1_PCM1_OUT2_REG_PCM_OUT_Msk    (0xffffffffUL)            </span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="comment">/* ================                                            PDC                                            ================ */</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160; </div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="comment">/* ==================================================  PDC_ACKNOWLEDGE_REG  ================================================== */</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga44b633cd15d2fdc8a5c101cfc2642d7b"> 3971</a></span>&#160;<span class="preprocessor">#define PDC_PDC_ACKNOWLEDGE_REG_PDC_ACKNOWLEDGE_Pos (0UL)           </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70a291c37ba0317da4da6d81255cb3d9"> 3972</a></span>&#160;<span class="preprocessor">#define PDC_PDC_ACKNOWLEDGE_REG_PDC_ACKNOWLEDGE_Msk (0x1fUL)        </span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  PDC_CONFIG_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab776ca168df6dfa9e26e3e7f822cc940"> 3974</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CONFIG_REG_TRIG_SELECT_CONFIG_Pos (2UL)             </span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a0ec60f9d30467474ab50a9c591d9c7"> 3975</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CONFIG_REG_TRIG_SELECT_CONFIG_Msk (0x4UL)           </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0fd5649837c8b0d27666a0e0b226509a"> 3976</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CONFIG_REG_PD_RAD_WKUP_CONFIG_Pos (1UL)             </span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72887aea6977beea9789ab50c4fbabb6"> 3977</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CONFIG_REG_PD_RAD_WKUP_CONFIG_Msk (0x2UL)           </span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga44ddaafa815b40f8d34bbd358b7cb95f"> 3978</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CONFIG_REG_PD_SYS_WKUP_CONFIG_Pos (0UL)             </span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga618258e31134d65dfcd1497088b89999"> 3979</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CONFIG_REG_PD_SYS_WKUP_CONFIG_Msk (0x1UL)           </span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL0_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48ec8f66ee77881e63f66935cbdaad25"> 3981</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c03c30ceddfb07e6666dbbe0c531e48"> 3982</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e1859fbc262a007c0be87582cdc180e"> 3983</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d9d65fe3a675555e7f5a0797154a4cd"> 3984</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa058430b0ea93844e6bcf4cd37284975"> 3985</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb58182406d613b65a8b1781fc117be6"> 3986</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga617fe686e91caa88a84de516c9cc9ac0"> 3987</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga66e95eb033cf218cd9e63cf9e8566ef6"> 3988</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4e872e0bf56a8a247cc5c9d47df407f2"> 3989</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga69e81a71b6fd399f44b7b240a1f3e5f0"> 3990</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad61f8346e252de9169b5c000ab1991e3"> 3991</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga24f355d2e8ab521cfc4dd769e5e8b210"> 3992</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5bf39ea1a9eaa301bf7d02bd6a09370d"> 3993</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5cf379680fef6818133d7129ed62f46d"> 3994</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL0_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  PDC_CTRL10_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a7d8edffb18d13869f3137387b907a3"> 3996</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_PDC_MASTER_Pos (11UL)                    </span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa862d355386e2025ed6e72a2d23ee7b8"> 3997</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_PDC_MASTER_Msk (0x1800UL)                </span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga84367c3b30a9604617cf4bfd2df5961f"> 3998</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_EN_COM_Pos     (10UL)                    </span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga46dee33ecad9717569ce1f7d4f7358d1"> 3999</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_EN_COM_Msk     (0x400UL)                 </span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87f67eefab222eef4f07a70b0a149aef"> 4000</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_EN_PER_Pos     (9UL)                     </span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7334f7a0492f2f5979f764e35dc063b1"> 4001</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_EN_PER_Msk     (0x200UL)                 </span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6559cf7faed4df1109054931f54bb8d5"> 4002</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_EN_TMR_Pos     (8UL)                     </span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2b755a638eb77dd6f85263957748f7ef"> 4003</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_EN_TMR_Msk     (0x100UL)                 </span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92e0e75e0bd08a14ba516de6dbf4af4b"> 4004</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_EN_XTAL_Pos    (7UL)                     </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6d20aebe52b3039e1e284e8ba7520d1"> 4005</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_EN_XTAL_Msk    (0x80UL)                  </span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabc9aabe9cde1311f8aaee3e0d352c6f2"> 4006</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_TRIG_ID_Pos    (2UL)                     </span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0387ff78d16d83d8f50f0c568dcb9816"> 4007</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_TRIG_ID_Msk    (0x7cUL)                  </span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga93a2a74b90b66f1ba9a595881a8b6739"> 4008</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_TRIG_SELECT_Pos (0UL)                    </span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5824a78829c44698a834dec2f66ab537"> 4009</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL10_REG_TRIG_SELECT_Msk (0x3UL)                  </span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  PDC_CTRL11_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga07b8a610fad98d77ff99655506831ec7"> 4011</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_PDC_MASTER_Pos (11UL)                    </span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad970083f876987076901dcd5e07f1dc5"> 4012</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_PDC_MASTER_Msk (0x1800UL)                </span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadc24d8c32055810017193062442317f6"> 4013</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_EN_COM_Pos     (10UL)                    </span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad7ae356372e358776f2fd105a75ea222"> 4014</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_EN_COM_Msk     (0x400UL)                 </span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae7142a6b6471aa173adc2bbdef736639"> 4015</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_EN_PER_Pos     (9UL)                     </span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45506e05fa3cedde327cb076a1e53d60"> 4016</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_EN_PER_Msk     (0x200UL)                 </span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8fd2900222de66d796aa96d1cacccb7d"> 4017</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_EN_TMR_Pos     (8UL)                     </span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c392a9ae2a7cd5548170d7ee6cbba49"> 4018</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_EN_TMR_Msk     (0x100UL)                 </span></div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0aa6826ba313e00ebc4811423569dc32"> 4019</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_EN_XTAL_Pos    (7UL)                     </span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9eb9eb86f0493205a9bc2d1788e33b9a"> 4020</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_EN_XTAL_Msk    (0x80UL)                  </span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f394d1264fb26e5017ac26eb33336a9"> 4021</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_TRIG_ID_Pos    (2UL)                     </span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga78fb130b5814ec09b7a1b0a4fa0795ed"> 4022</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_TRIG_ID_Msk    (0x7cUL)                  </span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa7405ef43ee8b40a8e1ab4374f5542bd"> 4023</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_TRIG_SELECT_Pos (0UL)                    </span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf23074f439e7b0ffd2aad4ac55dd3ba5"> 4024</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL11_REG_TRIG_SELECT_Msk (0x3UL)                  </span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL1_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed1d1efdd91474a42348ab9c2a4bcb65"> 4026</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8ea744c6375e442c1cf4b2f2575f0bc"> 4027</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga27d5b236504d630f5595eecdf3ae2351"> 4028</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga710bf011395dcf13d39826ff41d1a462"> 4029</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4a93949c5fb0a6630b68f8d0abea037"> 4030</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6e2d3d7dd07abdb227a635e0e57d4ef"> 4031</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19237ced2e056db2e428d41c39963d27"> 4032</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga78becb2410039f15ca96e5cf7a66d7e6"> 4033</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad2d53bc6b99a56cf98db4264c9318ac3"> 4034</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9169908a414078b2e253ca115e1bb4bb"> 4035</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaefe58091d465a3c780e3bac958024c0b"> 4036</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab3a2e2ac3451aa5fa0d69fcbd5f19e6e"> 4037</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6c880ac81732b976fc7ce85d0fb6da7"> 4038</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2d5ae31f92d03b932ab70e87d697873a"> 4039</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL1_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL2_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga64811338feeba5788cbfbfe8cdcae8f1"> 4041</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga492cf88d341ad2bd93198fe10c221420"> 4042</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5cfd75eb7da3c7bd309f404f72372735"> 4043</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8668e89e7c5931e2c0cdadc1a7862546"> 4044</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f11216a9ff31507c9bed32a58e19c3a"> 4045</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa0760b17de47fd3b7260facc996c9cb4"> 4046</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9917e5da738bf906341fb9721bc01bf9"> 4047</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf9f0667e16c6bf7d3cc35f14f296b294"> 4048</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga65f5b2ec6a0e5dd9c87dc6ef9c046472"> 4049</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ff21cb572b9e2b782fc1a18bbe173aa"> 4050</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade169d3731d3b7ffb0bd633a2c1c776a"> 4051</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab1b1f8cb7553984474c16138b4850e4f"> 4052</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga85b5c53ddf7a10f70270d42cabe811e3"> 4053</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e719834e498ca2181ebe3d00edc4771"> 4054</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL2_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL3_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1ad5f32ec410dabaea3753ab385b9c63"> 4056</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad0e30c6d0980e2855b8333a3ac5a906f"> 4057</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaee784308c198224fc1327e546527ef57"> 4058</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b51f245c3c76af026cc1a53dd0c9223"> 4059</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade7f7664d2189d4fe3053d8dae864367"> 4060</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae29e1afdc3cfbb03ce1a279e0a2499c5"> 4061</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5238125f5adbae16e8646774e0454c8"> 4062</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8da91ca22fab3c1d24aba9253c81b7e3"> 4063</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e48fa18b28d98cae9800e1c9160e549"> 4064</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga801cab48607bc4644a9a33560624907b"> 4065</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ee6ffc7c1152aaba93e8983527b009c"> 4066</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga83ba5df059e95fb435f0857a6b8d10cc"> 4067</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad40657da08bf21335086542debdff94b"> 4068</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f383ae2d36e9efb1f8849782988aa4d"> 4069</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL3_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL4_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac96628632ac7f1717a9919cd8238dc04"> 4071</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf70bb47a6d772778ee9e3e4c8124fe8e"> 4072</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3319aa9c1e34dac3260d612756ec230a"> 4073</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b23b7c5d1c050a760d12f952605b44c"> 4074</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a27e0842b56be31aeb21fe19c194552"> 4075</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3a28a7e111e257b67ff8fdba7b4a1166"> 4076</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a4ba2374d265811d02d6e7b837ae945"> 4077</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga395cdfbb825566b6a07a4eba5f252edc"> 4078</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a64a4126efafb957e8446ab2bc8cfa5"> 4079</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3fa557638d47476a313382bc9dd3d1c3"> 4080</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e0a9f367082c22db316931eb1f9c413"> 4081</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b74205b700eb528cd720322e4b0f608"> 4082</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga329dd2f7f8e1703ac39d014f9c34e2e7"> 4083</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3db86e109a2bcb4890f7196b2329fe5e"> 4084</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL4_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL5_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae989616fdf7ec0b706a300451ebeefe4"> 4086</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga62be630998c9cdef96ca455282b73891"> 4087</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b8003b60ed41af99559c17f73b4a055"> 4088</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga96d6e362633146632f13295b57df3eac"> 4089</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga554d5b663c4a9485b66a7d11bd1c1c15"> 4090</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55142e33839b6d931780a91daf21ba49"> 4091</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f25ae8a3ec631eb8fbc68b83dfd9f08"> 4092</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadd06f9eaa591e8c59c1cddbb82c30a3b"> 4093</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab557e0e38d09f6be96ee5ea01185f0c2"> 4094</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7792da5e832f073e3da5a86e035ceb13"> 4095</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga85429cbf1cff74f3c7ffebaa466d62d3"> 4096</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba93581fa0199a54add0c6481926f0d0"> 4097</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0d4cf4bf1e5a625e83d808ba26a4a29e"> 4098</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac8e4b7c19130799d4f8f6f2525a61329"> 4099</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL5_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL6_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a27254affc2cf66db1e8945c2cd88c2"> 4101</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga81d7d988ac7deed0919ae598a2558641"> 4102</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61fc5ed75c866e386f43ca459a2e073a"> 4103</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31d5e7d77125eb377ef4a6dd1c2a8414"> 4104</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8bba600b80df201c7c28b21c0971f4a7"> 4105</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga506d57181566a1f9e8b55041284a55e2"> 4106</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6b7189f806468c3ac545179f66bd2bf"> 4107</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga419ffe50d962df0a576ae5fd935e9456"> 4108</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa62dd6b86cb12fa680ed2216f823d32c"> 4109</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa11dafcda89c1f3490bf2491817d1ca2"> 4110</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0dbdeb1e86a2ab58fa33a183e5a7e87c"> 4111</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf8e5f399623452ff09a8ab86bccbe593"> 4112</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0dfc19d44901955cec4d05aea7f6e71"> 4113</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga60d637cae0c9589d9d8572af22a9f9e1"> 4114</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL6_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL7_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52ad1e46d655d6c605a157509e75e748"> 4116</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacbca579e9e0c57dc2faa566a355ca297"> 4117</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98a50d7ab1482a8ab8b279ce095dd406"> 4118</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56e4849728cf5491155a0728582237ea"> 4119</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0db54ff1b7abe73009c4e53a62d86b7"> 4120</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4273a817e0cae61db0b6f4e3b710d20"> 4121</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ffdbd0dff6cc85732841b5ef7c34caf"> 4122</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf781d5bfc841c5e21ad8a123826c848e"> 4123</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6f021ec96c079f1eec85f0620befd010"> 4124</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga360ae7de91c2863a5a13503996158d73"> 4125</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeb1b438edd1019c30a5838c4cb76f04b"> 4126</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5dcc2c88a7502e1a3e38ffb002ffdcac"> 4127</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabe15c6158298c8787bdfb30b55ef9ebd"> 4128</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c4235960bb58a3c965bd2197b694657"> 4129</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL7_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL8_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga546e8791adbb6bf1418ba5bae4838a01"> 4131</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadce16732ab5a307f07ae7742b6fa0829"> 4132</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4ca7b462a72a7b0901352ce837f7ce9"> 4133</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga00997b00f75c186235265ec965305fc8"> 4134</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31ac82945964173bf6d0266a3a5c2f91"> 4135</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52508db416f155bba03be54ab9a4e1d6"> 4136</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga99cf9bcf3792fe3ce225e4324b834c9a"> 4137</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae1e6836d893577ea51b380d4444d6a1b"> 4138</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4864506b79d279f6f6e9288035fd8d09"> 4139</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga710a1547d20b5ae9fcacf2544d82b4d6"> 4140</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga447cd0de0257d60d34ccff9ffc5ba218"> 4141</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6718a2cfaa4be82db43f471f6821385c"> 4142</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9be9f6c8d6fc5364beac1070454618cc"> 4143</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5517ceddd7929fa94bf362e6765feacd"> 4144</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL8_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  PDC_CTRL9_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga13f16b1e27725b1ab8c3dda1c312da38"> 4146</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_PDC_MASTER_Pos  (11UL)                    </span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa8a8aef091d5d6c5dcf7adc2ebfaf6e2"> 4147</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_PDC_MASTER_Msk  (0x1800UL)                </span></div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf16c5418ad137de963b634c618da586e"> 4148</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_EN_COM_Pos      (10UL)                    </span></div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga224a7953e81e46e28c2a959e9c93c90d"> 4149</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_EN_COM_Msk      (0x400UL)                 </span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa27baf11e0773489c5d3c1baade0cc62"> 4150</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_EN_PER_Pos      (9UL)                     </span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabe53c42123e475017e2c7c444a59e76f"> 4151</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_EN_PER_Msk      (0x200UL)                 </span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4d9deb394e948e0e5d4a8fe168b0ff1d"> 4152</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_EN_TMR_Pos      (8UL)                     </span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f21799a2278ebc4ea0b90287de3815e"> 4153</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_EN_TMR_Msk      (0x100UL)                 </span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac23ed243700a078d9d467e1db8a395da"> 4154</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_EN_XTAL_Pos     (7UL)                     </span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabf0e4ccad0cb100620e748869c5814b8"> 4155</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_EN_XTAL_Msk     (0x80UL)                  </span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga482f612a14a6f2e9007ed5c94b088bdb"> 4156</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_TRIG_ID_Pos     (2UL)                     </span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74372067e68aee86ff2d10a9d877ef3c"> 4157</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_TRIG_ID_Msk     (0x7cUL)                  </span></div>
<div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08c5bf7419985e939ff6e1e84fd89c66"> 4158</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_TRIG_SELECT_Pos (0UL)                     </span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3daccfd2e5960cbf77b90f671ff4561b"> 4159</a></span>&#160;<span class="preprocessor">#define PDC_PDC_CTRL9_REG_TRIG_SELECT_Msk (0x3UL)                   </span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  PDC_PENDING_CM33_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a60f2d022d017f4bbcd4f7bc665bc46"> 4161</a></span>&#160;<span class="preprocessor">#define PDC_PDC_PENDING_CM33_REG_PDC_PENDING_Pos (0UL)              </span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa241980fa09278f152e9b7a1c1d6fb3e"> 4162</a></span>&#160;<span class="preprocessor">#define PDC_PDC_PENDING_CM33_REG_PDC_PENDING_Msk (0xfffUL)          </span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  PDC_PENDING_CMAC_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafdced76ff92ce14d4cd36e27e276e094"> 4164</a></span>&#160;<span class="preprocessor">#define PDC_PDC_PENDING_CMAC_REG_PDC_PENDING_Pos (0UL)              </span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaab717df2d6cd3616b6b17e2f4b78cbef"> 4165</a></span>&#160;<span class="preprocessor">#define PDC_PDC_PENDING_CMAC_REG_PDC_PENDING_Msk (0xfffUL)          </span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  PDC_PENDING_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga544d0d99c69eb0ecf4dfb67267dda453"> 4167</a></span>&#160;<span class="preprocessor">#define PDC_PDC_PENDING_REG_PDC_PENDING_Pos (0UL)                   </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga275f8b608d471cdda130eff49d207c6a"> 4168</a></span>&#160;<span class="preprocessor">#define PDC_PDC_PENDING_REG_PDC_PENDING_Msk (0xfffUL)               </span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  PDC_SET_PENDING_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga17919ff3063ba335ea2de04eed836de6"> 4170</a></span>&#160;<span class="preprocessor">#define PDC_PDC_SET_PENDING_REG_PDC_SET_PENDING_Pos (0UL)           </span></div>
<div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b916664ba04943b4c94eaa2b74498be"> 4171</a></span>&#160;<span class="preprocessor">#define PDC_PDC_SET_PENDING_REG_PDC_SET_PENDING_Msk (0x1fUL)        </span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="comment">/* ================                                           QSPIC                                           ================ */</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160; </div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">/* ==================================================  QSPIC_AWRITECMD_REG  ================================================== */</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada0543f0a5e3edf63c4e5ee88b763b81"> 4179</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_CS_HIGH_MIN_Pos (14UL)   </span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6421c2eab01b316b1fd12137969a8e4a"> 4180</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_CS_HIGH_MIN_Msk (0x7c000UL) </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf86b6cb56c4ce937c7775f549849d39b"> 4181</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_DAT_TX_MD_Pos (12UL)     </span></div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad548980591be1da1c8d5cc6a617c6f37"> 4182</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_DAT_TX_MD_Msk (0x3000UL) </span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga298fe2459bf284bfaa1d19b4c77c02bd"> 4183</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_ADR_TX_MD_Pos (10UL)     </span></div>
<div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf942c7a58ae4a1863a3dce4a8b777046"> 4184</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_ADR_TX_MD_Msk (0xc00UL)  </span></div>
<div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga04e1e0d7d47f18f83f32b25b4a33fc66"> 4185</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_TX_MD_Pos (8UL)     </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac065e41720558a1e53d12c611e68be41"> 4186</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_TX_MD_Msk (0x300UL) </span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga79e2d469680a2195f60a27c8772e9f74"> 4187</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_Pos (0UL)           </span></div>
<div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4724477133f701e0ff3c3295543b4907"> 4188</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_Msk (0xffUL)        </span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_BURSTBRK_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga526e38a3b80ab54679a81de6548d10b9"> 4190</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_SEC_HF_DS_Pos (20UL)         </span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe264d3d4b5567d98a17ef49ec6b7e27"> 4191</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_SEC_HF_DS_Msk (0x100000UL)   </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga490fff9635ff738f6f5e5408b0a7c7ac"> 4192</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_TX_MD_Pos (18UL)         </span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a383db1dd0aaddc553d4325a7333f10"> 4193</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_TX_MD_Msk (0xc0000UL)    </span></div>
<div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5a2484f69e5fc2369b499b394667490"> 4194</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_SZ_Pos (17UL)            </span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa7f49b6c1088c2782b0fc4456b7a80f9"> 4195</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_SZ_Msk (0x20000UL)       </span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac1d443c1938d17bbd5bdc54acb3ea950"> 4196</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_EN_Pos (16UL)            </span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad0ba80ba63767ff6fba592716892f29e"> 4197</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_EN_Msk (0x10000UL)       </span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87b69284444f7067b344cf32c52495d1"> 4198</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_WRD_Pos (0UL)            </span></div>
<div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2aec1257b2e4f4e7e5b90e9823d2ce29"> 4199</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_WRD_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_BURSTCMDA_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga68371673a86920e99f4c4f395c398161"> 4201</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_DMY_TX_MD_Pos (30UL)        </span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39629512010196d0db8901f7de171e67"> 4202</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_DMY_TX_MD_Msk (0xc0000000UL) </span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga86e74af12b23d181a67695155e6c1716"> 4203</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_TX_MD_Pos (28UL)        </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91c9cec46e101ff1c107ea9a1d90ee72"> 4204</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_TX_MD_Msk (0x30000000UL) </span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac192ecf267ae7955b8ee907cbab68874"> 4205</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_ADR_TX_MD_Pos (26UL)        </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8403309005e72e90652745ecba7de12f"> 4206</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_ADR_TX_MD_Msk (0xc000000UL) </span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70fde42bfa9b9bcd9c7a38ee4f8eba0a"> 4207</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_TX_MD_Pos (24UL)       </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab5e1153826c3bd1bbe1ee38bfe76828b"> 4208</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_TX_MD_Msk (0x3000000UL) </span></div>
<div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4e271bf30b010751b453b25bc249972b"> 4209</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_BYTE_Pos (16UL)         </span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac6f948ee29302639b536e405e5c24af8"> 4210</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_BYTE_Msk (0xff0000UL)   </span></div>
<div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf084fb07ad73b4c41eef60e197e69d28"> 4211</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_WB_Pos (8UL)           </span></div>
<div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabdd49d1c39d2eaedffa0531be9d98817"> 4212</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_WB_Msk (0xff00UL)      </span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc3427ed845d220557cc27f04bac7fe2"> 4213</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_Pos (0UL)              </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga02079db5ee7c1acacee007507b2d7fc9"> 4214</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_Msk (0xffUL)           </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_BURSTCMDB_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4dd8f8ee85f98cc9146708195becf32"> 4216</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_FORCE_Pos (15UL)        </span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga597c91a66d6d701f4d519ded42b5a04d"> 4217</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_FORCE_Msk (0x8000UL)    </span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa525c1fd86e8cdc7fa957eab9b63047"> 4218</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_CS_HIGH_MIN_Pos (12UL)      </span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08d71a82ba7c5c8ef263d59fa681981b"> 4219</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_CS_HIGH_MIN_Msk (0x7000UL)  </span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga81c5437b89bbb5092d6b289b0545028c"> 4220</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_SIZE_Pos (10UL)        </span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb3e609040fc67fedc8eb6250ae56613"> 4221</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_SIZE_Msk (0xc00UL)     </span></div>
<div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafdf65554cd6b546dae7e7b92003cb66d"> 4222</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_LEN_Pos (8UL)          </span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga538c3bf82da33867714ddb9a587c93ab"> 4223</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_LEN_Msk (0x300UL)      </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab16c93da598e70a509d35db0a4b5641d"> 4224</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_MD_Pos (7UL)           </span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2fc250932d66ce636e1405701c494538"> 4225</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_MD_Msk (0x80UL)        </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaafb6f703051b54c2d69112c3cdc394b2"> 4226</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_INST_MD_Pos (6UL)           </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf06ff3f595b29baf288c41b8f152ef7f"> 4227</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_INST_MD_Msk (0x40UL)        </span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaef820dcea0507742bd416c7c9068fbd1"> 4228</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_NUM_Pos (4UL)           </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f933684ee59ebf4ea7a965161f1a97a"> 4229</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_NUM_Msk (0x30UL)        </span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87af90886a03c27c8521e17e60a30d68"> 4230</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_HF_DS_Pos (3UL)         </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga891d378d11063ff00dcf1c6104b76cb9"> 4231</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_HF_DS_Msk (0x8UL)       </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ca3da1f41f47385f8f4d0d7034c2229"> 4232</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_BYTE_EN_Pos (2UL)       </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a513ed9f6a388ad3c2f8cba49bf61fa"> 4233</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_BYTE_EN_Msk (0x4UL)     </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2bdfdf43de4f0c05c6156af95777ee65"> 4234</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DAT_RX_MD_Pos (0UL)         </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga603e79971c662772fc32b8837c9ed4aa"> 4235</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DAT_RX_MD_Msk (0x3UL)       </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_CHCKERASE_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab360f1e1c6a9d18e8284050b7982d505"> 4237</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CHCKERASE_REG_QSPIC_CHCKERASE_Pos (0UL)         </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga60892407a483b3350231c425abdfacbc"> 4238</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CHCKERASE_REG_QSPIC_CHCKERASE_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  QSPIC_CTRLBUS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab2792721ffbc59ca5585c7526539b255"> 4240</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_DIS_CS_Pos (4UL)              </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb527e61fa35d4dba8bd5c3844c9879c"> 4241</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_DIS_CS_Msk (0x10UL)           </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac2f2e69b1fdbaddff9492e9b2f6e76ce"> 4242</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_EN_CS_Pos (3UL)               </span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga059de09b7f83ea5f7cf878db99a9f49f"> 4243</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_EN_CS_Msk (0x8UL)             </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga94c01d34f083ed5a9f3babc5ea30047f"> 4244</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_QUAD_Pos (2UL)            </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f286aa145ae65fec3402463304ae071"> 4245</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_QUAD_Msk (0x4UL)          </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga65d3ce0200f09607fda8a40812f4b130"> 4246</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_DUAL_Pos (1UL)            </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga698b2db4a8bd72e4f7ef1f074669a88a"> 4247</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_DUAL_Msk (0x2UL)          </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70d2f546c1c321e699f6862bb4f11002"> 4248</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_SINGLE_Pos (0UL)          </span></div>
<div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa2b2ccd9f10c154691ef4d159b8dcda1"> 4249</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_SINGLE_Msk (0x1UL)        </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_CTRLMODE_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d58f2f5b3ec8c6f4b90897f9b611f41"> 4251</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_FREE_EN_Pos (16UL)       </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5b7fe8e0b6764734077dd69824b51a94"> 4252</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_FREE_EN_Msk (0x10000UL)  </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e1f74d83220d8088f3a1882b2ae2c2d"> 4253</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CS_MD_Pos (15UL)             </span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae9455c0186bb26fc8d28797a4129e1b6"> 4254</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CS_MD_Msk (0x8000UL)         </span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab23b148c7aeab25a55a7ea3bb02b1962"> 4255</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_SRAM_EN_Pos (14UL)           </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga80e4f37b3fc10a111c0114bf753ed4d2"> 4256</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_SRAM_EN_Msk (0x4000UL)       </span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a455c616e225f1b873d4941ed109ed8"> 4257</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_USE_32BA_Pos (13UL)          </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga510247b355f72170a7709373f100d163"> 4258</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_USE_32BA_Msk (0x2000UL)      </span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9248f7291787bba0e6d8bcacca38a0f2"> 4259</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_FORCENSEQ_EN_Pos (12UL)      </span></div>
<div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b5d9643dd8c572ed29b8980a63a5f64"> 4260</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_FORCENSEQ_EN_Msk (0x1000UL)  </span></div>
<div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc86cab2889c97f8babb80a01f433896"> 4261</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_PCLK_MD_Pos (9UL)            </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19c87e1bee3f571fd460fffc8ae24935"> 4262</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_PCLK_MD_Msk (0xe00UL)        </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7548834aad98d6e593bd1854c730bbee"> 4263</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RPIPE_EN_Pos (8UL)           </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga896be38839d2cac832e85ec276b67987"> 4264</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RPIPE_EN_Msk (0x100UL)       </span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0023244812b57d3df880b63a6719e8e4"> 4265</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RXD_NEG_Pos (7UL)            </span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5cb3c0994ee064f8df59d5cc1fc42bb"> 4266</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RXD_NEG_Msk (0x80UL)         </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9196c13eff15de343b267480b933a4f8"> 4267</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_HRDY_MD_Pos (6UL)            </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga410dd0e3326dfb4674f819223701ec4b"> 4268</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_HRDY_MD_Msk (0x40UL)         </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5407e022a581fb915abf233f5c3013b6"> 4269</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_DAT_Pos (5UL)            </span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3269478f0eed10c508df36cf4d201cfc"> 4270</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_DAT_Msk (0x20UL)         </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf07e0cf9bdab369073d5a3166d7e4b07"> 4271</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_DAT_Pos (4UL)            </span></div>
<div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga435755187b181f5ed38b2a6d8fe34a86"> 4272</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_DAT_Msk (0x10UL)         </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a68994f77f606853f961e178f6de56e"> 4273</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_OEN_Pos (3UL)            </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabca28dfb700cceed77930a44920e4208"> 4274</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_OEN_Msk (0x8UL)          </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga63d05e608ce3ca157927f2b7ce39f7d7"> 4275</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_OEN_Pos (2UL)            </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae56a53983f7c0d7282d9d8fc23b2a91b"> 4276</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_OEN_Msk (0x4UL)          </span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac94ff438e1fd13aef449b696eb106b60"> 4277</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_MD_Pos (1UL)             </span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6716123c9b99cdd385ea29b99a8d2cc2"> 4278</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_MD_Msk (0x2UL)           </span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe14c5ea59e81bde80aaf1a4eeda1b4c"> 4279</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_AUTO_MD_Pos (0UL)            </span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaabf3842014d01fdf408969f67ea23c72"> 4280</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_AUTO_MD_Msk (0x1UL)          </span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_DUMMYDATA_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a95520456278332beb5db8fad31b678"> 4282</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_DUMMYDATA_REG_QSPIC_DUMMYDATA_Pos (0UL)         </span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ededc51a2e9fbc6be59dd110a0abbd3"> 4283</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_DUMMYDATA_REG_QSPIC_DUMMYDATA_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_ERASECMDA_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga76bdcb988d3f2bbfaa455383eb3480c7"> 4285</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_RES_INST_Pos (24UL)         </span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9de4be67e576f1880d8ab663a4e5dfed"> 4286</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_RES_INST_Msk (0xff000000UL) </span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5cf7320d8ba95818eda263651cced0ae"> 4287</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_SUS_INST_Pos (16UL)         </span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga914c76d53c7b3443305053d83c07ba90"> 4288</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_SUS_INST_Msk (0xff0000UL)   </span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4207e193afd67bbbdab7760b0f8c8e69"> 4289</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_WEN_INST_Pos (8UL)          </span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb218eae033a750c8743c6dad1e48760"> 4290</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_WEN_INST_Msk (0xff00UL)     </span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga459f594dcf5283125edd9b64bb22402b"> 4291</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_ERS_INST_Pos (0UL)          </span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab9502b117c2d38144148adcfded327ca"> 4292</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_ERS_INST_Msk (0xffUL)       </span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_ERASECMDB_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf9d5f87d82982b6c281f28bf27629337"> 4294</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RESSUS_DLY_Pos (24UL)       </span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c67f56a4eafd44911594494d7d3fbe6"> 4295</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RESSUS_DLY_Msk (0x3f000000UL) </span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga84caab4b2b8137aa7d0d1b6633b20543"> 4296</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERSRES_HLD_Pos (16UL)       </span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae42b53b0c54c2c951b3648ca5323f114"> 4297</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERSRES_HLD_Msk (0xf0000UL)  </span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga42e7d106959d2789efb898c31397836b"> 4298</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_CS_HI_Pos (10UL)        </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6f10c9867361f9a67c6cd44979a351a3"> 4299</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_CS_HI_Msk (0x7c00UL)    </span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3dc49594e40640fe1cdfdbbe95d867dc"> 4300</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_EAD_TX_MD_Pos (8UL)         </span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7fa1f3d20a42242b71e2b80973408c1b"> 4301</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_EAD_TX_MD_Msk (0x300UL)     </span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad713e9f561c02ca77aeb3c184dcfbcda"> 4302</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RES_TX_MD_Pos (6UL)         </span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae261ce6b372a221a7b69097328d4f335"> 4303</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RES_TX_MD_Msk (0xc0UL)      </span></div>
<div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa36c579c0a7da5402ddddc2872726ab3"> 4304</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_SUS_TX_MD_Pos (4UL)         </span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1ee14b1806b745a2e519292dc606af46"> 4305</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_SUS_TX_MD_Msk (0x30UL)      </span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae6c7d6f51f5a532249036b7dc91ab8b2"> 4306</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_WEN_TX_MD_Pos (2UL)         </span></div>
<div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1adef67a981094516c476eebda2160ae"> 4307</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_WEN_TX_MD_Msk (0xcUL)       </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa0e0d2e2dd8004749c1c7e1964f570e8"> 4308</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_TX_MD_Pos (0UL)         </span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga997627ac5fd3a96bf20a89c3f1584eb0"> 4309</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_TX_MD_Msk (0x3UL)       </span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_ERASECTRL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1b38959a575d1cddf7f40a5c6385b52"> 4311</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_STATE_Pos (25UL)        </span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9aa4f6d553b4be0bb113bb04846b56aa"> 4312</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_STATE_Msk (0xe000000UL) </span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f37bf129407f7acc82c45b9bf70a080"> 4313</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERASE_EN_Pos (24UL)         </span></div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga20ce17b82e11b10f6f74ea40ca66ebfe"> 4314</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERASE_EN_Msk (0x1000000UL)  </span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55d1d8423eda3cf7f77f8907b73ad725"> 4315</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_ADDR_Pos (4UL)          </span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga288d2a6abc329792af7abec42a1217c5"> 4316</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_ADDR_Msk (0xfffff0UL)   </span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  QSPIC_GP_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga527e030945836113b01752485cc7c524"> 4318</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_GP_REG_QSPIC_PADS_SLEW_Pos (3UL)                </span></div>
<div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ff010be28b941b60ed55fbe44fc2e3b"> 4319</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_GP_REG_QSPIC_PADS_SLEW_Msk (0x18UL)             </span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad753a3fd4c19237740ec61f82ed82a96"> 4320</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_GP_REG_QSPIC_PADS_DRV_Pos (1UL)                 </span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6a1b68fd714dcbfbe93f2d4f463f737"> 4321</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_GP_REG_QSPIC_PADS_DRV_Msk (0x6UL)               </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  QSPIC_MEMBLEN_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d5d75d891f6ea84af7cb79c5597661e"> 4323</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_CC_Pos (4UL)            </span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1eee17fa9621f6fe7be8c029e27ef6fd"> 4324</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_CC_Msk (0x3ff0UL)       </span></div>
<div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ac393ff75aff089978995ca8d10ba97"> 4325</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_EN_Pos (3UL)            </span></div>
<div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaccf5af3e65df49b472456136d9a6c4d8"> 4326</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_EN_Msk (0x8UL)          </span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadbb895565cebb6f13605dd701ebd4b1f"> 4327</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_MEMBLEN_Pos (0UL)             </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2bfc6bf0dd44aaa3b85452d87f62a919"> 4328</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_MEMBLEN_Msk (0x7UL)           </span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_READDATA_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2582913c79bf4b35d4f2e66636be9205"> 4330</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_READDATA_REG_QSPIC_READDATA_Pos (0UL)           </span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf216a2ac752330cb4a66e3e3442f9fb6"> 4331</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_READDATA_REG_QSPIC_READDATA_Msk (0xffffffffUL)  </span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_RECVDATA_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa121600ab7eb029d6c7d5178e09c8420"> 4333</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_RECVDATA_REG_QSPIC_RECVDATA_Pos (0UL)           </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga416c99567403653b76d53a38536afaaa"> 4334</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_RECVDATA_REG_QSPIC_RECVDATA_Msk (0xffffffffUL)  </span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_STATUSCMD_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga551b76ecfc23636212b0484065bfb1fb"> 4336</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_STSDLY_SEL_Pos (22UL)       </span></div>
<div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e5a2c4c4c6cff4761f13a6f669692fd"> 4337</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_STSDLY_SEL_Msk (0x400000UL) </span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacf1bd8822134d255cb7ada968296df13"> 4338</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RESSTS_DLY_Pos (16UL)       </span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga428928b275d4f6b5034a156e603af20e"> 4339</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RESSTS_DLY_Msk (0x3f0000UL) </span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae586be4db39e0832ad17d07c2753bee4"> 4340</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_VAL_Pos (15UL)         </span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaef9fd22e4e0ee2dfa51dcc57c750ad28"> 4341</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_VAL_Msk (0x8000UL)     </span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3d6a093699800411ffc9c7b6e133f04b"> 4342</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_POS_Pos (12UL)         </span></div>
<div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa53b483fb850805f9b2f3e798cda6179"> 4343</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_POS_Msk (0x7000UL)     </span></div>
<div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3224db8435f3d7a983af950ee347de80"> 4344</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_RX_MD_Pos (10UL)      </span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada4bbf4b4c79d6687b1fc7a3a7b5735b"> 4345</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_RX_MD_Msk (0xc00UL)   </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f79f11afc233e0fe1f5f3dafc4040dd"> 4346</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_TX_MD_Pos (8UL)       </span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae87d781bd7fc4bacaaae8818168105da"> 4347</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_TX_MD_Msk (0x300UL)   </span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga440d30efd4470f38cff5d624b8a1e807"> 4348</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_INST_Pos (0UL)        </span></div>
<div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga09227fb062652a0ecedb73a7bad50b71"> 4349</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_INST_Msk (0xffUL)     </span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  QSPIC_STATUS_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad6ac05afbda4630e99617e42006ba787"> 4351</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUS_REG_QSPIC_BUSY_Pos (0UL)                 </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e6ef93d6416079c4560f81af18170c5"> 4352</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_STATUS_REG_QSPIC_BUSY_Msk (0x1UL)               </span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QSPIC_WRITEDATA_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac1787369f895b47be998871704ea3aab"> 4354</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_WRITEDATA_REG_QSPIC_WRITEDATA_Pos (0UL)         </span></div>
<div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f3c50daafa7384818370a888596816e"> 4355</a></span>&#160;<span class="preprocessor">#define QSPIC_QSPIC_WRITEDATA_REG_QSPIC_WRITEDATA_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment">/* ================                                          QUADEC                                           ================ */</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160; </div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment">/* ===================================================  QDEC_CLOCKDIV_REG  =================================================== */</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35d2bf15d14661dbea9890c548575f7f"> 4363</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CLOCKDIV_REG_QDEC_PRESCALER_EN_Pos (10UL)       </span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8fb0dae0e6429d1b84d974448b79f45a"> 4364</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CLOCKDIV_REG_QDEC_PRESCALER_EN_Msk (0x400UL)    </span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad847863df3a52398279bc6a61cea510e"> 4365</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CLOCKDIV_REG_QDEC_CLOCKDIV_Pos (0UL)            </span></div>
<div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab444ddfe0248c5491aab3f739e76cbf3"> 4366</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CLOCKDIV_REG_QDEC_CLOCKDIV_Msk (0x3ffUL)        </span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  QDEC_CTRL2_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacd246fcbdb04c66f64d491bcb23e506c"> 4368</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_EVENT_MODE_Pos (14UL)        </span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2392866c002ec3e26be9e9ec26b01aba"> 4369</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_EVENT_MODE_Msk (0x4000UL)    </span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ebc64b27af74a53b14615356a1dd669"> 4370</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHY_EVENT_MODE_Pos (13UL)        </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45461ec346aa3c17fd0f66a114a74d41"> 4371</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHY_EVENT_MODE_Msk (0x2000UL)    </span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a9d4fe659169db9b73b1bd8234e24d3"> 4372</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHX_EVENT_MODE_Pos (12UL)        </span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5d4e82680a5a19696c9148a1082ec16"> 4373</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHX_EVENT_MODE_Msk (0x1000UL)    </span></div>
<div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabc7895b6f7b6a3a04d88105a8181c982"> 4374</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_PORT_SEL_Pos (8UL)           </span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31d3b3eabe04bbed1192537c0bd28bab"> 4375</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_PORT_SEL_Msk (0xf00UL)       </span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacd68c3656aedcacdfe18f67685b37af5"> 4376</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHY_PORT_SEL_Pos (4UL)           </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga84b21ccfb2f14b605970b791bba79ec9"> 4377</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHY_PORT_SEL_Msk (0xf0UL)        </span></div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga370c7cb39b75225f65eb943f92e1fa1d"> 4378</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHX_PORT_SEL_Pos (0UL)           </span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed8230b7271ba09da11bc0ff787d4534"> 4379</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHX_PORT_SEL_Msk (0xfUL)         </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  QDEC_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga887e096b7ff8f7346013c86fc79d237b"> 4381</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_THRES_Pos (3UL)               </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f50cced3f3b02325c84e2e2f274d04d"> 4382</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_THRES_Msk (0x7f8UL)           </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaba529d7a199158fe001f3c4b269c9abc"> 4383</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_STATUS_Pos (2UL)              </span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab2c285327225b9fa469910188594cbed"> 4384</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_STATUS_Msk (0x4UL)            </span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga178aec8c84f4ac9c016aacc1784564db"> 4385</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL_REG_QDEC_EVENT_CNT_CLR_Pos (1UL)           </span></div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e4fad14c740fc4df98e9334f713467a"> 4386</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL_REG_QDEC_EVENT_CNT_CLR_Msk (0x2UL)         </span></div>
<div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f1df4fecfe1a57d97276683f656ddaf"> 4387</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_ENABLE_Pos (0UL)              </span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2d7be5d1649106561a2830e72f238029"> 4388</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_ENABLE_Msk (0x1UL)            </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  QDEC_EVENT_CNT_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a60c902f89bff45d2ddc85d27a903f7"> 4390</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_EVENT_CNT_REG_QDEC_EVENT_CNT_Pos (0UL)          </span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ec4e4133bc84474ad9969f013fa07ab"> 4391</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_EVENT_CNT_REG_QDEC_EVENT_CNT_Msk (0xffUL)       </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  QDEC_XCNT_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga782153eac13805b11cd70597841c5174"> 4393</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_XCNT_REG_QDEC_X_CNT_Pos (0UL)                   </span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae65f9e705081f784754278ef088a7749"> 4394</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_XCNT_REG_QDEC_X_CNT_Msk (0xffffUL)              </span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  QDEC_YCNT_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga20cac55212989df4232ab12e7cfa3b17"> 4396</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_YCNT_REG_QDEC_Y_CNT_Pos (0UL)                   </span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae2356c99781dc108c55b314bb72c008f"> 4397</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_YCNT_REG_QDEC_Y_CNT_Msk (0xffffUL)              </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  QDEC_ZCNT_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7530acf19e2c81fb9f359df38d91a44d"> 4399</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_ZCNT_REG_QDEC_Z_CNT_Pos (0UL)                   </span></div>
<div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga247e6d6c9a40ded0681e2dc659998829"> 4400</a></span>&#160;<span class="preprocessor">#define QUADEC_QDEC_ZCNT_REG_QDEC_Z_CNT_Msk (0xffffUL)              </span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="comment">/* ================                                            RTC                                            ================ */</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160; </div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment">/* =================================================  RTC_ALARM_ENABLE_REG  ================================================== */</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72bd14ea57719ab0fdb4ee5bb2f3f20c"> 4408</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MNTH_EN_Pos (5UL)        </span></div>
<div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae60db73a002330db7e713ba028854fa2"> 4409</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MNTH_EN_Msk (0x20UL)     </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e0b8d15a75bb2d6e58214fdf7f645c3"> 4410</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_DATE_EN_Pos (4UL)        </span></div>
<div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae648ee18625e2d181e538fe4a2ca34cf"> 4411</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_DATE_EN_Msk (0x10UL)     </span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaace36aaf9288bf5e3854871af8eee440"> 4412</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOUR_EN_Pos (3UL)        </span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga637d944f2fd901e9a3fcd61efdbc701d"> 4413</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOUR_EN_Msk (0x8UL)      </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga240be10ac0c9d12cbfa56f8e8f4d3789"> 4414</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MIN_EN_Pos (2UL)         </span></div>
<div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga388a0308b47c055ea52bba0cda2aa09a"> 4415</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MIN_EN_Msk (0x4UL)       </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae357d3972204a700773dd31304b5b0e4"> 4416</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_SEC_EN_Pos (1UL)         </span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga68f023816ecd34072bd21e66299f5468"> 4417</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_SEC_EN_Msk (0x2UL)       </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6cb2c5140a33b554b8a3c3a1c043038d"> 4418</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOS_EN_Pos (0UL)         </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabe5c104ccdf23600fe9d3f5b7a5e2e00"> 4419</a></span>&#160;<span class="preprocessor">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOS_EN_Msk (0x1UL)       </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  RTC_CALENDAR_ALARM_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5b252eadfaf0cfa71969777ded508ec4"> 4421</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_T_Pos (12UL)           </span></div>
<div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad7a2824f83069e67d8c0ef98374afba8"> 4422</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_T_Msk (0x3000UL)       </span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bb04a3e4236b8f7544b6b6a606854c7"> 4423</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_U_Pos (8UL)            </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1b03f65d7a9b440c13e6e887f75fce20"> 4424</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_U_Msk (0xf00UL)        </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6939f3101c583c46a879c6188d3e9e5a"> 4425</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_T_Pos (7UL)            </span></div>
<div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaddf13c10549e3a29929223c19579f74a"> 4426</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_T_Msk (0x80UL)         </span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3135c3499c7f84e5f56eed57266657e8"> 4427</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_U_Pos (3UL)            </span></div>
<div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08eabe587b51acaacc7f7101853731ac"> 4428</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_U_Msk (0x78UL)         </span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  RTC_CALENDAR_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga550d8510189fa787a4a7c91f065a0a0b"> 4430</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_CH_Pos (31UL)                  </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad281d0ec04a1bf807a6b0f77c61b0973"> 4431</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_CH_Msk (0x80000000UL)          </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a3c79a2fe19a301f0cefa2eb5b25628"> 4432</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_C_T_Pos (28UL)                 </span></div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga49b8f0f4987a4cdbb201721a0a8108a5"> 4433</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_C_T_Msk (0x30000000UL)         </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga217f548a60a7fc8e4e889540cdb19d2e"> 4434</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_C_U_Pos (24UL)                 </span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d3a8067436cdda52a95025d489e63fd"> 4435</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_C_U_Msk (0xf000000UL)          </span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa53a172a0e031a5b57d5c10aa130fbd3"> 4436</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_Y_T_Pos (20UL)                 </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae7769d3919f85b75620b73470135dcb2"> 4437</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_Y_T_Msk (0xf00000UL)           </span></div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa0d2e99987dcd9b657ca0396e7339819"> 4438</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_Y_U_Pos (16UL)                 </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6f22801142df474928826ca5da49cf7"> 4439</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_Y_U_Msk (0xf0000UL)            </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga679d497a556f56766f7f2f28664b1c56"> 4440</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_D_T_Pos (12UL)                 </span></div>
<div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga672e7c8ef0f1dedf94d6ec5d63a4a526"> 4441</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_D_T_Msk (0x3000UL)             </span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga081347f9eef52693a092d3e3083f6c27"> 4442</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_D_U_Pos (8UL)                  </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2a988514542bf96e70e62ffa5367d4d0"> 4443</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_D_U_Msk (0xf00UL)              </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga23de011cb10731cd286699dcdca857a1"> 4444</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_M_T_Pos (7UL)                  </span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a9e476d44b2c9e80b73516b46d9ce58"> 4445</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_M_T_Msk (0x80UL)               </span></div>
<div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae410535aece7554716c07a20919e837d"> 4446</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_M_U_Pos (3UL)                  </span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafbe389f0699c9068b37f5c490518805b"> 4447</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_CAL_M_U_Msk (0x78UL)               </span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga899e06f1d9c5c03c886bac66144db25a"> 4448</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_DAY_Pos  (0UL)                     </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa008fcf5adeb5863334e24056470b652"> 4449</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CALENDAR_REG_RTC_DAY_Msk  (0x7UL)                   </span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  RTC_CONTROL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga11183aa6c8d1f7d06f43f93bfab9d68d"> 4451</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CONTROL_REG_RTC_CAL_DISABLE_Pos (1UL)               </span></div>
<div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac10447c58bd386ec2b364e72836b037e"> 4452</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CONTROL_REG_RTC_CAL_DISABLE_Msk (0x2UL)             </span></div>
<div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a7c6a213e73c6bc7afa0d0bc2837346"> 4453</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CONTROL_REG_RTC_TIME_DISABLE_Pos (0UL)              </span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad113a255ec953afc291f4cf7b8b5f35d"> 4454</a></span>&#160;<span class="preprocessor">#define RTC_RTC_CONTROL_REG_RTC_TIME_DISABLE_Msk (0x1UL)            </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  RTC_EVENT_CTRL_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5373eef9233d792a2806fd997d92e945"> 4456</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_CTRL_REG_RTC_PDC_EVENT_EN_Pos (1UL)           </span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacbb8e7e7b186e9440676ef807e02a481"> 4457</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_CTRL_REG_RTC_PDC_EVENT_EN_Msk (0x2UL)         </span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  RTC_EVENT_FLAGS_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4d04531b0ead4f9cd7d3bcae69ebdaf5"> 4459</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_ALRM_Pos (6UL)            </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab60d87155fbd6f23011630dc01815f77"> 4460</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_ALRM_Msk (0x40UL)         </span></div>
<div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1495cae9a10ae84f921adcd0735e20a7"> 4461</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MNTH_Pos (5UL)            </span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5decfc538e3d9b1b349bf2fe400df45f"> 4462</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MNTH_Msk (0x20UL)         </span></div>
<div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2085659738696bd4d914a4b584382f89"> 4463</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_DATE_Pos (4UL)            </span></div>
<div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga764e6a2235e727f7e471a452714e6ca6"> 4464</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_DATE_Msk (0x10UL)         </span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98edb34f42ab31a7115dd32c550f7994"> 4465</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOUR_Pos (3UL)            </span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52876c5e1ac6dccedb5a29d3ccbf4cf1"> 4466</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOUR_Msk (0x8UL)          </span></div>
<div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70a59da36665db1176a7519ab40cee51"> 4467</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MIN_Pos (2UL)             </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac870a29922a3d7daa15a6a12c67bb49d"> 4468</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MIN_Msk (0x4UL)           </span></div>
<div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab849746d05cd4c3eb32e6178b8af0dde"> 4469</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_SEC_Pos (1UL)             </span></div>
<div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga182e21dd8c851bd905fc16c287f5b184"> 4470</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_SEC_Msk (0x2UL)           </span></div>
<div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58fbc5438162339bc45800302bfb2c48"> 4471</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOS_Pos (0UL)             </span></div>
<div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f1d82faa977b3a47e77fe2bc4285130"> 4472</a></span>&#160;<span class="preprocessor">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOS_Msk (0x1UL)           </span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  RTC_HOUR_MODE_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa61cb64fe90b2dee8a33b94dcac71cd1"> 4474</a></span>&#160;<span class="preprocessor">#define RTC_RTC_HOUR_MODE_REG_RTC_HMS_Pos (0UL)                     </span></div>
<div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1e1a222a330abfa563020cdb8b9aff5"> 4475</a></span>&#160;<span class="preprocessor">#define RTC_RTC_HOUR_MODE_REG_RTC_HMS_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  RTC_INTERRUPT_DISABLE_REG  =============================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga672ee915a0b927699d5ab8811cca8404"> 4477</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_ALRM_INT_DIS_Pos (6UL)    </span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a60353fcffe4aa85157d42d08b099ca"> 4478</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_ALRM_INT_DIS_Msk (0x40UL) </span></div>
<div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6d611db0142e561d24d7bf0a78ffd01"> 4479</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MNTH_INT_DIS_Pos (5UL)    </span></div>
<div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab27caa46fde53988fcf44322991085fa"> 4480</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MNTH_INT_DIS_Msk (0x20UL) </span></div>
<div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga549188dac23e6584d550cfa9f3e88074"> 4481</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_DATE_INT_DIS_Pos (4UL)    </span></div>
<div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga05bccabb9043b616b9781d998c847aa1"> 4482</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_DATE_INT_DIS_Msk (0x10UL) </span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga096e605c029e6c233a07132ce15c222c"> 4483</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOUR_INT_DIS_Pos (3UL)    </span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5adef7e2c0d2cfa738a346a1e32059ac"> 4484</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOUR_INT_DIS_Msk (0x8UL)  </span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5a834c42d90e3c5cafd98f858f46c84"> 4485</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MIN_INT_DIS_Pos (2UL)     </span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga195bba2cca79ea26cd65b7e32043ab76"> 4486</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MIN_INT_DIS_Msk (0x4UL)   </span></div>
<div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec989a2ac40cf36fb6ebd5ecedbfba1e"> 4487</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_SEC_INT_DIS_Pos (1UL)     </span></div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6ff2f96ac5f48da379dbbaf6977d8d3"> 4488</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_SEC_INT_DIS_Msk (0x2UL)   </span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae1c7b2acfd6c7acc3b6eb5fa804f54d3"> 4489</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOS_INT_DIS_Pos (0UL)     </span></div>
<div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae9c390a04d43da308b9b9b0d7c71aacb"> 4490</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOS_INT_DIS_Msk (0x1UL)   </span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  RTC_INTERRUPT_ENABLE_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf9686100820db3a61c40e9c8b64fe939"> 4492</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_ALRM_INT_EN_Pos (6UL)      </span></div>
<div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4eda5cfa86434fc7c9c4727cc043be6f"> 4493</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_ALRM_INT_EN_Msk (0x40UL)   </span></div>
<div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga152ea41fecf5dadfd59559eb5602d136"> 4494</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MNTH_INT_EN_Pos (5UL)      </span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaae0795c54c8b328fc8ce41b77c112ec4"> 4495</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MNTH_INT_EN_Msk (0x20UL)   </span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadc1147c56f4f16dbf7ab29660a0e3113"> 4496</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_DATE_INT_EN_Pos (4UL)      </span></div>
<div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45a720d54e713e5a28b709df5e4018e5"> 4497</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_DATE_INT_EN_Msk (0x10UL)   </span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e80d6a074dc4b609b7cbbf9e993ace0"> 4498</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOUR_INT_EN_Pos (3UL)      </span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3d6fffa6475660c30f8b8eebd7b896fc"> 4499</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOUR_INT_EN_Msk (0x8UL)    </span></div>
<div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab8f2787849798d15d25bcd4da7d2662f"> 4500</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MIN_INT_EN_Pos (2UL)       </span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab0178dfee4d1b1cdf70573ef9af61b69"> 4501</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MIN_INT_EN_Msk (0x4UL)     </span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6943f843108aa30577de1deef72141ac"> 4502</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_SEC_INT_EN_Pos (1UL)       </span></div>
<div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab78de5dd21d0ca386ca75fd5c758d24b"> 4503</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_SEC_INT_EN_Msk (0x2UL)     </span></div>
<div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5fe594ee8ef4996f429d6075063e7814"> 4504</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOS_INT_EN_Pos (0UL)       </span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a4d49cb52aec837997b0bac0f699aba"> 4505</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOS_INT_EN_Msk (0x1UL)     </span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  RTC_INTERRUPT_MASK_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40bdad4be3c91b05a7d6bf8aab140d6c"> 4507</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_ALRM_INT_MSK_Pos (6UL)       </span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72d6fd6ac02df4a2a3c76febad4aa086"> 4508</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_ALRM_INT_MSK_Msk (0x40UL)    </span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga393670715d6d4ba5f13d344c00665c7c"> 4509</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_MNTH_INT_MSK_Pos (5UL)       </span></div>
<div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bde9d266a64b0bcef5dd8f9e2b2be9c"> 4510</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_MNTH_INT_MSK_Msk (0x20UL)    </span></div>
<div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabf123211506e6026c2a00722837731f2"> 4511</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_DATE_INT_MSK_Pos (4UL)       </span></div>
<div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2652e3d3d355bc7c5f024df1b361c335"> 4512</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_DATE_INT_MSK_Msk (0x10UL)    </span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac9e3083d3e5542ecd209e034df7e15fa"> 4513</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_HOUR_INT_MSK_Pos (3UL)       </span></div>
<div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga99697ed42eae1a2aa4b89e61d1a83bba"> 4514</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_HOUR_INT_MSK_Msk (0x8UL)     </span></div>
<div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga206546666ca48216631ef22a105abad3"> 4515</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_MIN_INT_MSK_Pos (2UL)        </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaffb48e4bce99d1e338e61123fb7d330d"> 4516</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_MIN_INT_MSK_Msk (0x4UL)      </span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac7df61ddfa98252610729348c4368668"> 4517</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_SEC_INT_MSK_Pos (1UL)        </span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55cda7ca58d74db52a8c8b6191aa92cb"> 4518</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_SEC_INT_MSK_Msk (0x2UL)      </span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a2cadb8ca28f6d8f44e7c79b40a8b44"> 4519</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_HOS_INT_MSK_Pos (0UL)        </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab25edfa62bc1d6df92c66f28eccba832"> 4520</a></span>&#160;<span class="preprocessor">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_HOS_INT_MSK_Msk (0x1UL)      </span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  RTC_KEEP_RTC_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92f290a244b2696e94c7c1c2490a742f"> 4522</a></span>&#160;<span class="preprocessor">#define RTC_RTC_KEEP_RTC_REG_RTC_KEEP_Pos (0UL)                     </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8c0cb7c9ddc798fc29bd4f2b8ddaa10a"> 4523</a></span>&#160;<span class="preprocessor">#define RTC_RTC_KEEP_RTC_REG_RTC_KEEP_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  RTC_PDC_EVENT_CLEAR_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga36ef233a88bc6fd4e4483cf80d731107"> 4525</a></span>&#160;<span class="preprocessor">#define RTC_RTC_PDC_EVENT_CLEAR_REG_PDC_EVENT_CLEAR_Pos (0UL)       </span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac268b65f34baff3b3c5f8603a810664a"> 4526</a></span>&#160;<span class="preprocessor">#define RTC_RTC_PDC_EVENT_CLEAR_REG_PDC_EVENT_CLEAR_Msk (0x1UL)     </span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  RTC_PDC_EVENT_CNT_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad00a6c9b7413e577dd87c53bc182578a"> 4528</a></span>&#160;<span class="preprocessor">#define RTC_RTC_PDC_EVENT_CNT_REG_RTC_PDC_EVENT_CNT_Pos (0UL)       </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e2251e8dd79ba087d1061189d5991d3"> 4529</a></span>&#160;<span class="preprocessor">#define RTC_RTC_PDC_EVENT_CNT_REG_RTC_PDC_EVENT_CNT_Msk (0x1fffUL)  </span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  RTC_PDC_EVENT_PERIOD_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafba64912b7d1173870447e1b8a55e4db"> 4531</a></span>&#160;<span class="preprocessor">#define RTC_RTC_PDC_EVENT_PERIOD_REG_RTC_PDC_EVENT_PERIOD_Pos (0UL) </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa467fa12bdc8560dbfcb900be6f8a262"> 4532</a></span>&#160;<span class="preprocessor">#define RTC_RTC_PDC_EVENT_PERIOD_REG_RTC_PDC_EVENT_PERIOD_Msk (0x1fffUL) </span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  RTC_STATUS_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga25d1c2a8a9af7f86150ebd324be3d3fa"> 4534</a></span>&#160;<span class="preprocessor">#define RTC_RTC_STATUS_REG_RTC_VALID_CAL_ALM_Pos (3UL)              </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9f1b9f4956cbfc0546e774f2e7033416"> 4535</a></span>&#160;<span class="preprocessor">#define RTC_RTC_STATUS_REG_RTC_VALID_CAL_ALM_Msk (0x8UL)            </span></div>
<div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab5abc183522e3081cca93c1e7f531503"> 4536</a></span>&#160;<span class="preprocessor">#define RTC_RTC_STATUS_REG_RTC_VALID_TIME_ALM_Pos (2UL)             </span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5021036b4939139335defb15e1a289a9"> 4537</a></span>&#160;<span class="preprocessor">#define RTC_RTC_STATUS_REG_RTC_VALID_TIME_ALM_Msk (0x4UL)           </span></div>
<div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaceb632cbe7a693c90a6ada635a86da5c"> 4538</a></span>&#160;<span class="preprocessor">#define RTC_RTC_STATUS_REG_RTC_VALID_CAL_Pos (1UL)                  </span></div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9f7ab571ed25121befe52c3bfaed8ee2"> 4539</a></span>&#160;<span class="preprocessor">#define RTC_RTC_STATUS_REG_RTC_VALID_CAL_Msk (0x2UL)                </span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab06ec726510ddb13ae7c83481c5209f4"> 4540</a></span>&#160;<span class="preprocessor">#define RTC_RTC_STATUS_REG_RTC_VALID_TIME_Pos (0UL)                 </span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga361e0ba7160d1bd418209c7121df73a9"> 4541</a></span>&#160;<span class="preprocessor">#define RTC_RTC_STATUS_REG_RTC_VALID_TIME_Msk (0x1UL)               </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  RTC_TIME_ALARM_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc5718e09796fd381ade606f04940c62"> 4543</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_PM_Pos (30UL)               </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga186b07685c0d74c42bd32487cffd7582"> 4544</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_PM_Msk (0x40000000UL)       </span></div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ff1b3cf7b064c841dd70fdbf45e2391"> 4545</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_T_Pos (28UL)             </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa792cf7465f6775a8c1f8da2ac323eff"> 4546</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_T_Msk (0x30000000UL)     </span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadfc7bc67369c8dfe4e966130d9ab344b"> 4547</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_U_Pos (24UL)             </span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9600b6930ae2a30ccb1318b9a6e3225c"> 4548</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_U_Msk (0xf000000UL)      </span></div>
<div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga11b1aeee08e2354f6ce44db78d0fefda"> 4549</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_T_Pos (20UL)              </span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5de87002ae6942aef3cb4f16ad60d61"> 4550</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_T_Msk (0x700000UL)        </span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaccd064a307bf96673d0fd38fcb6a7f6e"> 4551</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_U_Pos (16UL)              </span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga259b625c54ad27057e0c6fc294c9c13d"> 4552</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_U_Msk (0xf0000UL)         </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga902dfb19b7693ecbcbd1d5cbe09d6eb1"> 4553</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_T_Pos (12UL)              </span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf3a67359509ac1b03e215cd7caaed648"> 4554</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_T_Msk (0x7000UL)          </span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5b06ffa9ac0b562359d006290673aa6"> 4555</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_U_Pos (8UL)               </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad71ff875c82ea6e2c6359fe2087fca06"> 4556</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_U_Msk (0xf00UL)           </span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0cd434b0fcf2f29fa7ed690538335623"> 4557</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_T_Pos (4UL)               </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9defaad4454bc4749db17df5bdf9d601"> 4558</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_T_Msk (0xf0UL)            </span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab50c4124491ff38d4a0555d67502a804"> 4559</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_U_Pos (0UL)               </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0440f8b3916b559764c9ca0da608b01e"> 4560</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_U_Msk (0xfUL)             </span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  RTC_TIME_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadb4f0284defee302ae2714033d21cbe5"> 4562</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_CH_Pos  (31UL)                    </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga099241d3e13424b9bc7d1ad83a067e1b"> 4563</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_CH_Msk  (0x80000000UL)            </span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c68a62f32f46b652de5f56ce0eda4f1"> 4564</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_PM_Pos  (30UL)                    </span></div>
<div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga155a1ab7b35d494ec91a4ea3087dfaae"> 4565</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_PM_Msk  (0x40000000UL)            </span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae38dd2a6ce7660622885f6de3d68ad84"> 4566</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_HR_T_Pos (28UL)                   </span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeba5dc13976fc5eb53b04029c410e179"> 4567</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_HR_T_Msk (0x30000000UL)           </span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5ba2329584b054b1c065781107ce3b2"> 4568</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_HR_U_Pos (24UL)                   </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ab27db6814251d999407c964ffdfafb"> 4569</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_HR_U_Msk (0xf000000UL)            </span></div>
<div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0057ac1a698d0e2799c95163e00d9a3d"> 4570</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_M_T_Pos (20UL)                    </span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f29dde8b730d582a2941ee9df28f989"> 4571</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_M_T_Msk (0x700000UL)              </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6171f47b21eb4ee7a080fbfa6db49e98"> 4572</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_M_U_Pos (16UL)                    </span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga53dbb90e2111811df1e0722754531e9e"> 4573</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_M_U_Msk (0xf0000UL)               </span></div>
<div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga12f9208b17c0ffee0a96758dff2c4b1f"> 4574</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_S_T_Pos (12UL)                    </span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb889130cfee1d747006572955e23a92"> 4575</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_S_T_Msk (0x7000UL)                </span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0fdbce1928b7f8c3de26b557b1cc8383"> 4576</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_S_U_Pos (8UL)                     </span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga610f011503f90e63e85294f40221bfc7"> 4577</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_S_U_Msk (0xf00UL)                 </span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae0363ae386bc51b0f027408eb0a22346"> 4578</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_H_T_Pos (4UL)                     </span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0df14d43d2bb62836f142b73c0fea443"> 4579</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_H_T_Msk (0xf0UL)                  </span></div>
<div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa0fe07410d29db9c9b3886b83e8ee29"> 4580</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_H_U_Pos (0UL)                     </span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d89437f26a0283d47c880259edf8955"> 4581</a></span>&#160;<span class="preprocessor">#define RTC_RTC_TIME_REG_RTC_TIME_H_U_Msk (0xfUL)                   </span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">/* ================                                           SDADC                                           ================ */</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160; </div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="comment">/* =================================================  SDADC_AUDIO_FILT_REG  ================================================== */</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5451d418bd96e2ec2a05713cc619262b"> 4589</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_AUDIO_FILT_REG_SDADC_CIC_OFFSET_Pos (0UL)       </span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e8a93410136d18a8565aa1cc428e566"> 4590</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_AUDIO_FILT_REG_SDADC_CIC_OFFSET_Msk (0x1fffffUL) </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  SDADC_CLEAR_INT_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac4c7c11cd49f4af7085ebb08e1601328"> 4592</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CLEAR_INT_REG_SDADC_CLR_INT_Pos (0UL)           </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga833f9d1c062538eb6d51cf611fdcdb29"> 4593</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CLEAR_INT_REG_SDADC_CLR_INT_Msk (0xffffffffUL)  </span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SDADC_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab03892c8c744607f079a3e5a9c906b50"> 4595</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_VREF_TO_PAD_Pos (20UL)           </span></div>
<div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf290681b158a1d5b36a2af128eb611a1"> 4596</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_VREF_TO_PAD_Msk (0x100000UL)     </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac4a253bc6c53145a9108b2cda3ca673f"> 4597</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_MODE_Pos (19UL)                  </span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f19f8a47d254aea280ee5d4c957a364"> 4598</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_MODE_Msk (0x80000UL)             </span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7697146411d5645b4786386e1f43968f"> 4599</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_DMA_EN_Pos (18UL)                </span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4266dfed4751c21d3f50c88ed7b0f715"> 4600</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_DMA_EN_Msk (0x40000UL)           </span></div>
<div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90ba90a28812c631eb8e100ac7a2cb3f"> 4601</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_MINT_Pos (17UL)                  </span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga92b492f90876f8fbc1bc9f2493cb0bec"> 4602</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_MINT_Msk (0x20000UL)             </span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72de86cadb782f03415d05fd067bd175"> 4603</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_INT_Pos (16UL)                   </span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74cc7c9aa8483e5149b9e37940ece5bb"> 4604</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_INT_Msk (0x10000UL)              </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0bc01d75fb96bf6907deb44056b98aa9"> 4605</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_LDO_OK_Pos (15UL)                </span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a1de168462bfa06abdc38deeadc1e91"> 4606</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_LDO_OK_Msk (0x8000UL)            </span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga09315f04e35a766b02d2684a27723977"> 4607</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_VREF_SEL_Pos (13UL)              </span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bac76edc8764cd4d0688830f369b2bf"> 4608</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_VREF_SEL_Msk (0x6000UL)          </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0a98afcdfde30008469b7c7c16b1f90"> 4609</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_CONT_Pos (12UL)                  </span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0ef9577e27ffd572ed38b51f3f22f6a"> 4610</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_CONT_Msk (0x1000UL)              </span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad90088661d578623fc5d50756b8b6645"> 4611</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_OSR_Pos (10UL)                   </span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab73c326d65b6fb8bd3f46d6fb42260f3"> 4612</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_OSR_Msk (0xc00UL)                </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e6748cafdc00e3fa7ccd2f28df5c359"> 4613</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_SE_Pos (9UL)                     </span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1ac2c06ce4f828bd7b24b12a8e50007"> 4614</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_SE_Msk (0x200UL)                 </span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga476c5c5101ca79962258e0fbc9e67c6e"> 4615</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_INN_SEL_Pos (6UL)                </span></div>
<div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4733d298443f77014b79ffce40525646"> 4616</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_INN_SEL_Msk (0x1c0UL)            </span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d9e590e980c760b70028475f8841522"> 4617</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_INP_SEL_Pos (2UL)                </span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9446fe63d28ac9870bbabf25ce42363c"> 4618</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_INP_SEL_Msk (0x3cUL)             </span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf33d9257c56ec0efd5ce10862d2defc1"> 4619</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_START_Pos (1UL)                  </span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b77e06745deb939322f358564d11d6f"> 4620</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_START_Msk (0x2UL)                </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b81b58873e131dbeffcda7a581a9db0"> 4621</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_EN_Pos (0UL)                     </span></div>
<div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6e876a2358e8c486236bff19386f91ed"> 4622</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_CTRL_REG_SDADC_EN_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  SDADC_GAIN_CORR_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga93aadf305527b8537acab08a9ef36f2d"> 4624</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_GAIN_CORR_REG_SDADC_GAIN_CORR_Pos (0UL)         </span></div>
<div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabf2f5a076ece4f872e3c1a708eea6358"> 4625</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_GAIN_CORR_REG_SDADC_GAIN_CORR_Msk (0x3ffUL)     </span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  SDADC_OFFS_CORR_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8d6bda1383e38358b76a87524c205f2"> 4627</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_OFFS_CORR_REG_SDADC_OFFS_CORR_Pos (0UL)         </span></div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabaa0e39b4b0ee6730afe2371b60c17fc"> 4628</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_OFFS_CORR_REG_SDADC_OFFS_CORR_Msk (0x3ffUL)     </span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  SDADC_PGA_CTRL_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae104b222b443c2c8bdeabc4be40d8f61"> 4630</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_GAIN_Pos (9UL)                 </span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac67411fdd907993c7e5adef14249a524"> 4631</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_GAIN_Msk (0xe00UL)             </span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga41d412bbbbc4dcdee6d90aab694d86af"> 4632</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_SINGLE_Pos (7UL)               </span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a367411bafdf8ff6063db5f08a4722f"> 4633</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_SINGLE_Msk (0x180UL)           </span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac11d176cc6d0035785aed15ac48f6bae"> 4634</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_MUTE_Pos (6UL)                 </span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga25248e07874082663d36bf6441a7e9e5"> 4635</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_MUTE_Msk (0x40UL)              </span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga86a526fc79239629f3be91add3bdd1f4"> 4636</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_BIAS_Pos (3UL)                 </span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf7f2dbbf3914d652dadbfaa32e00bc89"> 4637</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_BIAS_Msk (0x38UL)              </span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0fa246d659d07a3a745a3ed21308ec9d"> 4638</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_SHORTIN_Pos (2UL)              </span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafbb0eac70c46797db492a9fd6802e378"> 4639</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_SHORTIN_Msk (0x4UL)            </span></div>
<div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabd8437df6ed862eab6043706cbcc57dd"> 4640</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_EN_Pos (0UL)                   </span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61d5a75085f5719be6f67ae9b42b36ab"> 4641</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_PGA_CTRL_REG_PGA_EN_Msk (0x3UL)                 </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  SDADC_RESULT_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab713af22be00fb4dbbb26387f10b7ff0"> 4643</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_RESULT_REG_SDADC_VAL_Pos (0UL)                  </span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6afbf73fad4c490a9920c7dfedeb2ee8"> 4644</a></span>&#160;<span class="preprocessor">#define SDADC_SDADC_RESULT_REG_SDADC_VAL_Msk (0xffffUL)             </span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment">/* ================                                            SPI                                            ================ */</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160; </div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="comment">/* =====================================================  SPI_CLOCK_REG  ===================================================== */</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f2ee11bda181cd0b1f08fe70178e60e"> 4652</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CLOCK_REG_SPI_CLK_DIV_Pos (0UL)                     </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf8c8caa061f8e055cc469f4480286d36"> 4653</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CLOCK_REG_SPI_CLK_DIV_Msk (0x7fUL)                  </span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SPI_CONFIG_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9df6cccd369c23f205845d1d5a11f7f9"> 4655</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CONFIG_REG_SPI_SLAVE_EN_Pos (7UL)                   </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaae90b9d8d06e0ce4f7254619f9ebdfa9"> 4656</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CONFIG_REG_SPI_SLAVE_EN_Msk (0x80UL)                </span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf2418e9b17d6933e4bce1834ebd910b5"> 4657</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CONFIG_REG_SPI_WORD_LENGTH_Pos (2UL)                </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ca4b0b911ffd522c455cd63ccb55a3d"> 4658</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CONFIG_REG_SPI_WORD_LENGTH_Msk (0x7cUL)             </span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga96aafea4d7a5f81c68de965aa7e33ff9"> 4659</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CONFIG_REG_SPI_MODE_Pos   (0UL)                     </span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37351469cab6431f0e38be695d8b0407"> 4660</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CONFIG_REG_SPI_MODE_Msk   (0x3UL)                   </span></div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  SPI_CS_CONFIG_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1cae44843aef723dc87f27fc61a06258"> 4662</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CS_CONFIG_REG_SPI_CS_SELECT_Pos (0UL)               </span></div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga81b664b7cf434cb8562f654dee5fcbc0"> 4663</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CS_CONFIG_REG_SPI_CS_SELECT_Msk (0x7UL)             </span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SPI_CTRL_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb422ae8f0946e542b13a3fa8b6439a9"> 4665</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_SWAP_BYTES_Pos (7UL)                   </span></div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1951a3ad267255ebeb80d408efd5e3b8"> 4666</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_SWAP_BYTES_Msk (0x80UL)                </span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8c99d8fcacc7c582abb5abcd9697f0ec"> 4667</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_CAPTURE_AT_NEXT_EDGE_Pos (6UL)         </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab388ee75ddf98ae5660f733c6e90049d"> 4668</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_CAPTURE_AT_NEXT_EDGE_Msk (0x40UL)      </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada27dfb66f3c7feafc830c0bcd4b4d37"> 4669</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_FIFO_RESET_Pos (5UL)                   </span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5cb0c2264111c462b62845a450b28f33"> 4670</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_FIFO_RESET_Msk (0x20UL)                </span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa365418f813584642da9aa9b7d9cfc3c"> 4671</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_DMA_RX_EN_Pos (4UL)                    </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b20aa1d7b5f0beb3c3031180224b959"> 4672</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_DMA_RX_EN_Msk (0x10UL)                 </span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaca9a5360968c9e899b9978cbc88024d"> 4673</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_DMA_TX_EN_Pos (3UL)                    </span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c93ba810b45649fd50bef8cd94a3ac6"> 4674</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_DMA_TX_EN_Msk (0x8UL)                  </span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a21cdb3188309f091fac4a5d76c8417"> 4675</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_RX_EN_Pos    (2UL)                     </span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab1c2debd2cdc4f50d115e7958413ee6c"> 4676</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_RX_EN_Msk    (0x4UL)                   </span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaedf0a9bcdc7703f967915a1a85541556"> 4677</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_TX_EN_Pos    (1UL)                     </span></div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3de39d7fcb9d57710e3dba3851380f6d"> 4678</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_TX_EN_Msk    (0x2UL)                   </span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaece7bc13f66ffa762549dd3fead5bfdb"> 4679</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_EN_Pos       (0UL)                     </span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga201c773b00de6855a5d07cc946175c08"> 4680</a></span>&#160;<span class="preprocessor">#define SPI_SPI_CTRL_REG_SPI_EN_Msk       (0x1UL)                   </span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  SPI_FIFO_CONFIG_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga980308bab91fb1dcf4db1a4dddfc86d2"> 4682</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_CONFIG_REG_SPI_RX_TL_Pos (4UL)                 </span></div>
<div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga574c9aaac099e3a9cdc8beba668efd88"> 4683</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_CONFIG_REG_SPI_RX_TL_Msk (0xf0UL)              </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac4f63248d5aa1dd674874fc548393f98"> 4684</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_CONFIG_REG_SPI_TX_TL_Pos (0UL)                 </span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga396f5a433978f4809d0dbe348d8083ba"> 4685</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_CONFIG_REG_SPI_TX_TL_Msk (0xfUL)               </span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  SPI_FIFO_READ_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a858eb2ec1d8f8b2f19b722735d935c"> 4687</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_READ_REG_SPI_FIFO_READ_Pos (0UL)               </span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31f47ab46010a14b9bc0cd6d949f2193"> 4688</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_READ_REG_SPI_FIFO_READ_Msk (0xffffffffUL)      </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  SPI_FIFO_STATUS_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga737306949ad58718a0393429c402a1d3"> 4690</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_TRANSACTION_ACTIVE_Pos (15UL)   </span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga470c3c923ff54e9a6b2e44d4a850f403"> 4691</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_TRANSACTION_ACTIVE_Msk (0x8000UL) </span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2d83d6c159f4bc19e39bf04cc73ee351"> 4692</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_OVFL_Pos (14UL)         </span></div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4e2ceb0e2bcaeff7d9bd71e09b3d91cb"> 4693</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_OVFL_Msk (0x4000UL)     </span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2fba8a6a109c85713c6510ecdd9f1d1b"> 4694</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_TX_FULL_Pos (13UL)       </span></div>
<div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab0287b0596cf73437a2fb0dff6c25c91"> 4695</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_TX_FULL_Msk (0x2000UL)   </span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga51fcfce1b1584fbd7dbe9d6563fcd7a8"> 4696</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_RX_EMPTY_Pos (12UL)      </span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga04f23a8e23a33bc0606287dfe0df9d15"> 4697</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_RX_EMPTY_Msk (0x1000UL)  </span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac46eb1e0407fb2b0ef77c7fe3feaf5b0"> 4698</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_TX_FIFO_LEVEL_Pos (6UL)         </span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4b82f799df10bb9e1159c4c19e0a84b3"> 4699</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_TX_FIFO_LEVEL_Msk (0xfc0UL)     </span></div>
<div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70ed9616d4a771561bd160515bfff28f"> 4700</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_LEVEL_Pos (0UL)         </span></div>
<div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa75f33332d046f2a7f76bfd99204afad"> 4701</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_LEVEL_Msk (0x3fUL)      </span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  SPI_FIFO_WRITE_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6f4c761c1406f47bba7a733075361d2e"> 4703</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_WRITE_REG_SPI_FIFO_WRITE_Pos (0UL)             </span></div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f2afeb2f880ffe7b82aab15fb30d5aa"> 4704</a></span>&#160;<span class="preprocessor">#define SPI_SPI_FIFO_WRITE_REG_SPI_FIFO_WRITE_Msk (0xffffffffUL)    </span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  SPI_IRQ_MASK_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0b151415c25d1d3e1765bc52528610cb"> 4706</a></span>&#160;<span class="preprocessor">#define SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_RX_FULL_Pos (1UL)         </span></div>
<div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga491e91b9911ba40c5508339d18d41805"> 4707</a></span>&#160;<span class="preprocessor">#define SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_RX_FULL_Msk (0x2UL)       </span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0012963f5e8ce275031a66429d87cfda"> 4708</a></span>&#160;<span class="preprocessor">#define SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_TX_EMPTY_Pos (0UL)        </span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59ddd25940f6423ae1121714a314f9a1"> 4709</a></span>&#160;<span class="preprocessor">#define SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_TX_EMPTY_Msk (0x1UL)      </span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SPI_STATUS_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61b0ec24b044bab6f1a9e31514170d28"> 4711</a></span>&#160;<span class="preprocessor">#define SPI_SPI_STATUS_REG_SPI_STATUS_RX_FULL_Pos (1UL)             </span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga94a343a207503e6dd2d4a36f40079588"> 4712</a></span>&#160;<span class="preprocessor">#define SPI_SPI_STATUS_REG_SPI_STATUS_RX_FULL_Msk (0x2UL)           </span></div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a4d51eaa845c36f01aecf70a1ab19db"> 4713</a></span>&#160;<span class="preprocessor">#define SPI_SPI_STATUS_REG_SPI_STATUS_TX_EMPTY_Pos (0UL)            </span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9eb0a589add37d0392a786ab62c5397a"> 4714</a></span>&#160;<span class="preprocessor">#define SPI_SPI_STATUS_REG_SPI_STATUS_TX_EMPTY_Msk (0x1UL)          </span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  SPI_TXBUFFER_FORCE_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac682f9e8d673e85d9e494b70ad5c8a13"> 4716</a></span>&#160;<span class="preprocessor">#define SPI_SPI_TXBUFFER_FORCE_REG_SPI_TXBUFFER_FORCE_Pos (0UL)     </span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga286dda2d994269af3890e4cd9c24856f"> 4717</a></span>&#160;<span class="preprocessor">#define SPI_SPI_TXBUFFER_FORCE_REG_SPI_TXBUFFER_FORCE_Msk (0xffffffffUL) </span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">/* ================                                           SRC1                                            ================ */</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160; </div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">/* =================================================  SRC1_COEF0A_SET1_REG  ================================================== */</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9400c2f9af5d2117641e9cf7c15d90a7"> 4725</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF0A_SET1_REG_SRC_COEF10_Pos (0UL)              </span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad98526ef2f321d2b882eba1444557f77"> 4726</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF0A_SET1_REG_SRC_COEF10_Msk (0xffffUL)         </span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC1_COEF10_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab18bfbd7b02f4566f25d6da684f64dd8"> 4728</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF10_SET1_REG_SRC_COEF1_Pos (16UL)              </span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c826ce0fbe8668835394c238b48e95c"> 4729</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF10_SET1_REG_SRC_COEF1_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga22c596f350389bdd654eed7abcb40706"> 4730</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF10_SET1_REG_SRC_COEF0_Pos (0UL)               </span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaef10dd45761d9707286bbae75e2c83ce"> 4731</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF10_SET1_REG_SRC_COEF0_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC1_COEF32_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf36dcbcd3004ac76d3ab2adde4684db7"> 4733</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF32_SET1_REG_SRC_COEF3_Pos (16UL)              </span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadedef8b8c0b902399a252dbbc26d64a7"> 4734</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF32_SET1_REG_SRC_COEF3_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga845a2c525695267a4bae02960ac0f5af"> 4735</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF32_SET1_REG_SRC_COEF2_Pos (0UL)               </span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e53ec83b4eb3f3f4e13ad1e4c0e4ef4"> 4736</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF32_SET1_REG_SRC_COEF2_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC1_COEF54_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e21c0bac3fb08fc41e31753a698d366"> 4738</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF54_SET1_REG_SRC_COEF5_Pos (16UL)              </span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9f35d31704db9e7821db2ee05ae1ee73"> 4739</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF54_SET1_REG_SRC_COEF5_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaafbc1313a036a8ef67d328bccaa55059"> 4740</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF54_SET1_REG_SRC_COEF4_Pos (0UL)               </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa529af9ca21d0a58dd1286cfec5792ae"> 4741</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF54_SET1_REG_SRC_COEF4_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC1_COEF76_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacca04d5f041438283b0cebea575da6d0"> 4743</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF76_SET1_REG_SRC_COEF7_Pos (16UL)              </span></div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaabf2dd9c7b1f77df9c8c083757e46d8b"> 4744</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF76_SET1_REG_SRC_COEF7_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad6b5d95e5eff7655ddcf093806fb5e83"> 4745</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF76_SET1_REG_SRC_COEF6_Pos (0UL)               </span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a83aea5fbaf3b746f8546724492063a"> 4746</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF76_SET1_REG_SRC_COEF6_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC1_COEF98_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5f603096837f60e1d4a59f7460e1acd"> 4748</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF98_SET1_REG_SRC_COEF9_Pos (16UL)              </span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad9bd8e8394abd3b275d6a5206dccb923"> 4749</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF98_SET1_REG_SRC_COEF9_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4460088de32702c51c1af903730d8c28"> 4750</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF98_SET1_REG_SRC_COEF8_Pos (0UL)               </span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e994ed3aede66f0cc371501eba4a2c2"> 4751</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_COEF98_SET1_REG_SRC_COEF8_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC1_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9865ceca799b006d035bfe78e90276de"> 4753</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_DO_DEL_Pos (30UL)                </span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6913ffa9adea6d70f7bed8a5585918f0"> 4754</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_DO_DEL_Msk (0xc0000000UL)        </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac005160b05cf47017e71b1b4b3437e9d"> 4755</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_MODE_Pos (28UL)                  </span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d5aa073e2af263c3f5fb4fe41152305"> 4756</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_MODE_Msk (0x30000000UL)          </span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa804432772161c0567aa14b1a93ac0dc"> 4757</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_DI_DEL_Pos (26UL)                </span></div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa93a50790ae758cfa13349ee330a7bdf"> 4758</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_DI_DEL_Msk (0xc000000UL)         </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga778221979ae30fd9d63a04b9d6ff640d"> 4759</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_FLOWCLR_Pos (25UL)               </span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e9fabc8d9b9724036458888b2b52aa5"> 4760</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_FLOWCLR_Msk (0x2000000UL)        </span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa3fb33d41c344f45c9857d1bbc0bb2e0"> 4761</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_FLOWCLR_Pos (24UL)                </span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga686b2bf653cc47f9a85c560627eeccaa"> 4762</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_FLOWCLR_Msk (0x1000000UL)         </span></div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga29b26427964c538556f370b76e866eff"> 4763</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_UNFLOW_Pos (23UL)                </span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga85ab6fa83e9cc11142ba08be56464d38"> 4764</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_UNFLOW_Msk (0x800000UL)          </span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8362ae5887d3920678d4725222c1b3ff"> 4765</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_OVFLOW_Pos (22UL)                </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga702ac79f65310eb0b339b39530247dc4"> 4766</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_OVFLOW_Msk (0x400000UL)          </span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7276be92cb59cfa16253b2259a413f06"> 4767</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_UNFLOW_Pos (21UL)                 </span></div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga751f94aa07a74425583f61c72fd7ea4d"> 4768</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_UNFLOW_Msk (0x200000UL)           </span></div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacad3cf9683231dc6e42553cdfb6c7fea"> 4769</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_OVFLOW_Pos (20UL)                 </span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada05e118c572ee679c36e8be40b719e7"> 4770</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_OVFLOW_Msk (0x100000UL)           </span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab95595a14a54bec81a5b815c7c004091"> 4771</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_RESYNC_Pos (19UL)                    </span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa5b4a5ef3d886b5280c689f80a5a793"> 4772</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_RESYNC_Msk (0x80000UL)               </span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3a1430f632df8f3ebfde875300260445"> 4773</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_OK_Pos (18UL)                    </span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga79a615acfb7e62b55cc177c80f5a6f86"> 4774</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_OK_Msk (0x40000UL)               </span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad3d0e7c558993c58b0ed931541c56a67"> 4775</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_US_Pos (16UL)                    </span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaa1bfbe04b215f18a7019b62d9552d80"> 4776</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_US_Msk (0x30000UL)               </span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga38cd3f0149ca320be42bb2cddf400466"> 4777</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_CAL_BYPASS_Pos (14UL)            </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2fc11af3e5743aa42015bb3f01e6f8a7"> 4778</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_CAL_BYPASS_Msk (0x4000UL)        </span></div>
<div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6fee8a57244a9a1d1fdcd1b432b400dd"> 4779</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_AMODE_Pos (13UL)                 </span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga694c4b7949ebae2f68e8027464af4d52"> 4780</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_AMODE_Msk (0x2000UL)             </span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadbfa72240649fb866db97dfc95de54ac"> 4781</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_OUT_INV_Pos (12UL)               </span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1c1b68d398f915647db6f960eb38500"> 4782</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_OUT_INV_Msk (0x1000UL)           </span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4c794c0d0f499c940011d2d73c54125"> 4783</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_FIFO_DIRECTION_Pos (11UL)            </span></div>
<div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf78b2511f2f3747a61fe2d61e6b0297d"> 4784</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_FIFO_DIRECTION_Msk (0x800UL)         </span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae4dc27774ad52b054ab7dfb7549732e7"> 4785</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_FIFO_ENABLE_Pos (10UL)               </span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga53278d70e1284cc3ea77fa8714a4fcc3"> 4786</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_FIFO_ENABLE_Msk (0x400UL)            </span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45a2e66fda7d02ff4bee87d735efc033"> 4787</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_DSD_MODE_Pos (9UL)               </span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8ce6fae9dade2b3ebce9f1606960dac0"> 4788</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_OUT_DSD_MODE_Msk (0x200UL)           </span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac082d5f8e83d3fcbcc37c7c6abe81e8d"> 4789</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_DSD_MODE_Pos (8UL)                </span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga079048c8f3c3dabd060732cc710a4ede"> 4790</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_DSD_MODE_Msk (0x100UL)            </span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9f032145bae9b47890168e28a279ca1a"> 4791</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_DITHER_DISABLE_Pos (7UL)             </span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae25ee6f533c2485b75d0ddb59ebfb8ba"> 4792</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_DITHER_DISABLE_Msk (0x80UL)          </span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48c03968196ce74c8d2f0f9f36fbb2a5"> 4793</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_OK_Pos  (6UL)                     </span></div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e48e150508b4d26275c29f1e46165b3"> 4794</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_OK_Msk  (0x40UL)                  </span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a17cfd65ddf8a7045a6eab14f36d047"> 4795</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_DS_Pos  (4UL)                     </span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ea42c227da532231bb2b52b3406c006"> 4796</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_DS_Msk  (0x30UL)                  </span></div>
<div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa3d823e2b02913b575faebecc5c10ddf"> 4797</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_IN_INV_Pos (3UL)                 </span></div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga57b7c9388891eae8216bfa9a283d4cb6"> 4798</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_PDM_IN_INV_Msk (0x8UL)               </span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0109b1037a9300e41ce2ca3ca2cbdfa7"> 4799</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_CAL_BYPASS_Pos (2UL)              </span></div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8035d2cb640186fb89f9294d6c6164cb"> 4800</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_CAL_BYPASS_Msk (0x4UL)            </span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga21db7ca8e86a2490d31fb768bb3402fb"> 4801</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_AMODE_Pos (1UL)                   </span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c3516eaf34ed4de312bfe1c99c3d6df"> 4802</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_IN_AMODE_Msk (0x2UL)                 </span></div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d41f817121e5cf5d707b01eb9a7e9a3"> 4803</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_EN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d6d01056256305b6418de596f92a684"> 4804</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_CTRL_REG_SRC_EN_Msk     (0x1UL)                   </span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC1_IN1_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga381c533ec084921d8d4d52db0c71f36d"> 4806</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_IN1_REG_SRC_IN_Pos      (0UL)                     </span></div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9739f49774d1ee678f3a74f190204e82"> 4807</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_IN1_REG_SRC_IN_Msk      (0xffffffffUL)            </span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC1_IN2_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga726b1ad517f1dbcd54a0700381cc0cfb"> 4809</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_IN2_REG_SRC_IN_Pos      (0UL)                     </span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ff98c4ee33f9d405a1462ff8f9b0c78"> 4810</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_IN2_REG_SRC_IN_Msk      (0xffffffffUL)            </span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SRC1_IN_FS_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga43c5377075092e4c2df539d43afbe213"> 4812</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_IN_FS_REG_SRC_IN_FS_Pos (0UL)                     </span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga24c3e5717b3eac7f68113b654d0a7b08"> 4813</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_IN_FS_REG_SRC_IN_FS_Msk (0xffffffUL)              </span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC1_MUX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaebf4f204717b34eadf352757188f867b"> 4815</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_MUX_REG_PDM1_MUX_IN_Pos (6UL)                     </span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c694a069429b93e06b02024f3affb96"> 4816</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_MUX_REG_PDM1_MUX_IN_Msk (0x40UL)                  </span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b1788ec4c2e67174dccd5e032bcbe34"> 4817</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_MUX_REG_PCM1_MUX_IN_Pos (3UL)                     </span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga805bae385b891cd1a7dccd2e23f4bbaa"> 4818</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_MUX_REG_PCM1_MUX_IN_Msk (0x38UL)                  </span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ec8286cd71674537fa8d6a3aa95cb08"> 4819</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_MUX_REG_SRC1_MUX_IN_Pos (0UL)                     </span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga77d6b5c48ba5a8f52759498388e1a5c1"> 4820</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_MUX_REG_SRC1_MUX_IN_Msk (0x7UL)                   </span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC1_OUT1_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga30efcb0b2af4be35c76d6d511247b412"> 4822</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_OUT1_REG_SRC_OUT_Pos    (0UL)                     </span></div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga901899d8cc30b2fafa95c1601b246a00"> 4823</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_OUT1_REG_SRC_OUT_Msk    (0xffffffffUL)            </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC1_OUT2_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59c55b72c6a65a4890c44febcfa06e17"> 4825</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_OUT2_REG_SRC_OUT_Pos    (0UL)                     </span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga42ac6adac3488132f4020635d5199364"> 4826</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_OUT2_REG_SRC_OUT_Msk    (0xffffffffUL)            </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SRC1_OUT_FS_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab761ef26597cb850052a2e94bdf3005e"> 4828</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_OUT_FS_REG_SRC_OUT_FS_Pos (0UL)                   </span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c79ade24c004e43eedcbb8b51d5d6d4"> 4829</a></span>&#160;<span class="preprocessor">#define SRC1_SRC1_OUT_FS_REG_SRC_OUT_FS_Msk (0xffffffUL)            </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="comment">/* ================                                           SRC2                                            ================ */</span></div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160; </div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">/* =================================================  SRC2_COEF0A_SET1_REG  ================================================== */</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga22e1deed93961ff09b844d460ca675d3"> 4837</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF0A_SET1_REG_SRC_COEF10_Pos (0UL)              </span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad9c2fb0d8e9e3f51cf9123b6b06a745b"> 4838</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF0A_SET1_REG_SRC_COEF10_Msk (0xffffUL)         </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC2_COEF10_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56f48ed0bbb188c305d6998a05208a9e"> 4840</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF10_SET1_REG_SRC_COEF1_Pos (16UL)              </span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37e032a848853d1b611f8f73176821e2"> 4841</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF10_SET1_REG_SRC_COEF1_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga607a99ca712154ff960b710b8790a147"> 4842</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF10_SET1_REG_SRC_COEF0_Pos (0UL)               </span></div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafd07f4958694517676b2374e0b809231"> 4843</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF10_SET1_REG_SRC_COEF0_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC2_COEF32_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga84ffda8cc027b1cecf560f79bac51a63"> 4845</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF32_SET1_REG_SRC_COEF3_Pos (16UL)              </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4486040ce659dd5f510f03a063206c4e"> 4846</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF32_SET1_REG_SRC_COEF3_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga07bd53425c1c79feb819c51917768286"> 4847</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF32_SET1_REG_SRC_COEF2_Pos (0UL)               </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e33310f0cab0b1d3c59fc6927cd92fe"> 4848</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF32_SET1_REG_SRC_COEF2_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC2_COEF54_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5d8aa44d95fe62e4e9aba28502884c35"> 4850</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF54_SET1_REG_SRC_COEF5_Pos (16UL)              </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f9bb89c1054336de0216cc37860c3d9"> 4851</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF54_SET1_REG_SRC_COEF5_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61e4a04eb9ec7b88bb72c45adc8bbbec"> 4852</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF54_SET1_REG_SRC_COEF4_Pos (0UL)               </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ef6f4876d16fac5a36a0f391ec32bb8"> 4853</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF54_SET1_REG_SRC_COEF4_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC2_COEF76_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5fa3fb57e78c27b56373e29c9e58fcbf"> 4855</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF76_SET1_REG_SRC_COEF7_Pos (16UL)              </span></div>
<div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf84a915b1bcff81a0776d05d1fecd124"> 4856</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF76_SET1_REG_SRC_COEF7_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabcef400f959a16e42ea0ec3caebe0dfa"> 4857</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF76_SET1_REG_SRC_COEF6_Pos (0UL)               </span></div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga567f6a7b2b3a131c3a671c01577f2220"> 4858</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF76_SET1_REG_SRC_COEF6_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  SRC2_COEF98_SET1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga17c65940048d7934e1386d7124d5492e"> 4860</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF98_SET1_REG_SRC_COEF9_Pos (16UL)              </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45e4e774cf3d979c05d3d369090ea594"> 4861</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF98_SET1_REG_SRC_COEF9_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45b848cb4472ce48f17ecfd7b3ce2e34"> 4862</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF98_SET1_REG_SRC_COEF8_Pos (0UL)               </span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga82d24992f9716e8ab5915000ac550316"> 4863</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_COEF98_SET1_REG_SRC_COEF8_Msk (0xffffUL)          </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC2_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad87e051df06cf04db2d903278edd9358"> 4865</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_PDM_MODE_Pos (28UL)                  </span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98a453153abcaac9fb90a60caf209d83"> 4866</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_PDM_MODE_Msk (0x30000000UL)          </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaafa5fd6ee22fe257f855e91317260e7c"> 4867</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_FLOWCLR_Pos (25UL)               </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab4e41a53b3f5ac662e2a5de5c82b2e16"> 4868</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_FLOWCLR_Msk (0x2000000UL)        </span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1183a0999797362e0ae1539f71fec297"> 4869</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_FLOWCLR_Pos (24UL)                </span></div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8bbf4fc3edf7fccf2129209e06b1308c"> 4870</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_FLOWCLR_Msk (0x1000000UL)         </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga45518e72ad0c183509a1197ec48ff49a"> 4871</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_UNFLOW_Pos (23UL)                </span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70db534d5230e542ff8e6e5014790fbb"> 4872</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_UNFLOW_Msk (0x800000UL)          </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab394767e9fbeba3631da19023c62697b"> 4873</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_OVFLOW_Pos (22UL)                </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2aa25cfbe9651d0561e68f2464411c87"> 4874</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_OVFLOW_Msk (0x400000UL)          </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3924f3e138094c06c4f1e9359f531199"> 4875</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_UNFLOW_Pos (21UL)                 </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad7f60c4424dcf9aa0c08c3d33b5d096a"> 4876</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_UNFLOW_Msk (0x200000UL)           </span></div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b986029a2764d5a60540acaf2235aaf"> 4877</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_OVFLOW_Pos (20UL)                 </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0c6b064a12cad91690a6ccff4529a81"> 4878</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_OVFLOW_Msk (0x100000UL)           </span></div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac9ef57eafe42fb3431d727d99004e186"> 4879</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_RESYNC_Pos (19UL)                    </span></div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37c2a25934dba3dde4ac9b7969e12afb"> 4880</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_RESYNC_Msk (0x80000UL)               </span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0817c86c0dfe314627f2a005b691c1b"> 4881</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_OK_Pos (18UL)                    </span></div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa0174895a7ee31262972424939279365"> 4882</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_OK_Msk (0x40000UL)               </span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad979adbbcc41708a68eb7a6eca7773b5"> 4883</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_US_Pos (16UL)                    </span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad8eb9bc1e049dd719c06826cd06a0a8a"> 4884</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_US_Msk (0x30000UL)               </span></div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08f5802801eb63eb25f7084a72ba746d"> 4885</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_CAL_BYPASS_Pos (14UL)            </span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5e6570fa04dff9956fae1e5e88b3bed2"> 4886</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_CAL_BYPASS_Msk (0x4000UL)        </span></div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf301876264886ff3f90f1235409c3ff5"> 4887</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_AMODE_Pos (13UL)                 </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga20acc2b196444759fe16a184b7b6fb75"> 4888</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_AMODE_Msk (0x2000UL)             </span></div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad305bcd9da662ba8cc9cc0da5b64b751"> 4889</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_PDM_OUT_INV_Pos (12UL)               </span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeeaf2cda9388b1701e12ab1356297610"> 4890</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_PDM_OUT_INV_Msk (0x1000UL)           </span></div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4c7b6e7dc4ebe4e615aa11dc0fe47d97"> 4891</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_FIFO_DIRECTION_Pos (11UL)            </span></div>
<div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c4df1b17188b4e013c6f6e1af2fd824"> 4892</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_FIFO_DIRECTION_Msk (0x800UL)         </span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaac90438d828949be46b19160d62b92fd"> 4893</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_FIFO_ENABLE_Pos (10UL)               </span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad972a24b77e5f4324f82510b9ee57df8"> 4894</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_FIFO_ENABLE_Msk (0x400UL)            </span></div>
<div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab137972b41d85034e23d21c59ed0dde2"> 4895</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_DSD_MODE_Pos (9UL)               </span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga32530a63a717fb973880b50287dc2912"> 4896</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_OUT_DSD_MODE_Msk (0x200UL)           </span></div>
<div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaa46c00155591f83bab4e6e9c2e09054"> 4897</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_DSD_MODE_Pos (8UL)                </span></div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab3623ad779a6cc11b3d20d38904cad8a"> 4898</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_DSD_MODE_Msk (0x100UL)            </span></div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga13fe81d444b6012d7dbdce2478705584"> 4899</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_DITHER_DISABLE_Pos (7UL)             </span></div>
<div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf41f26d29e5023bc1a3108e2444a1c99"> 4900</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_DITHER_DISABLE_Msk (0x80UL)          </span></div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga66d7ba2aae7cf285103d84dec43144e1"> 4901</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_OK_Pos  (6UL)                     </span></div>
<div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga90c0cf06cdbb7047ecdeaf86a93480b9"> 4902</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_OK_Msk  (0x40UL)                  </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9ad722888b8bf1ff427756433eb1d679"> 4903</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_DS_Pos  (4UL)                     </span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace350d8263ce9da32f0f51355366e46b"> 4904</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_DS_Msk  (0x30UL)                  </span></div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e3f7feb87cb9011394ecd1180dd64fe"> 4905</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_PDM_IN_INV_Pos (3UL)                 </span></div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeca05565262c069100e264ee1478b089"> 4906</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_PDM_IN_INV_Msk (0x8UL)               </span></div>
<div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad70044a5ac65fe370c1610a32e77c0b4"> 4907</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_CAL_BYPASS_Pos (2UL)              </span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3a41a0df591be6fb6179026b87efa463"> 4908</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_CAL_BYPASS_Msk (0x4UL)            </span></div>
<div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga697adef67cb68a9d526e2cbe724a56db"> 4909</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_AMODE_Pos (1UL)                   </span></div>
<div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga75ba916ec0475aaed7ab939f5aa6f543"> 4910</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_IN_AMODE_Msk (0x2UL)                 </span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga96181e72b90e396a2e316f4e4c248519"> 4911</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_EN_Pos     (0UL)                     </span></div>
<div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga412905948b7ffd6ca38cda475fa92805"> 4912</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_CTRL_REG_SRC_EN_Msk     (0x1UL)                   </span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC2_IN1_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac696d3357a528a422389a565662cf6c8"> 4914</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_IN1_REG_SRC_IN_Pos      (0UL)                     </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52147a97ba241a6028f1708951305a9f"> 4915</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_IN1_REG_SRC_IN_Msk      (0xffffffffUL)            </span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC2_IN2_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6f266ed1fc67bb29b4378e9e559bcf9a"> 4917</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_IN2_REG_SRC_IN_Pos      (0UL)                     </span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf9c039d2c5f4ad8d403dd2a05d00d30e"> 4918</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_IN2_REG_SRC_IN_Msk      (0xffffffffUL)            </span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SRC2_IN_FS_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaccc668558348f39617407aa95738072a"> 4920</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_IN_FS_REG_SRC_IN_FS_Pos (0UL)                     </span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf43c4fe4cdaed5c71c4d0b2bcb8b1e25"> 4921</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_IN_FS_REG_SRC_IN_FS_Msk (0xffffffUL)              </span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC2_MUX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5147b2141b99656d3cec6a1f9cbaf9b5"> 4923</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_MUX_REG_PDM1_MUX_IN_Pos (6UL)                     </span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a4f3a6ee451c360127710f63df4ec34"> 4924</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_MUX_REG_PDM1_MUX_IN_Msk (0x40UL)                  </span></div>
<div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa5ee902c981aa9a44ce1c20ea3045dbd"> 4925</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_MUX_REG_PDM_MUX_OUT_Pos (3UL)                     </span></div>
<div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf1b5bdf506828421347a147c2b6bff30"> 4926</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_MUX_REG_PDM_MUX_OUT_Msk (0x38UL)                  </span></div>
<div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaefd0bf0a98eedd9af503a25eaf591b3a"> 4927</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_MUX_REG_SRC2_MUX_IN_Pos (0UL)                     </span></div>
<div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae7d23f68441d260cbc2cdd154c98c526"> 4928</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_MUX_REG_SRC2_MUX_IN_Msk (0x7UL)                   </span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC2_OUT1_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a8215ac572bff1db1cf2d47e33a08ad"> 4930</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_OUT1_REG_SRC_OUT_Pos    (0UL)                     </span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadfc5ab9bf18af4f0761871df0d7b2660"> 4931</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_OUT1_REG_SRC_OUT_Msk    (0xffffffffUL)            </span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  SRC2_OUT2_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga087e4f1dec85eeb3ca7c7bb228a3c281"> 4933</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_OUT2_REG_SRC_OUT_Pos    (0UL)                     </span></div>
<div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1ff2c7261b46067158e2c5c3d876e1a"> 4934</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_OUT2_REG_SRC_OUT_Msk    (0xffffffffUL)            </span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  SRC2_OUT_FS_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf8c7917bc9591997e502d6e432b6f781"> 4936</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_OUT_FS_REG_SRC_OUT_FS_Pos (0UL)                   </span></div>
<div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad74938cc4817d58ef32a68b7b684e84f"> 4937</a></span>&#160;<span class="preprocessor">#define SRC2_SRC2_OUT_FS_REG_SRC_OUT_FS_Msk (0xffffffUL)            </span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="comment">/* ================                                         SYS_WDOG                                          ================ */</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160; </div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="comment">/* ===================================================  WATCHDOG_CTRL_REG  =================================================== */</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8655dd3ef2011bd39cadc608d7d59b17"> 4945</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_CTRL_REG_WRITE_BUSY_Pos (3UL)             </span></div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ce98f4bc2c3645bf7cce19ed7357e85"> 4946</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_CTRL_REG_WRITE_BUSY_Msk (0x8UL)           </span></div>
<div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa9295ad2ee1f963e0b181f5730e4c888"> 4947</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_CTRL_REG_WDOG_FREEZE_EN_Pos (2UL)         </span></div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa816b0ad2accd024ac374136fc1574cc"> 4948</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_CTRL_REG_WDOG_FREEZE_EN_Msk (0x4UL)       </span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac15405cef89085133327c3a056212a33"> 4949</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_CTRL_REG_NMI_RST_Pos (0UL)                </span></div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga93590782ea81ed58999054ee3e4cedd5"> 4950</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_CTRL_REG_NMI_RST_Msk (0x1UL)              </span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  WATCHDOG_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2401f4115905f4f7087cb840c19cce40"> 4952</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_REG_WDOG_WEN_Pos (14UL)                   </span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae2ad3e73d2d4c4f2443cdfa17afb1d18"> 4953</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_REG_WDOG_WEN_Msk (0xffffc000UL)           </span></div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaa324cd428ab9e909ccf628a1364a418"> 4954</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_REG_WDOG_VAL_NEG_Pos (13UL)               </span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4ab95a2a3b675189f4400b802a3f3f35"> 4955</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_REG_WDOG_VAL_NEG_Msk (0x2000UL)           </span></div>
<div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga73435e139424279024602cb4305f3b3f"> 4956</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Pos (0UL)                    </span></div>
<div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga078e110aacaa25bdcb66945635f8e42a"> 4957</a></span>&#160;<span class="preprocessor">#define SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Msk (0x1fffUL)               </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="comment">/* ================                                           SYSB                                            ================ */</span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160; </div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="comment">/* ======================================================  BRIDGE_REG  ======================================================= */</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaee14c7a30b796c4adf6266f38eb63a4c"> 4965</a></span>&#160;<span class="preprocessor">#define SYSB_BRIDGE_REG_SYNC_BYPASS_Pos   (1UL)                     </span></div>
<div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8516be0864cde28fbea781331696d311"> 4966</a></span>&#160;<span class="preprocessor">#define SYSB_BRIDGE_REG_SYNC_BYPASS_Msk   (0x2UL)                   </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabffb81677dbbe1cbe6b6339ade67ff98"> 4967</a></span>&#160;<span class="preprocessor">#define SYSB_BRIDGE_REG_BRIDGE_BYPASS_Pos (0UL)                     </span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f12a3f58d1ecb4b5d910ddc82b9d41e"> 4968</a></span>&#160;<span class="preprocessor">#define SYSB_BRIDGE_REG_BRIDGE_BYPASS_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  FLASH_ARB_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec00423eaae15f5f5e82545a6736ec2b"> 4970</a></span>&#160;<span class="preprocessor">#define SYSB_FLASH_ARB_REG_ENABLE_SEQ_Pos (0UL)                     </span></div>
<div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga63e049b0b3e1f93db2565d59c8e121d8"> 4971</a></span>&#160;<span class="preprocessor">#define SYSB_FLASH_ARB_REG_ENABLE_SEQ_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  QSPI_ARB_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga01f157373b9b0511ce860d8c46830b1f"> 4973</a></span>&#160;<span class="preprocessor">#define SYSB_QSPI_ARB_REG_AHB_DMA_PRIO_Pos (6UL)                    </span></div>
<div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe98303c322c0b46217f4bc29f6408de"> 4974</a></span>&#160;<span class="preprocessor">#define SYSB_QSPI_ARB_REG_AHB_DMA_PRIO_Msk (0xc0UL)                 </span></div>
<div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga799df72ab6fd49859b16848e7028f783"> 4975</a></span>&#160;<span class="preprocessor">#define SYSB_QSPI_ARB_REG_AHB_CPUC_PRIO_Pos (4UL)                   </span></div>
<div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8163dc3487ee966ac6dee570df40a0c6"> 4976</a></span>&#160;<span class="preprocessor">#define SYSB_QSPI_ARB_REG_AHB_CPUC_PRIO_Msk (0x30UL)                </span></div>
<div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf53e7600390c063e5080d4213cd9c8cf"> 4977</a></span>&#160;<span class="preprocessor">#define SYSB_QSPI_ARB_REG_AHB_CPUS_PRIO_Pos (2UL)                   </span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga323356dc9a5a278bc65598fd26745697"> 4978</a></span>&#160;<span class="preprocessor">#define SYSB_QSPI_ARB_REG_AHB_CPUS_PRIO_Msk (0xcUL)                 </span></div>
<div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac6bae35447bae3e0a501cf20e7c83b73"> 4979</a></span>&#160;<span class="preprocessor">#define SYSB_QSPI_ARB_REG_AHB_CMAC_PRIO_Pos (0UL)                   </span></div>
<div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40c5aba90b67d1ce8e05276aadbcaa77"> 4980</a></span>&#160;<span class="preprocessor">#define SYSB_QSPI_ARB_REG_AHB_CMAC_PRIO_Msk (0x3UL)                 </span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="comment">/* ================                                           TIMER                                           ================ */</span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160; </div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="comment">/* ================================================  TIMER_CAPTURE_GPIO1_REG  ================================================ */</span></div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e938fff0eb54ec879d7cdd4b4e4f3c3"> 4988</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos (0UL)   </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8c57311c4755c1f6f90865d3ef911eda"> 4989</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  TIMER_CAPTURE_GPIO2_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaddb4f7178a694a74bddf799c8809fdf4"> 4991</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos (0UL)   </span></div>
<div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacfdba061f20033fa47d53f7c703f8097"> 4992</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  TIMER_CAPTURE_GPIO3_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga546b8a7117573c6690af59ea8c220a66"> 4994</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CAPTURE_GPIO3_REG_TIM_CAPTURE_GPIO3_Pos (0UL)   </span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6dd11bbffc52521ec87b08927783eda9"> 4995</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CAPTURE_GPIO3_REG_TIM_CAPTURE_GPIO3_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  TIMER_CAPTURE_GPIO4_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2cf621a97e545377904c8e582b0e79f8"> 4997</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CAPTURE_GPIO4_REG_TIM_CAPTURE_GPIO4_Pos (0UL)   </span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5e29935387b17cb39a4dfaabcf51c38b"> 4998</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CAPTURE_GPIO4_REG_TIM_CAPTURE_GPIO4_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==============================================  TIMER_CLEAR_GPIO_EVENT_REG  =============================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8e61d8ad4e7277c4e716017463109775"> 5000</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO4_EVENT_Pos (3UL) </span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08c4130f489f21fa6f4d98c8c1af50c6"> 5001</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO4_EVENT_Msk (0x8UL) </span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga901798c8cc1112158241fbbcc61c4230"> 5002</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO3_EVENT_Pos (2UL) </span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4705c386320578bbfc4cb1d7dd24010b"> 5003</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO3_EVENT_Msk (0x4UL) </span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c1fcbd3bc0589d6d8605222eafe2918"> 5004</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO2_EVENT_Pos (1UL) </span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9ad990e32a35fac5bd6bd8e8493e1c56"> 5005</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO2_EVENT_Msk (0x2UL) </span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabfaf91dc51ee9a352eb13bc80453c50b"> 5006</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO1_EVENT_Pos (0UL) </span></div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga950989adac076df48011d6bdb2610a07"> 5007</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO1_EVENT_Msk (0x1UL) </span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER_CLEAR_IRQ_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacca58fa2c83e1017b6a0a3230601b2df"> 5009</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos (0UL)           </span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga14acd3d4964b3c7e792990f1ba8b0374"> 5010</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk (0x1UL)         </span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  TIMER_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga280f84524020bcb53f14a3aa1252846d"> 5012</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO4_IRQ_EN_Pos (14UL)        </span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac19653b5d7ba860c78ab4962b7e1e63d"> 5013</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO4_IRQ_EN_Msk (0x4000UL)    </span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga774a36b97b0365d502e1c2d55eb30a24"> 5014</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO3_IRQ_EN_Pos (13UL)        </span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5f4096d68e59ce6fc53ea3d037448c6e"> 5015</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO3_IRQ_EN_Msk (0x2000UL)    </span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec518e2b3f28b221041880c2439e7961"> 5016</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO2_IRQ_EN_Pos (12UL)        </span></div>
<div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c91614ce81523bae80ad593d4a2b60d"> 5017</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO2_IRQ_EN_Msk (0x1000UL)    </span></div>
<div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f7425b37449da60e484569ccb0afdce"> 5018</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO1_IRQ_EN_Pos (11UL)        </span></div>
<div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1a80bda5e4064a79ff24c03f4a9d981e"> 5019</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO1_IRQ_EN_Msk (0x800UL)     </span></div>
<div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadfc99fb7bacee93b637cba557d6d4797"> 5020</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IN4_EVENT_FALL_EN_Pos (10UL)       </span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga045205df58f337301d376f33df4f20cb"> 5021</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IN4_EVENT_FALL_EN_Msk (0x400UL)    </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7ab4ca932b6ddb131d410d42b923c035"> 5022</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IN3_EVENT_FALL_EN_Pos (9UL)        </span></div>
<div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabb6fe97b5090cba92a0db4114afdd2d0"> 5023</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IN3_EVENT_FALL_EN_Msk (0x200UL)    </span></div>
<div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga08cb7cd36213b9feeff703834676d979"> 5024</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CLK_EN_Pos (8UL)                   </span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9ec44fdcac0fa74b5a84602e8001e983"> 5025</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_CLK_EN_Msk (0x100UL)               </span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga244ba16c7fc8eb1b8fb2d1249fb32b50"> 5026</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_SYS_CLK_EN_Pos (7UL)               </span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40368b8e174e26d16fb2db1740915800"> 5027</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_SYS_CLK_EN_Msk (0x80UL)            </span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4053c82ce7658f9e520ec0a658b13df"> 5028</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos (6UL)         </span></div>
<div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa60aab07f1fef2f6a567bbfc50d2baf9"> 5029</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk (0x40UL)      </span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec4e9f2ede42a80ab1d8d361e8b4ee04"> 5030</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IRQ_EN_Pos (5UL)                   </span></div>
<div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50714a32d7581a6ec55cf10ec46234c5"> 5031</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IRQ_EN_Msk (0x20UL)                </span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8096ef57b019a174bd7b154f1ef4d34e"> 5032</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos (4UL)        </span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f0da63a7a4f8a54c6d9116ceb2809eb"> 5033</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk (0x10UL)     </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9fbaf7c74913de8e863265d84f664c1d"> 5034</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos (3UL)        </span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad169657e5686f9e238d17460cdbf73f8"> 5035</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk (0x8UL)      </span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga560e27909ac199acec66d7de1c8d2d2f"> 5036</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_COUNT_DOWN_EN_Pos (2UL)            </span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3a2072653ce9dfdfbf6f63894fc21c76"> 5037</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_COUNT_DOWN_EN_Msk (0x4UL)          </span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaed021921c066c1a1847ec53b18b61e3e"> 5038</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_ONESHOT_MODE_EN_Pos (1UL)          </span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga751c71b74bbe854e3bcbf000354ac06a"> 5039</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_ONESHOT_MODE_EN_Msk (0x2UL)        </span></div>
<div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c17a26b39bb9576f408b1d0b6c49607"> 5040</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_EN_Pos   (0UL)                     </span></div>
<div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4e1c4734f62da8744cff54acecba449a"> 5041</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_CTRL_REG_TIM_EN_Msk   (0x1UL)                   </span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER_GPIO1_CONF_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf8aef2b632f99e0e74040292b41b6e6"> 5043</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos (0UL)         </span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga16282d0d56c2a7078c1bcb00eb01d2cf"> 5044</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk (0x3fUL)      </span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER_GPIO2_CONF_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa762915df330870e60e67972c22c20b3"> 5046</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos (0UL)         </span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa0a77bbbed8d163cd2a4e96f637225ca"> 5047</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk (0x3fUL)      </span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER_GPIO3_CONF_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a199743bfd76e938f1bfbcc82752e21"> 5049</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_GPIO3_CONF_REG_TIM_GPIO3_CONF_Pos (0UL)         </span></div>
<div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga181f5464b498f9dbe86b2fac80451436"> 5050</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_GPIO3_CONF_REG_TIM_GPIO3_CONF_Msk (0x3fUL)      </span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER_GPIO4_CONF_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabbff749d40daea70da3ad8a54473e9f7"> 5052</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_GPIO4_CONF_REG_TIM_GPIO4_CONF_Pos (0UL)         </span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga694fdffba20a20426a69f2fb461cf1b8"> 5053</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_GPIO4_CONF_REG_TIM_GPIO4_CONF_Msk (0x3fUL)      </span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor"></span><span class="comment">/* ================================================  TIMER_PRESCALER_VAL_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga054656bb3c2d5e7bf4ec60846608c329"> 5055</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos (0UL)   </span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae1fb4c13e43be3300fde5d76e7c5a580"> 5056</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk (0x1fUL) </span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER_PWM_CTRL_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2bc86ee532c40d8d5364828ea99acc25"> 5058</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_DC_Pos (16UL)              </span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1307aed9bb8d2ffb54449418a7e557dc"> 5059</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_DC_Msk (0xffff0000UL)      </span></div>
<div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b2e2d25b62b9b040fba41d6ec037e40"> 5060</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_FREQ_Pos (0UL)             </span></div>
<div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga39c44b50eaa471d9c7d265a781a86ca1"> 5061</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_FREQ_Msk (0xffffUL)        </span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER_SETTINGS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab42951c1083fe877c17caf0a0e2cd74a"> 5063</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_SETTINGS_REG_TIM_PRESCALER_Pos (24UL)           </span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac2d3b6230ac9c76e8012fbeb67c87643"> 5064</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_SETTINGS_REG_TIM_PRESCALER_Msk (0x1f000000UL)   </span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga54c0abff29f71e16d6ed887dfae9d9ea"> 5065</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_SETTINGS_REG_TIM_RELOAD_Pos (0UL)               </span></div>
<div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadc909de4d56a13b3b21ca6749c08eeb7"> 5066</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_SETTINGS_REG_TIM_RELOAD_Msk (0xffffffUL)        </span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER_SHOTWIDTH_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6c3dfabd212b06d38254b18f97cc7258"> 5068</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_SHOTWIDTH_REG_TIM_SHOTWIDTH_Pos (0UL)           </span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf59a10213077e444f052ecc0954bf94d"> 5069</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_SHOTWIDTH_REG_TIM_SHOTWIDTH_Msk (0xffffffUL)    </span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  TIMER_STATUS_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a6589aac86806f7246d97fc767f94be"> 5071</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IN4_STATE_Pos (13UL)             </span></div>
<div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab47a4638d3fd426cbed0f0d170e58b65"> 5072</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IN4_STATE_Msk (0x2000UL)         </span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga10bed3ea6be87a759815ef8265dc3ab1"> 5073</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IN3_STATE_Pos (12UL)             </span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9a9439d604ef71b553ce5f0d691a94cf"> 5074</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IN3_STATE_Msk (0x1000UL)         </span></div>
<div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f6e38668fa11209b8480bbc6872509c"> 5075</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos (11UL)  </span></div>
<div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2eedc42ec38c23bbd5e1f009de496258"> 5076</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk (0x800UL) </span></div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a4d26a5d996db79bfb3fcfd738c7eef"> 5077</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_PWM_BUSY_Pos (10UL)              </span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga22faf22491c1f5a05107f111f2c795f3"> 5078</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_PWM_BUSY_Msk (0x400UL)           </span></div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga07ae948d9f4bacbd7284b4cf6f13454c"> 5079</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_TIMER_BUSY_Pos (9UL)             </span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa17a58534f4b9b752b8a7e7b5ca7e4bf"> 5080</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_TIMER_BUSY_Msk (0x200UL)         </span></div>
<div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad40f7a5faaed498db88b08ede5798078"> 5081</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IRQ_STATUS_Pos (8UL)             </span></div>
<div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c5af78625736271ddeac1f0a65ca189"> 5082</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IRQ_STATUS_Msk (0x100UL)         </span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf776e156b3887d9c2550cdfd110ee136"> 5083</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_GPIO4_EVENT_PENDING_Pos (7UL)    </span></div>
<div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9d723adf282dfe617f61a22e7bf994cd"> 5084</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_GPIO4_EVENT_PENDING_Msk (0x80UL) </span></div>
<div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8d165b94a4b521c17a5bfffae922201d"> 5085</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_GPIO3_EVENT_PENDING_Pos (6UL)    </span></div>
<div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6c088c89dfdc6b39a7737cc1e19077d7"> 5086</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_GPIO3_EVENT_PENDING_Msk (0x40UL) </span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1d05183e794561ad63ca005f6fcaeae"> 5087</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_GPIO2_EVENT_PENDING_Pos (5UL)    </span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2dbf09aecb218c9cb07d9346b539dc49"> 5088</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_GPIO2_EVENT_PENDING_Msk (0x20UL) </span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga30a6e9cf1946027ebe9c770472d49dc4"> 5089</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_GPIO1_EVENT_PENDING_Pos (4UL)    </span></div>
<div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9ee0e208ea2e4efe7bd12d7242a600e6"> 5090</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_GPIO1_EVENT_PENDING_Msk (0x10UL) </span></div>
<div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac948b6557101e533e61fbde6525b2cf4"> 5091</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_ONESHOT_PHASE_Pos (2UL)          </span></div>
<div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf8c5249e8bbd6b4edae5e8d1762228d"> 5092</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_ONESHOT_PHASE_Msk (0xcUL)        </span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37ff5f1739cf79f60fa20188ece37a15"> 5093</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IN2_STATE_Pos (1UL)              </span></div>
<div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga53e8203de05938ca164cad44adf36b34"> 5094</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IN2_STATE_Msk (0x2UL)            </span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4f76a4bb2ff82386530c061a6573d09"> 5095</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IN1_STATE_Pos (0UL)              </span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeb26b3f8aef14a8cbe98eb49528e6493"> 5096</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_STATUS_REG_TIM_IN1_STATE_Msk (0x1UL)            </span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER_TIMER_VAL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3769874a0c6339c67900427c5c404692"> 5098</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos (0UL)         </span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga642916eed2794a148dd498e62508614c"> 5099</a></span>&#160;<span class="preprocessor">#define TIMER_TIMER_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk (0xffffffUL)  </span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="comment">/* ================                                          TIMER2                                           ================ */</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160; </div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment">/* ===============================================  TIMER2_CAPTURE_GPIO1_REG  ================================================ */</span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad58598832fb8149e8abdfdc1cbb66d4e"> 5107</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos (0UL) </span></div>
<div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga647854e8f1a9faed1d5eab1a0ec2b638"> 5108</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  TIMER2_CAPTURE_GPIO2_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f8d780319ad8bd7ddfc17de19912988"> 5110</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos (0UL) </span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4b70edb6dd146d45d368de16722b6324"> 5111</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER2_CLEAR_IRQ_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga93c54aa6bfede8965747c9cacf4f62bf"> 5113</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos (0UL)         </span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga756570ff87e6e04cd1b82075f88d1cec"> 5114</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk (0x1UL)       </span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  TIMER2_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab7408c7853cfc93966aa63fae240b09a"> 5116</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_CLK_EN_Pos (8UL)                 </span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga37c8cf786d2b150eacd3df53a4e2494d"> 5117</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_CLK_EN_Msk (0x100UL)             </span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0f765887a82b865d4f4ad9f39e2c981e"> 5118</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_SYS_CLK_EN_Pos (7UL)             </span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98f0a0a20af9ef933cdea87c409532de"> 5119</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_SYS_CLK_EN_Msk (0x80UL)          </span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafc8f0b030f4789791614648bbbb1651e"> 5120</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos (6UL)       </span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf17cabed3ae3c960138669d4b106c20d"> 5121</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk (0x40UL)    </span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5a33c60ff13df02ab42b1f9a66524e1a"> 5122</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_IRQ_EN_Pos (5UL)                 </span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac3905019971b65f51e269921d70ffbb5"> 5123</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_IRQ_EN_Msk (0x20UL)              </span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5abb77ac16f05f86b31d1e93076431d"> 5124</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos (4UL)      </span></div>
<div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab670e8bb15d7562319d4a031e9e376bc"> 5125</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk (0x10UL)   </span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5290cf42499c5e3fde41b52bb47f9336"> 5126</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos (3UL)      </span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58ad3c88530cb15d111891ef91ea8a43"> 5127</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk (0x8UL)    </span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8bd7dd098f46332f18cd5c2cc788f2f1"> 5128</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_COUNT_DOWN_EN_Pos (2UL)          </span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga524317090196580772f070eed7edbfbf"> 5129</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_COUNT_DOWN_EN_Msk (0x4UL)        </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa3c7ee890715a38dace6f471138fc2a7"> 5130</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_ONESHOT_MODE_EN_Pos (1UL)        </span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga57bb304a686e080d6e48a833e2bb3a16"> 5131</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_ONESHOT_MODE_EN_Msk (0x2UL)      </span></div>
<div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d06f1cbb72ef6028f897335ea570d48"> 5132</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_EN_Pos (0UL)                     </span></div>
<div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga11211d158e1b3fb75e9880fe89aaaf31"> 5133</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_CTRL_REG_TIM_EN_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER2_GPIO1_CONF_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad228fa228d7a00f36048725870092afe"> 5135</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos (0UL)       </span></div>
<div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga014af296f30dbeed2422c0f10fe3fc29"> 5136</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk (0x3fUL)    </span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER2_GPIO2_CONF_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga084df176c0fe4966937fcc8949e25acc"> 5138</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos (0UL)       </span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga805b6d0011bdad158f4cb5ff4c19cbf9"> 5139</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk (0x3fUL)    </span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  TIMER2_PRESCALER_VAL_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga263748e6a48160693c290b5128e6852b"> 5141</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos (0UL) </span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga15334dbf8a68227f24c03e96219011e5"> 5142</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk (0x1fUL) </span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER2_PWM_CTRL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67209f960bb383354b22dc1327a048bf"> 5144</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_DC_Pos (16UL)            </span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5048eb018b526c58e5b33d2aa1f20bb"> 5145</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_DC_Msk (0xffff0000UL)    </span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga52457bbdafef113597f59de7de98c7e1"> 5146</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_FREQ_Pos (0UL)           </span></div>
<div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga10ce9b7716c92f7dcebfca2813ca1429"> 5147</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_FREQ_Msk (0xffffUL)      </span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER2_SETTINGS_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a457b070bfa3c555c32e90678a7fc74"> 5149</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_SETTINGS_REG_TIM_PRESCALER_Pos (24UL)         </span></div>
<div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf498308292301ba04f076c169d0680bc"> 5150</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_SETTINGS_REG_TIM_PRESCALER_Msk (0x1f000000UL) </span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga642ec0ebd309c158189e23c66104b39f"> 5151</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_SETTINGS_REG_TIM_RELOAD_Pos (0UL)             </span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa903a0431821eb57b2c329e3aff97e5c"> 5152</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_SETTINGS_REG_TIM_RELOAD_Msk (0xffffffUL)      </span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER2_SHOTWIDTH_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga428c2cadc2a5230de94523c215d0abfc"> 5154</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_SHOTWIDTH_REG_TIM_SHOTWIDTH_Pos (0UL)         </span></div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga62b7c7463c46aedbd5abee2341a247a1"> 5155</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_SHOTWIDTH_REG_TIM_SHOTWIDTH_Msk (0xffffffUL)  </span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  TIMER2_STATUS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga21d11bf33c456e8e6a901cadd9a8c5a1"> 5157</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos (11UL) </span></div>
<div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga366174f7738146ab676c2c36bdf156a5"> 5158</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk (0x800UL) </span></div>
<div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8799d7fc5c9d2524f6234a02e378e989"> 5159</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_PWM_BUSY_Pos (10UL)            </span></div>
<div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c3d786071feebbc7fdb2f02df235ab2"> 5160</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_PWM_BUSY_Msk (0x400UL)         </span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga60cd58de50d18f169c3d859b689512e6"> 5161</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_TIMER_BUSY_Pos (9UL)           </span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac02c886f3bd4178b5b9f34daad1f931d"> 5162</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_TIMER_BUSY_Msk (0x200UL)       </span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0ae54cef8dcc3f9077e071adee6a665d"> 5163</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_IRQ_STATUS_Pos (8UL)           </span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4294d2564dc670d32807a17c91a9ac2d"> 5164</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_IRQ_STATUS_Msk (0x100UL)       </span></div>
<div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab7075cf83cf80446c1558abd1eb2e811"> 5165</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_ONESHOT_PHASE_Pos (2UL)        </span></div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga49d5c2021be281153a3c0a7577408159"> 5166</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_ONESHOT_PHASE_Msk (0xcUL)      </span></div>
<div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf7cad77a38eff86d7eb8023900474863"> 5167</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_IN2_STATE_Pos (1UL)            </span></div>
<div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae0a4bf442955243817ed31dfebc5e8ab"> 5168</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_IN2_STATE_Msk (0x2UL)          </span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae79f56c2f8c347b931aed3732ffe0025"> 5169</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_IN1_STATE_Pos (0UL)            </span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67669d5510235ee9d6e11b78ec55f1e4"> 5170</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_STATUS_REG_TIM_IN1_STATE_Msk (0x1UL)          </span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER2_TIMER_VAL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad1cff50cef36bc45f9201146ebcd7510"> 5172</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos (0UL)       </span></div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga97ef597eb2332b31f3ef0201b907713d"> 5173</a></span>&#160;<span class="preprocessor">#define TIMER2_TIMER2_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment">/* ================                                          TIMER3                                           ================ */</span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160; </div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="comment">/* ===============================================  TIMER3_CAPTURE_GPIO1_REG  ================================================ */</span></div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4933a79441a5c4a1b1e35f494bc2b27e"> 5181</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos (0UL) </span></div>
<div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4eb2032ba650c335582af4d3ee03634"> 5182</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  TIMER3_CAPTURE_GPIO2_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaee4bf4f1f33ab56f1d4d40de26230f0d"> 5184</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos (0UL) </span></div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad148e0569f6bc2ecde78da62df31bda9"> 5185</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER3_CLEAR_IRQ_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5d244ded78b6eaf32308b572a219ffe6"> 5187</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos (0UL)         </span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19b0f2e50c7eb928bfd3fcc6b445c2f5"> 5188</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk (0x1UL)       </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  TIMER3_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad5581269713dd11c6c11017ed105e9e3"> 5190</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_CLK_EN_Pos (8UL)                 </span></div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga81f518e68aaed9229945226fa190da61"> 5191</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_CLK_EN_Msk (0x100UL)             </span></div>
<div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6b17dc72d648b0220b5f05bc77b05d3"> 5192</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_SYS_CLK_EN_Pos (7UL)             </span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8339bd27009d6053d4d913e924eefe43"> 5193</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_SYS_CLK_EN_Msk (0x80UL)          </span></div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67e62bde889fff8e83bc49ecee53dea5"> 5194</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos (6UL)       </span></div>
<div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3a7409f2697f60e420ee49a058565240"> 5195</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk (0x40UL)    </span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga43cfbecb7531d6d14cb6cd30705abe0d"> 5196</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_IRQ_EN_Pos (5UL)                 </span></div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga19051470152870a5ad7b3e2e6cc2f3c3"> 5197</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_IRQ_EN_Msk (0x20UL)              </span></div>
<div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa37684d72e6e42f6af2bd7a05c618b4b"> 5198</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos (4UL)      </span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga77b67e10e5a76b76f9e7429ebe540ee8"> 5199</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk (0x10UL)   </span></div>
<div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga47d77f4af0b44119f025e1cd2e823a02"> 5200</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos (3UL)      </span></div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74ff6cb0429903d3de5908729ac69c68"> 5201</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk (0x8UL)    </span></div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac90b906d10faab1cf0d30bd648f44359"> 5202</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_COUNT_DOWN_EN_Pos (2UL)          </span></div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac2a6eda688450bedd695f50e5477365e"> 5203</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_COUNT_DOWN_EN_Msk (0x4UL)        </span></div>
<div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac3f532eee7811cf79c5dcc9be6b6ad67"> 5204</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_EN_Pos (0UL)                     </span></div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc7aac16dc016d4ad66167fc74894421"> 5205</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_CTRL_REG_TIM_EN_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER3_GPIO1_CONF_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadd8c8e1fb75b862fe24eee4ef51ac87f"> 5207</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos (0UL)       </span></div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7233b0f2f1431bfe0a35f45b613519b0"> 5208</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk (0x3fUL)    </span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER3_GPIO2_CONF_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab792f0629b793b5b372609abe889be64"> 5210</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos (0UL)       </span></div>
<div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7846a3d38169f3ec3bb2b212dc603480"> 5211</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk (0x3fUL)    </span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  TIMER3_PRESCALER_VAL_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga15b6519cce713b6aab077ce7effae8b8"> 5213</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos (0UL) </span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae42ce3d2ff11df95e2fcb9f7ca23ff0a"> 5214</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk (0x1fUL) </span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER3_PWM_CTRL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab15336d7859e0f064831939e3067f004"> 5216</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_DC_Pos (16UL)            </span></div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga63ed8964ec413fc2ccc00b763ff436f1"> 5217</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_DC_Msk (0xffff0000UL)    </span></div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ce3bf2ef75bf998c00e8257eb3deead"> 5218</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_FREQ_Pos (0UL)           </span></div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74bf68410f29bf6526d058674c03ad44"> 5219</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_FREQ_Msk (0xffffUL)      </span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER3_SETTINGS_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa040ef1db53fdb3544ada5154d42822e"> 5221</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_SETTINGS_REG_TIM_PRESCALER_Pos (24UL)         </span></div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf42c232b5a1ef47c04063911cb0232cb"> 5222</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_SETTINGS_REG_TIM_PRESCALER_Msk (0x1f000000UL) </span></div>
<div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga891d4e0e7c099be728585752d03a2eb9"> 5223</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_SETTINGS_REG_TIM_RELOAD_Pos (0UL)             </span></div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50f0e79be6641b3d99bd45b5b4721b78"> 5224</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_SETTINGS_REG_TIM_RELOAD_Msk (0xffffffUL)      </span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  TIMER3_STATUS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf9846f2d1e8a8686e3113a4871276bb4"> 5226</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos (11UL) </span></div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa0d8226e23027e4d59a9495a3538470a"> 5227</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk (0x800UL) </span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3122ed38462f7391adbded551f4db045"> 5228</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_PWM_BUSY_Pos (10UL)            </span></div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0accef13fcdcbf7435cc45fb974b2221"> 5229</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_PWM_BUSY_Msk (0x400UL)         </span></div>
<div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3536821dec8cf04a808fcb3a07956e3d"> 5230</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_TIMER_BUSY_Pos (9UL)           </span></div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7da321a3a72ef3e710eff8f0fad11ff5"> 5231</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_TIMER_BUSY_Msk (0x200UL)       </span></div>
<div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70e752a5fbcff9fcbf132f279bceec30"> 5232</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_IRQ_STATUS_Pos (8UL)           </span></div>
<div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c895cb9ebb206b6aa8f19728f7e33a6"> 5233</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_IRQ_STATUS_Msk (0x100UL)       </span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad44030d4772b2e3d56bb83cd0873d74c"> 5234</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_ONESHOT_PHASE_Pos (2UL)        </span></div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad3d1949907328578c9d751f9b828053b"> 5235</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_ONESHOT_PHASE_Msk (0xcUL)      </span></div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaced9eb9193cde8afeac9abcc852f8671"> 5236</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_IN2_STATE_Pos (1UL)            </span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga243c1125166921729e86bd99e931afb9"> 5237</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_IN2_STATE_Msk (0x2UL)          </span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa9a7a4317f65e48c5279fbb5e0c75822"> 5238</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_IN1_STATE_Pos (0UL)            </span></div>
<div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga57f491da79d9630d4b2190f9330eb17a"> 5239</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_STATUS_REG_TIM_IN1_STATE_Msk (0x1UL)          </span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER3_TIMER_VAL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga49769f98a580950fcc6c56059bfafd97"> 5241</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos (0UL)       </span></div>
<div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab391e2283c20044f542d291312b11898"> 5242</a></span>&#160;<span class="preprocessor">#define TIMER3_TIMER3_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="comment">/* ================                                          TIMER4                                           ================ */</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160; </div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="comment">/* ===============================================  TIMER4_CAPTURE_GPIO1_REG  ================================================ */</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2f0f8ed080965b99e8b84e89edf8646a"> 5250</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos (0UL) </span></div>
<div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35f8db3559179daab1260de08cf7032b"> 5251</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  TIMER4_CAPTURE_GPIO2_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50426f12ff53f73d266d8de1ec7b37ce"> 5253</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos (0UL) </span></div>
<div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf5d6d31808af9276b98753bc3cde39ca"> 5254</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER4_CLEAR_IRQ_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b6fc1f0e3d8b2e78c3d129c5f500d26"> 5256</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos (0UL)         </span></div>
<div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga332f1ea5c91f01aec65fa862e812a287"> 5257</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk (0x1UL)       </span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  TIMER4_CTRL_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4fc23d524062008ffef9399c7e1656a3"> 5259</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_CLK_EN_Pos (8UL)                 </span></div>
<div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e45dc69108daaf6b8eb9324ed1c2b83"> 5260</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_CLK_EN_Msk (0x100UL)             </span></div>
<div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac1dbbcf5013dc70d0c1d5831322ce48b"> 5261</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_SYS_CLK_EN_Pos (7UL)             </span></div>
<div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e88669832edd6ab8d886e045cb5b91d"> 5262</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_SYS_CLK_EN_Msk (0x80UL)          </span></div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabaa27fed189bba6477886a3ca95bef17"> 5263</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos (6UL)       </span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9edab06dacabfaa8e927481fcf4d2995"> 5264</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk (0x40UL)    </span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31dcdfff83eae81bdf96a3ddde3d0b0e"> 5265</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_IRQ_EN_Pos (5UL)                 </span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga77b38bc884707c7a1bb38e5c6a480783"> 5266</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_IRQ_EN_Msk (0x20UL)              </span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga862fb77e09b3c133dafe2a49a5fd79f3"> 5267</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos (4UL)      </span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac5e4a0ee3e03b6d7f47ca594ffee5730"> 5268</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk (0x10UL)   </span></div>
<div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61f650b3e9a4195ca8041c8661bd794f"> 5269</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos (3UL)      </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabffd81683057c88cf5f46ea43366ce84"> 5270</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk (0x8UL)    </span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8a426842933a84021396313c46c64673"> 5271</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_COUNT_DOWN_EN_Pos (2UL)          </span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga906061c895f2f4f782ecc2265641cdc3"> 5272</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_COUNT_DOWN_EN_Msk (0x4UL)        </span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga393638e0d0e3e8dd60b7d667311caac5"> 5273</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_EN_Pos (0UL)                     </span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae0502589bd052883505bc6ffa25868d1"> 5274</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_CTRL_REG_TIM_EN_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER4_GPIO1_CONF_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabda8e0d9b7d0c5bcb51baf60752446a9"> 5276</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos (0UL)       </span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae2b6f51315983a07ccbd44e58dd45093"> 5277</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk (0x3fUL)    </span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER4_GPIO2_CONF_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga07e3f3d3b1311fc1dc51555e61f91d0a"> 5279</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos (0UL)       </span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga927257809d36a02d754f88057d4c2a93"> 5280</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk (0x3fUL)    </span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===============================================  TIMER4_PRESCALER_VAL_REG  ================================================ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8e923d7ee527af18cd1ef2e8b6be93d3"> 5282</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos (0UL) </span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaac4e6e7a6b9ae9053c355690d4990a2e"> 5283</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk (0x1fUL) </span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER4_PWM_CTRL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga939e08133608602e818464518d75c59c"> 5285</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_DC_Pos (16UL)            </span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacd467bf8fbdfad11eb4ce26675175c19"> 5286</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_DC_Msk (0xffff0000UL)    </span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad28bbf344922f9bce5827226a3b4be84"> 5287</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_FREQ_Pos (0UL)           </span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab9c34f957089582d0bdbc6263af33dc6"> 5288</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_FREQ_Msk (0xffffUL)      </span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  TIMER4_SETTINGS_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga71436b57951fafea6fa63277b7228310"> 5290</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_SETTINGS_REG_TIM_PRESCALER_Pos (24UL)         </span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4fdd48396456af0919e1363e658abed"> 5291</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_SETTINGS_REG_TIM_PRESCALER_Msk (0x1f000000UL) </span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabaeee4491e5864e375936ff56060b1ea"> 5292</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_SETTINGS_REG_TIM_RELOAD_Pos (0UL)             </span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7c9d47a7b97c8ef150776839b07d3141"> 5293</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_SETTINGS_REG_TIM_RELOAD_Msk (0xffffffUL)      </span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  TIMER4_STATUS_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d40013074f397b7249d1a8eabbc4bee"> 5295</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos (11UL) </span></div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga27d26898898127542555baed751608b4"> 5296</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk (0x800UL) </span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac256a32acd589b8117df731d314a4d7b"> 5297</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_PWM_BUSY_Pos (10UL)            </span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga50b5c9d8fc6306970f9e298c08f2ced2"> 5298</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_PWM_BUSY_Msk (0x400UL)         </span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadf3eccbc0df2a59ac9717611f6eec52f"> 5299</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_TIMER_BUSY_Pos (9UL)           </span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf3bf582b7d45667e78f59176f857bb5c"> 5300</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_TIMER_BUSY_Msk (0x200UL)       </span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga33b04224a0b1e8bd8da33be87ade02f6"> 5301</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_IRQ_STATUS_Pos (8UL)           </span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga06c5dc635e478f4e44ffe2ef6cf0bf11"> 5302</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_IRQ_STATUS_Msk (0x100UL)       </span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac63d828fb5ab4253612029551ae0b3ea"> 5303</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_ONESHOT_PHASE_Pos (2UL)        </span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6f6465c1bdb924d050ec3a38b81e0abc"> 5304</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_ONESHOT_PHASE_Msk (0xcUL)      </span></div>
<div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga74b8658ee746cf53699abee03aa0def1"> 5305</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_IN2_STATE_Pos (1UL)            </span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6b441f90c43446c56015e41f2041872a"> 5306</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_IN2_STATE_Msk (0x2UL)          </span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga93551fadc9171f321434168d614e72e4"> 5307</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_IN1_STATE_Pos (0UL)            </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaf72b8454258ff0f975ce153e5d404a6"> 5308</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_STATUS_REG_TIM_IN1_STATE_Msk (0x1UL)          </span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  TIMER4_TIMER_VAL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae195dc1d67bfcbe9205844115ef17866"> 5310</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos (0UL)       </span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeddd7d53d27a27b240a804b92e46aeca"> 5311</a></span>&#160;<span class="preprocessor">#define TIMER4_TIMER4_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk (0xffffffUL) </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="comment">/* ================                                           UART                                            ================ */</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160; </div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="comment">/* =====================================================  UART_CTR_REG  ====================================================== */</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9705bfc09d8bbfaf0b69372dd994b7f8"> 5319</a></span>&#160;<span class="preprocessor">#define UART_UART_CTR_REG_UART_CTR_Pos    (0UL)                     </span></div>
<div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0a5149403f656105eca978c2c17550b1"> 5320</a></span>&#160;<span class="preprocessor">#define UART_UART_CTR_REG_UART_CTR_Msk    (0xffffffffUL)            </span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_DLF_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8e8ce0f5d8a2a8f4bc5168b22c422366"> 5322</a></span>&#160;<span class="preprocessor">#define UART_UART_DLF_REG_UART_DLF_Pos    (0UL)                     </span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4495809f4b518c468e0ed6985580ba2a"> 5323</a></span>&#160;<span class="preprocessor">#define UART_UART_DLF_REG_UART_DLF_Msk    (0xfUL)                   </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART_DMASA_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaff7d18c3cee34d09548cf0b0e41d20d0"> 5325</a></span>&#160;<span class="preprocessor">#define UART_UART_DMASA_REG_UART_DMASA_Pos (0UL)                    </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabc65953a14444bfcc489ba6413ce3c63"> 5326</a></span>&#160;<span class="preprocessor">#define UART_UART_DMASA_REG_UART_DMASA_Msk (0x1UL)                  </span></div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_HTX_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafd470fdff80e63988cb36f58ddaa63da"> 5328</a></span>&#160;<span class="preprocessor">#define UART_UART_HTX_REG_UART_HALT_TX_Pos (0UL)                    </span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf49f6954b99e5d5be883aedb2812448e"> 5329</a></span>&#160;<span class="preprocessor">#define UART_UART_HTX_REG_UART_HALT_TX_Msk (0x1UL)                  </span></div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  UART_IER_DLH_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58b4cea57169560205c84a6dfd27b93a"> 5331</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_PTIME_DLH7_Pos (7UL)                  </span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga648ae7e667c43ba535f01cd459bc3e93"> 5332</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_PTIME_DLH7_Msk (0x80UL)               </span></div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac585f857fcc8c04538b5eab1a5d544ca"> 5333</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_DLH6_5_Pos  (5UL)                     </span></div>
<div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaa7c8615cd94094611ff49811f26241d"> 5334</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_DLH6_5_Msk  (0x60UL)                  </span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga70071301d50ffa4a5c47af178b469b7d"> 5335</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_ELCOLR_DLH4_Pos (4UL)                 </span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga87ee2fdf4d9fc17345b8d612d9465d47"> 5336</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_ELCOLR_DLH4_Msk (0x10UL)              </span></div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7978f2e887b9f71fe0646a4a7ad3b3e3"> 5337</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_EDSSI_DLH3_Pos (3UL)                  </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga09a4ea019e78c78578678738fa3158e8"> 5338</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_EDSSI_DLH3_Msk (0x8UL)                </span></div>
<div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5ee5d4ce70528cad11744ba9138f5408"> 5339</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_ELSI_DLH2_Pos (2UL)                   </span></div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6893fbf87889ffbb558a0670972475c"> 5340</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_ELSI_DLH2_Msk (0x4UL)                 </span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabeffa1e64d60e6790b16eaa8bef0d9e6"> 5341</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_ETBEI_DLH1_Pos (1UL)                  </span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga53f05c6d3450726c334a1c16bb6ba3c0"> 5342</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_ETBEI_DLH1_Msk (0x2UL)                </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga88d6913a1628974c386e34af26e22bb8"> 5343</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_ERBFI_DLH0_Pos (0UL)                  </span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3fa584223a7cad9a94903fabd7b24c9c"> 5344</a></span>&#160;<span class="preprocessor">#define UART_UART_IER_DLH_REG_ERBFI_DLH0_Msk (0x1UL)                </span></div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  UART_IIR_FCR_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga358689a4b767b32087a122b7f8ac2e0c"> 5346</a></span>&#160;<span class="preprocessor">#define UART_UART_IIR_FCR_REG_IIR_FCR_Pos (0UL)                     </span></div>
<div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga89e0a190d7b689704e8c7bba61a3c0f2"> 5347</a></span>&#160;<span class="preprocessor">#define UART_UART_IIR_FCR_REG_IIR_FCR_Msk (0xffUL)                  </span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_LCR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad2d519d5ff1747682a49be112388f5a6"> 5349</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_DLAB_Pos   (7UL)                     </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga32b6efdeb3312edf37e8b7794a06534d"> 5350</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_DLAB_Msk   (0x80UL)                  </span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabbd6624c09410a47ede237db4f0f5390"> 5351</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_BC_Pos     (6UL)                     </span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91b9f61ea56d27a1ff4312e663e0e5a6"> 5352</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_BC_Msk     (0x40UL)                  </span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaa91597989adf9c8fa879237a1adbc61"> 5353</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_EPS_Pos    (4UL)                     </span></div>
<div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59c57b738c3db4442a91555e089a93bd"> 5354</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_EPS_Msk    (0x10UL)                  </span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga099d7b3d1510c2aeba2c9e1f0d91c9aa"> 5355</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_PEN_Pos    (3UL)                     </span></div>
<div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab6d870a264042b081e6d4e91495f1be7"> 5356</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_PEN_Msk    (0x8UL)                   </span></div>
<div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72938fb71970fab9aa5666dfb8eda842"> 5357</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_STOP_Pos   (2UL)                     </span></div>
<div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91bb0a57079a27ca1abb15522bbdb8b4"> 5358</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_STOP_Msk   (0x4UL)                   </span></div>
<div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa88cd78d4ac3fb3b17e168c79ba87f8f"> 5359</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_DLS_Pos    (0UL)                     </span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga14655154d2f61836c15279ce56a24cd0"> 5360</a></span>&#160;<span class="preprocessor">#define UART_UART_LCR_REG_UART_DLS_Msk    (0x3UL)                   </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_LSR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga61f778678f6d8c5f5e3af99f54148254"> 5362</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_RFE_Pos    (7UL)                     </span></div>
<div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7fe921c01a944f4780ae6137951aef27"> 5363</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_RFE_Msk    (0x80UL)                  </span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae91dab6a503b2022de84ed562e891bab"> 5364</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_TEMT_Pos   (6UL)                     </span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e0aa3ff9a2384f3ffc462f38884aa3e"> 5365</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_TEMT_Msk   (0x40UL)                  </span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac0781269d1a470b3ed6550dcb0e1f6d6"> 5366</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_THRE_Pos   (5UL)                     </span></div>
<div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae97af65a26bf3f22660c0030bbbcf4c2"> 5367</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_THRE_Msk   (0x20UL)                  </span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa0733043f3414b7e8a4c3505d5daed13"> 5368</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_BI_Pos     (4UL)                     </span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7a857efaa52f9314e5bb7c6c6f26f09a"> 5369</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_BI_Msk     (0x10UL)                  </span></div>
<div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga32384e784226c446805301b195219ff9"> 5370</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_FE_Pos     (3UL)                     </span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4f44c11ba66f32ed8ee1f36ceb117d49"> 5371</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_FE_Msk     (0x8UL)                   </span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacb68dc8bf2d891daf4bafa41b4f77b5a"> 5372</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_PE_Pos     (2UL)                     </span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1aebfdec9a30c9dff588b91a155a3a9e"> 5373</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_PE_Msk     (0x4UL)                   </span></div>
<div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab27c41e27177b67a6d4a9ee8a970f150"> 5374</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_OE_Pos     (1UL)                     </span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga06a32f281e6f690590a0f51009be4c72"> 5375</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_OE_Msk     (0x2UL)                   </span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga719cad0fccb7ea71b38fa9bda1f171c2"> 5376</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_DR_Pos     (0UL)                     </span></div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6321c4541d74aaa954d7d7f549f0d15a"> 5377</a></span>&#160;<span class="preprocessor">#define UART_UART_LSR_REG_UART_DR_Msk     (0x1UL)                   </span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_MCR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0fd1b745e83399a0e1e145bc894d4cd3"> 5379</a></span>&#160;<span class="preprocessor">#define UART_UART_MCR_REG_UART_LB_Pos     (4UL)                     </span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3ad5bec00b5bf35b1bb45cd725a27e96"> 5380</a></span>&#160;<span class="preprocessor">#define UART_UART_MCR_REG_UART_LB_Msk     (0x10UL)                  </span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART_RBR_THR_DLL_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad3333b2f3b9046d064027ff27a11027d"> 5382</a></span>&#160;<span class="preprocessor">#define UART_UART_RBR_THR_DLL_REG_RBR_THR_DLL_Pos (0UL)             </span></div>
<div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa7253ea1b56b6406da0c39890f2271ec"> 5383</a></span>&#160;<span class="preprocessor">#define UART_UART_RBR_THR_DLL_REG_RBR_THR_DLL_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_RFL_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3eda6eac70a9ead967e2628015f07129"> 5385</a></span>&#160;<span class="preprocessor">#define UART_UART_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Pos (0UL)         </span></div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa181222d32a2f602b8096051bffe233d"> 5386</a></span>&#160;<span class="preprocessor">#define UART_UART_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Msk (0x1fUL)      </span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_SBCR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga284f346748a68206e8c52c936b4f6d1c"> 5388</a></span>&#160;<span class="preprocessor">#define UART_UART_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Pos (0UL)      </span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0b917b9cc06446c1ece0524e5aa734b"> 5389</a></span>&#160;<span class="preprocessor">#define UART_UART_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Msk (0x1UL)    </span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_SCR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga02bc934fab665972b6734f35e6ff91a0"> 5391</a></span>&#160;<span class="preprocessor">#define UART_UART_SCR_REG_UART_SCRATCH_PAD_Pos (0UL)                </span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe40ab64f8cc7239e6f244d84a78eaad"> 5392</a></span>&#160;<span class="preprocessor">#define UART_UART_SCR_REG_UART_SCRATCH_PAD_Msk (0xffUL)             </span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART_SDMAM_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8f0dc460462827d519dc3407f8d52d33"> 5394</a></span>&#160;<span class="preprocessor">#define UART_UART_SDMAM_REG_UART_SHADOW_DMA_MODE_Pos (0UL)          </span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a2b22e4f6dc00668da7e210c84e5e2c"> 5395</a></span>&#160;<span class="preprocessor">#define UART_UART_SDMAM_REG_UART_SHADOW_DMA_MODE_Msk (0x1UL)        </span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_SFE_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b30607c9d711fbea8afcd03fc790b88"> 5397</a></span>&#160;<span class="preprocessor">#define UART_UART_SFE_REG_UART_SHADOW_FIFO_ENABLE_Pos (0UL)         </span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafac5aaf87c30d67677a473cbc2b79b94"> 5398</a></span>&#160;<span class="preprocessor">#define UART_UART_SFE_REG_UART_SHADOW_FIFO_ENABLE_Msk (0x1UL)       </span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR0_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae9d5b78e1db472b5da4d29b5a98c20c0"> 5400</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR0_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa403ea2175f8c759c9a179562fcd4d93"> 5401</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR0_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART_SRBR_STHR10_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac33dae50db368a74759acbb4713a6aa1"> 5403</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR10_REG_SRBR_STHRx_Pos (0UL)              </span></div>
<div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga326738c5492dbfdf372aabbb16c2c5d8"> 5404</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR10_REG_SRBR_STHRx_Msk (0xffUL)           </span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART_SRBR_STHR11_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae0af8b929338b60a7a2ac8de26006f75"> 5406</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR11_REG_SRBR_STHRx_Pos (0UL)              </span></div>
<div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3dc0934d4c1c7aa0a6cd517361b5ccf7"> 5407</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR11_REG_SRBR_STHRx_Msk (0xffUL)           </span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART_SRBR_STHR12_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca149f5fe4582aee0fc1cc92c7d51026"> 5409</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR12_REG_SRBR_STHRx_Pos (0UL)              </span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac81564fbfe1f2f5dee364ea731826686"> 5410</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR12_REG_SRBR_STHRx_Msk (0xffUL)           </span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART_SRBR_STHR13_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6d69f9efe1e36ef353568999e59b6275"> 5412</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR13_REG_SRBR_STHRx_Pos (0UL)              </span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga58862a1439152d8107df5bf3b4f99a99"> 5413</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR13_REG_SRBR_STHRx_Msk (0xffUL)           </span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART_SRBR_STHR14_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6c90eeae10af6af46f08a955e61d0c21"> 5415</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR14_REG_SRBR_STHRx_Pos (0UL)              </span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadecfbaa59b6e293643e9307606fb8a49"> 5416</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR14_REG_SRBR_STHRx_Msk (0xffUL)           </span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART_SRBR_STHR15_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga02f1ac12d48228c00f3993dd6de863d3"> 5418</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR15_REG_SRBR_STHRx_Pos (0UL)              </span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1ede15ecc4cb660c283f14f9b172960c"> 5419</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR15_REG_SRBR_STHRx_Msk (0xffUL)           </span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d308f2e8e9b7e0934d132f19fb09eb4"> 5421</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR1_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca4b778f93af3c4a450720dd490eb903"> 5422</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR1_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR2_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadb8109fa13c6ccefc90e60e9df69e17c"> 5424</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR2_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa7f3457465df28824c58dd791ef286c4"> 5425</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR2_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR3_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72979585bb7d705912f5f67d3ae12ace"> 5427</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR3_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9cc09d048418c740538f9fc99dd296d0"> 5428</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR3_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR4_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf71871abc689d49cbec91ad8e674b53b"> 5430</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR4_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4d3fb120a31172cf05a3d1788676132c"> 5431</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR4_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR5_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4a49a53ba975cc4da1cae40d004084c9"> 5433</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR5_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaea10881c7cee1223f8835b43d7f3d10c"> 5434</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR5_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR6_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaecb57d5488231dc110037f4a63841085"> 5436</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR6_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga83921e3d639dab6c2e09deb490391d42"> 5437</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR6_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR7_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35317cce43bd3973afe7a1c3df80ecfc"> 5439</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR7_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga033f391a20385e7d7bfd42e6ff508677"> 5440</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR7_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR8_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f59a9ce31b6d8b72e73761f2b0223d0"> 5442</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR8_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b1c5e2fb07ac8191e8cd73d03e39aa4"> 5443</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR8_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART_SRBR_STHR9_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa111d177d5878e440bba3f7a2d79579"> 5445</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR9_REG_SRBR_STHRx_Pos (0UL)               </span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae5ce901d532694e26d06ef65f5730722"> 5446</a></span>&#160;<span class="preprocessor">#define UART_UART_SRBR_STHR9_REG_SRBR_STHRx_Msk (0xffUL)            </span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_SRR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d01d823300d898c565e8d04e19cd345"> 5448</a></span>&#160;<span class="preprocessor">#define UART_UART_SRR_REG_UART_XFR_Pos    (2UL)                     </span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafe8700099fece75fddf51a7fba695f6b"> 5449</a></span>&#160;<span class="preprocessor">#define UART_UART_SRR_REG_UART_XFR_Msk    (0x4UL)                   </span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e2f3a8e31e7d20f732e035210b59dd6"> 5450</a></span>&#160;<span class="preprocessor">#define UART_UART_SRR_REG_UART_RFR_Pos    (1UL)                     </span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada5056b9b82c363d2b79221fd1c13f6c"> 5451</a></span>&#160;<span class="preprocessor">#define UART_UART_SRR_REG_UART_RFR_Msk    (0x2UL)                   </span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91c44a74dfc42691bde1a329dfb422a4"> 5452</a></span>&#160;<span class="preprocessor">#define UART_UART_SRR_REG_UART_UR_Pos     (0UL)                     </span></div>
<div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga14411ce1640d21748524f5617d2f0ad4"> 5453</a></span>&#160;<span class="preprocessor">#define UART_UART_SRR_REG_UART_UR_Msk     (0x1UL)                   </span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_SRT_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9b87fd218165265532f88d00ed1baf98"> 5455</a></span>&#160;<span class="preprocessor">#define UART_UART_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Pos (0UL)        </span></div>
<div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga063a6fa8445e34aa678d05238701279c"> 5456</a></span>&#160;<span class="preprocessor">#define UART_UART_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Msk (0x3UL)      </span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_STET_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9be4d2757f3b99f0244c822cdf6bc9c7"> 5458</a></span>&#160;<span class="preprocessor">#define UART_UART_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Pos (0UL)   </span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga284512bba70815a0ba964a07639b99c5"> 5459</a></span>&#160;<span class="preprocessor">#define UART_UART_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Msk (0x3UL) </span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_TFL_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2064ecce67488e044123e5d83a29cd62"> 5461</a></span>&#160;<span class="preprocessor">#define UART_UART_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Pos (0UL)        </span></div>
<div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5eb12a522d258f53e14543f38edd4321"> 5462</a></span>&#160;<span class="preprocessor">#define UART_UART_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Msk (0x1fUL)     </span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_UCV_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa1db4908de026292be5db604e0eaa7d0"> 5464</a></span>&#160;<span class="preprocessor">#define UART_UART_UCV_REG_UART_UCV_Pos    (0UL)                     </span></div>
<div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga106be663d6128117010c8fdb7c6c96b8"> 5465</a></span>&#160;<span class="preprocessor">#define UART_UART_UCV_REG_UART_UCV_Msk    (0xffffffffUL)            </span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART_USR_REG  ====================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5db314fcd3bd4ccc60d774b7b9d86c6a"> 5467</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_RFF_Pos    (4UL)                     </span></div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga475892638fd3faf17f012680f2e03c4d"> 5468</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_RFF_Msk    (0x10UL)                  </span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3566c821d6a1f5a8a193e55a3c50b1cc"> 5469</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_RFNE_Pos   (3UL)                     </span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga561a7e5860f5aa7186a7c6274a4bdab4"> 5470</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_RFNE_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1408371ae07cff911ff8536e863ddc90"> 5471</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_TFE_Pos    (2UL)                     </span></div>
<div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeaa2dd302a6f47af1f63bfcf8c7808dd"> 5472</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_TFE_Msk    (0x4UL)                   </span></div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8dd293d0335e87346699d8a3fb2b226c"> 5473</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_TFNF_Pos   (1UL)                     </span></div>
<div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaeb811fccb7290fc71446695b53333991"> 5474</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_TFNF_Msk   (0x2UL)                   </span></div>
<div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafefde09e07b805b1515255adca70fa32"> 5475</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_BUSY_Pos   (0UL)                     </span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga34222bc6ab8e41194663d25d07060b78"> 5476</a></span>&#160;<span class="preprocessor">#define UART_UART_USR_REG_UART_BUSY_Msk   (0x1UL)                   </span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="comment">/* ================                                           UART2                                           ================ */</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160; </div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="comment">/* ===================================================  UART2_CONFIG_REG  ==================================================== */</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad373621fc1de4f41543d5afd6e217651"> 5484</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CONFIG_REG_ISO7816_SCRATCH_PAD_Pos (3UL)        </span></div>
<div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1497981a08723d221446dfa28cd64952"> 5485</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CONFIG_REG_ISO7816_SCRATCH_PAD_Msk (0xf8UL)     </span></div>
<div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad7442e5750195bb99f0012bdf3baa1db"> 5486</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CONFIG_REG_ISO7816_ENABLE_Pos (2UL)             </span></div>
<div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaddfd84fc53caf771a41a21541a994a8d"> 5487</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CONFIG_REG_ISO7816_ENABLE_Msk (0x4UL)           </span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga675079fffd1e5b4a4b0280caaac73b19"> 5488</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CONFIG_REG_ISO7816_ERR_SIG_EN_Pos (1UL)         </span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga84bc05341482f8a107d4326bb1456f61"> 5489</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CONFIG_REG_ISO7816_ERR_SIG_EN_Msk (0x2UL)       </span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga60432872793e938e643a53b53b27fa9d"> 5490</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CONFIG_REG_ISO7816_CONVENTION_Pos (0UL)         </span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac3fd2122dd0fd58e089937139887df14"> 5491</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CONFIG_REG_ISO7816_CONVENTION_Msk (0x1UL)       </span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART2_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga16ea729acd9e6f9c63e3d530587d801e"> 5493</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_AUTO_GT_Pos (11UL)             </span></div>
<div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2c242a889d5a7fd1f2d21e0365c16a27"> 5494</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_AUTO_GT_Msk (0x800UL)          </span></div>
<div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaae86a351fe1a30ef03af2a8cce0371e1"> 5495</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_ERR_TX_VALUE_IRQMASK_Pos (10UL) </span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6a8df00fc8d5da2f4196d7d09a660c05"> 5496</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_ERR_TX_VALUE_IRQMASK_Msk (0x400UL) </span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6ca65c1d57d5c34e54b8a7abca43b617"> 5497</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_ERR_TX_TIME_IRQMASK_Pos (9UL)  </span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6d48a16691d295e945f4091f3953646"> 5498</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_ERR_TX_TIME_IRQMASK_Msk (0x200UL) </span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga63d6a3cccf217f83d5cf6956b9231822"> 5499</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_TIM_EXPIRED_IRQMASK_Pos (8UL)  </span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0820f9931567f57be9cba336793a24bf"> 5500</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_TIM_EXPIRED_IRQMASK_Msk (0x100UL) </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb6cb2a4c4e4a0f739d98579249edede"> 5501</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_CLK_STATUS_Pos (7UL)           </span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2189b3f137305e0ae29e5cce47860184"> 5502</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_CLK_STATUS_Msk (0x80UL)        </span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga346053030a700c32f2b92931c48bee8f"> 5503</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_CLK_LEVEL_Pos (6UL)            </span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac10481c2203ab5d9c59f3edd9f570cd9"> 5504</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_CLK_LEVEL_Msk (0x40UL)         </span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3f3d10a0a684a5b285e1e8713d257fce"> 5505</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_CLK_EN_Pos (5UL)               </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga01d60c389064ee4543d7a1a66bae42e7"> 5506</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_CLK_EN_Msk (0x20UL)            </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga42122006848d31bd118e858e44471d51"> 5507</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_CLK_DIV_Pos (0UL)              </span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaecf21574dadf5f3153102d48185d70f3"> 5508</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTRL_REG_ISO7816_CLK_DIV_Msk (0x1fUL)           </span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_CTR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaedee61e096fd5af8af9681accb8c830d"> 5510</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTR_REG_UART_CTR_Pos  (0UL)                     </span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga513b90bd3d19ffcbeade8066cf39d3f6"> 5511</a></span>&#160;<span class="preprocessor">#define UART2_UART2_CTR_REG_UART_CTR_Msk  (0xffffffffUL)            </span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_DLF_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga755b24af1dc912572b6035858894d50c"> 5513</a></span>&#160;<span class="preprocessor">#define UART2_UART2_DLF_REG_UART_DLF_Pos  (0UL)                     </span></div>
<div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf2a8ff8f0baee0d23c7630a6734c6f93"> 5514</a></span>&#160;<span class="preprocessor">#define UART2_UART2_DLF_REG_UART_DLF_Msk  (0xfUL)                   </span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART2_DMASA_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga33e7e918dd7cddfaddfc844e60b32819"> 5516</a></span>&#160;<span class="preprocessor">#define UART2_UART2_DMASA_REG_UART_DMASA_Pos (0UL)                  </span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga31d45a59b80793f493657ddcc8cee94d"> 5517</a></span>&#160;<span class="preprocessor">#define UART2_UART2_DMASA_REG_UART_DMASA_Msk (0x1UL)                </span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  UART2_ERR_CTRL_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3fdf98da7c696e28f38ffc7f27e521ae"> 5519</a></span>&#160;<span class="preprocessor">#define UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_WIDTH_Pos (4UL)  </span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac77e0fda738d5ab72f7f61bb923c141a"> 5520</a></span>&#160;<span class="preprocessor">#define UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_WIDTH_Msk (0x1f0UL) </span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e0668ed2e3ac5d5dc6ae5372da63a01"> 5521</a></span>&#160;<span class="preprocessor">#define UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_OFFSET_Pos (0UL) </span></div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga872afacd9ee3feb313e09453f9592789"> 5522</a></span>&#160;<span class="preprocessor">#define UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_OFFSET_Msk (0xfUL) </span></div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_HTX_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga00e00873d57a38949236e37f665b5251"> 5524</a></span>&#160;<span class="preprocessor">#define UART2_UART2_HTX_REG_UART_HALT_TX_Pos (0UL)                  </span></div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab793818350cfd10189be42e9eb0c246c"> 5525</a></span>&#160;<span class="preprocessor">#define UART2_UART2_HTX_REG_UART_HALT_TX_Msk (0x1UL)                </span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  UART2_IER_DLH_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3fe110c8c87d5082e9ba7023a2837d6e"> 5527</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_PTIME_DLH7_Pos (7UL)                </span></div>
<div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3a09f94d2720b6eead44bd73e1a664be"> 5528</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_PTIME_DLH7_Msk (0x80UL)             </span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga77efceffa844411d70d0fa6be861a769"> 5529</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_DLH6_5_Pos (5UL)                    </span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad80790bfb9bf5a1bd9122cd23581e11d"> 5530</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_DLH6_5_Msk (0x60UL)                 </span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c2ac2b6f454259ad076da342b8c9426"> 5531</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_ELCOLR_DLH4_Pos (4UL)               </span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga56b8de9281207b58c8ebad0a23e39619"> 5532</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_ELCOLR_DLH4_Msk (0x10UL)            </span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2d78960ce81e04377046c2850fd785de"> 5533</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_EDSSI_DLH3_Pos (3UL)                </span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga55e56a912ba651b24ef5c9451d273a39"> 5534</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_EDSSI_DLH3_Msk (0x8UL)              </span></div>
<div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga337d87d6ed2a5529d3b46cc7174c3fbb"> 5535</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_ELSI_DLH2_Pos (2UL)                 </span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadd970c2ff38d6235e3e5ffd174be5bd8"> 5536</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_ELSI_DLH2_Msk (0x4UL)               </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9a5ecfe81fb014ee1938dc4676c66f8a"> 5537</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_ETBEI_DLH1_Pos (1UL)                </span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga908d5a47b96ef44d25ffef0dffbcc65d"> 5538</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_ETBEI_DLH1_Msk (0x2UL)              </span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4bcd21f3782fd763979f4650008a20f"> 5539</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_ERBFI_DLH0_Pos (0UL)                </span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5bb3d75d5e176abf960520a4338814d6"> 5540</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IER_DLH_REG_ERBFI_DLH0_Msk (0x1UL)              </span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  UART2_IIR_FCR_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6b64f25970f7132e94d3ab3d73f0973"> 5542</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IIR_FCR_REG_IIR_FCR_Pos (0UL)                   </span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae8e792320cf7fd764f437b7888140bbc"> 5543</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IIR_FCR_REG_IIR_FCR_Msk (0xffUL)                </span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_IRQ_STATUS_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga51cce19914dd56a29c9d4918cb9f89b6"> 5545</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_VALUE_IRQ_Pos (2UL) </span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad2bc7e1ce418ab5ac1102ca5203ae23d"> 5546</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_VALUE_IRQ_Msk (0x4UL) </span></div>
<div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7f478e293bef6af3019b5852ea0766ee"> 5547</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_TIME_IRQ_Pos (1UL) </span></div>
<div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7d727085f2c8f002062c64bfdc3daafe"> 5548</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_TIME_IRQ_Msk (0x2UL) </span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9e6d392245f331d997a8b4e5c3fcd38a"> 5549</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_TIM_EXPIRED_IRQ_Pos (0UL) </span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f51b33ad28dfb9e01805157c2e916a4"> 5550</a></span>&#160;<span class="preprocessor">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_TIM_EXPIRED_IRQ_Msk (0x1UL) </span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_LCR_EXT  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4dc6cc6a4042dee97533e026d470ba92"> 5552</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_EXT_UART_TRANSMIT_MODE_Pos (3UL)            </span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadae28d9b79b1f4c8c53ac93022d7e175"> 5553</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_EXT_UART_TRANSMIT_MODE_Msk (0x8UL)          </span></div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0fecf91d83c3e8e9741ddbe8a075368b"> 5554</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_EXT_UART_SEND_ADDR_Pos (2UL)                </span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga576cebc0e1672decec99820559cf471f"> 5555</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_EXT_UART_SEND_ADDR_Msk (0x4UL)              </span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf209f3e6609870c9871e38b640e5a2e3"> 5556</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_EXT_UART_ADDR_MATCH_Pos (1UL)               </span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafb4360a3f588bc7ecdda20d08036270a"> 5557</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_EXT_UART_ADDR_MATCH_Msk (0x2UL)             </span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gacc53f6013a40f11011450867f87ec121"> 5558</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_EXT_UART_DLS_E_Pos (0UL)                    </span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7090216fce8c80012ac12c5200e6b4b8"> 5559</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_EXT_UART_DLS_E_Msk (0x1UL)                  </span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_LCR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1dd4901d360c9190b8986bb76d3678e2"> 5561</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_DLAB_Pos (7UL)                     </span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga705ac48bd472b66c9bba4e1eaddc6354"> 5562</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_DLAB_Msk (0x80UL)                  </span></div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa372f27fd47f649f27cb6d0bb5b08d7f"> 5563</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_BC_Pos   (6UL)                     </span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac9697b03ba0c986d39dfabc1cc6d8c14"> 5564</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_BC_Msk   (0x40UL)                  </span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga48c1b00c4fca45236eead00509022652"> 5565</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_SP_Pos   (5UL)                     </span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1da84f617b9d8e0de11898dd38aa2572"> 5566</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_SP_Msk   (0x20UL)                  </span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga86b24615f259c37016506710e8de7b1d"> 5567</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_EPS_Pos  (4UL)                     </span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3c4a32dd665351720cf3d4348b5847cc"> 5568</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_EPS_Msk  (0x10UL)                  </span></div>
<div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5fe957715917f635c047a38a8a97079d"> 5569</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_PEN_Pos  (3UL)                     </span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabcc42d636e63a51cc3264bed702ccab3"> 5570</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_PEN_Msk  (0x8UL)                   </span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga02a67053dccf97e3ab0828e779a6240f"> 5571</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_STOP_Pos (2UL)                     </span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2ffb9d24ed0ac0f1eca1ef01afd9ea57"> 5572</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_STOP_Msk (0x4UL)                   </span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga41e6570404db5b6b47cd604d32d7238e"> 5573</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_DLS_Pos  (0UL)                     </span></div>
<div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5dc8d0d1179f2ff9c93fa1e570702a7a"> 5574</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LCR_REG_UART_DLS_Msk  (0x3UL)                   </span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_LSR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab40b8c210db4cf4cfcc2aca72f879450"> 5576</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_ADDR_RCVD_Pos (8UL)                </span></div>
<div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e48c8eac61a951d58067a4841abcf47"> 5577</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_ADDR_RCVD_Msk (0x100UL)            </span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9fb189f32ae3ffbe211daf4d5c7aef36"> 5578</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_RFE_Pos  (7UL)                     </span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6213426440d39b360a6c84aba7c0cbe6"> 5579</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_RFE_Msk  (0x80UL)                  </span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0e514496892e01dbd08bb162d373d15"> 5580</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_TEMT_Pos (6UL)                     </span></div>
<div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga4826d93a153537331c4b22ce15181f45"> 5581</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_TEMT_Msk (0x40UL)                  </span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga134c74ac056a394a999b82f29bb45454"> 5582</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_THRE_Pos (5UL)                     </span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad91d457057bf7d6dbb954903cda22a91"> 5583</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_THRE_Msk (0x20UL)                  </span></div>
<div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafae7e295932eb0587eeb5a1bc6172bd7"> 5584</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_BI_Pos   (4UL)                     </span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac27027f1c9d0dd08732f6ffd0c32dace"> 5585</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_BI_Msk   (0x10UL)                  </span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1c3d243ef0b765c80b90c12519378a3f"> 5586</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_FE_Pos   (3UL)                     </span></div>
<div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaad4595eed4e23267402feeb30c8de435"> 5587</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_FE_Msk   (0x8UL)                   </span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf393027bf9eaefefdd2d5c85d08b93de"> 5588</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_PE_Pos   (2UL)                     </span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6f33626174bf51f04c79fefc5914f86"> 5589</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_PE_Msk   (0x4UL)                   </span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa86cdd58ab6263a3f863b09419524cdf"> 5590</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_OE_Pos   (1UL)                     </span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf72ff5fa11ea653d84a420775681cd5d"> 5591</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_OE_Msk   (0x2UL)                   </span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaec65131e6a0cfa88a73d21d6f196be04"> 5592</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_DR_Pos   (0UL)                     </span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac33a080ced0013836500c613e82eddce"> 5593</a></span>&#160;<span class="preprocessor">#define UART2_UART2_LSR_REG_UART_DR_Msk   (0x1UL)                   </span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_MCR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf7c0da3eeeca42bcce48106f889def0e"> 5595</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MCR_REG_UART_AFCE_Pos (5UL)                     </span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab78b9ba3a379e786b96e90cc348993a5"> 5596</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MCR_REG_UART_AFCE_Msk (0x20UL)                  </span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad6ab4adf5fdfe0edd6def2beb2fe8679"> 5597</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MCR_REG_UART_LB_Pos   (4UL)                     </span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1ae13ed0801d9fc53367436a7cb4ad35"> 5598</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MCR_REG_UART_LB_Msk   (0x10UL)                  </span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad26d8447c3f349ea32fee1eadbb22dd6"> 5599</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MCR_REG_UART_RTS_Pos  (1UL)                     </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada2f863f873d4bf56816d9749975cb89"> 5600</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MCR_REG_UART_RTS_Msk  (0x2UL)                   </span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_MSR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab15e00d27ea8ad8e34be4aefa3a21391"> 5602</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MSR_REG_UART_CTS_Pos  (4UL)                     </span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5acaa0698f68146f64677874c6720b57"> 5603</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MSR_REG_UART_CTS_Msk  (0x10UL)                  </span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e14c3503d74bcf084feaaa92263d843"> 5604</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MSR_REG_UART_DCTS_Pos (0UL)                     </span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3dc6376460673fdc93d1f6e1829928fc"> 5605</a></span>&#160;<span class="preprocessor">#define UART2_UART2_MSR_REG_UART_DCTS_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_RAR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7b5fdeb5680da2923a1bd73b6983e9b9"> 5607</a></span>&#160;<span class="preprocessor">#define UART2_UART2_RAR_REG_UART_RAR_Pos  (0UL)                     </span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga312b4a8e0eed6638b5b8b792c531fb0d"> 5608</a></span>&#160;<span class="preprocessor">#define UART2_UART2_RAR_REG_UART_RAR_Msk  (0xffUL)                  </span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_RBR_THR_DLL_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga457a3fb6839307549c9fed0c997f49b3"> 5610</a></span>&#160;<span class="preprocessor">#define UART2_UART2_RBR_THR_DLL_REG_RBR_THR_9BIT_Pos (8UL)          </span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga64f707a12fc68e90d2d215b649f256cf"> 5611</a></span>&#160;<span class="preprocessor">#define UART2_UART2_RBR_THR_DLL_REG_RBR_THR_9BIT_Msk (0x100UL)      </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2fcd393c2ff91106558dc808b719f5ab"> 5612</a></span>&#160;<span class="preprocessor">#define UART2_UART2_RBR_THR_DLL_REG_RBR_THR_DLL_Pos (0UL)           </span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga84602635f433473a812500d2fae848bf"> 5613</a></span>&#160;<span class="preprocessor">#define UART2_UART2_RBR_THR_DLL_REG_RBR_THR_DLL_Msk (0xffUL)        </span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_RFL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35d887c1a0931ca37ef2a534a4424f4e"> 5615</a></span>&#160;<span class="preprocessor">#define UART2_UART2_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Pos (0UL)       </span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaebee9fe7dec8eb705d6e025ce1684239"> 5616</a></span>&#160;<span class="preprocessor">#define UART2_UART2_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Msk (0x1fUL)    </span></div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART2_SBCR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1ee878018f997cbde12d04f69c826038"> 5618</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Pos (0UL)    </span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9c2ae649a5ebcebc86c57a141ced0bfe"> 5619</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Msk (0x1UL)  </span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART2_SDMAM_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0837f58c8d6b1da4c3a7e2bf2652d45d"> 5621</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SDMAM_REG_UART_SHADOW_DMA_MODE_Pos (0UL)        </span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98b76e6ea93de33fd1cd15f79088b748"> 5622</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SDMAM_REG_UART_SHADOW_DMA_MODE_Msk (0x1UL)      </span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_SFE_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga97e8a3d901ac50b874d92ef00e0393c5"> 5624</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SFE_REG_UART_SHADOW_FIFO_ENABLE_Pos (0UL)       </span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga920b15ecd4a4c5a217bb49db5d9bf81b"> 5625</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SFE_REG_UART_SHADOW_FIFO_ENABLE_Msk (0x1UL)     </span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR0_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga03f3f19e06bf328ff89055ecd85d633a"> 5627</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR0_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab47cb71b4f8f787686114c7a4e7c6fc8"> 5628</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR0_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR10_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2647da32bd7561ee6480844edea63b07"> 5630</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR10_REG_SRBR_STHRx_Pos (0UL)            </span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga22db381fc4e18b6c4a8b8e46371f7655"> 5631</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR10_REG_SRBR_STHRx_Msk (0xffUL)         </span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR11_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0cc151d3b695e9e6d34060254b425e3d"> 5633</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR11_REG_SRBR_STHRx_Pos (0UL)            </span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaab9857c78376bb825d8efa2233ebe503"> 5634</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR11_REG_SRBR_STHRx_Msk (0xffUL)         </span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR12_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga60ddb8448e4850d63ad5e274f897bbf8"> 5636</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR12_REG_SRBR_STHRx_Pos (0UL)            </span></div>
<div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga04185364f6906d52e72589046902062f"> 5637</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR12_REG_SRBR_STHRx_Msk (0xffUL)         </span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR13_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaad09fc60cac9d2cca41b093750bee3c"> 5639</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR13_REG_SRBR_STHRx_Pos (0UL)            </span></div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga04a952ba22a3b555153b7c54cea1d292"> 5640</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR13_REG_SRBR_STHRx_Msk (0xffUL)         </span></div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR14_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac5f88de66c1089d1f475b9fa6c624ed0"> 5642</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR14_REG_SRBR_STHRx_Pos (0UL)            </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1e997836e1f8763a8800f0cd7c375a75"> 5643</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR14_REG_SRBR_STHRx_Msk (0xffUL)         </span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR15_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad4d5544a5224f6e6300d1f7668113f45"> 5645</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR15_REG_SRBR_STHRx_Pos (0UL)            </span></div>
<div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga59efa2a9a93991245b8688cf882d3114"> 5646</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR15_REG_SRBR_STHRx_Msk (0xffUL)         </span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0c5f54d810fc2b814fdceb9b44cafebb"> 5648</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR1_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa16a5b8ac2b8f157456cf6dd919d2714"> 5649</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR1_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR2_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab5bf03ad278716b8426e08c38fb811be"> 5651</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR2_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8814471d15e1a8b736bcdff6b5d424f9"> 5652</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR2_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR3_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga686f502191cbb522bcec6bfa5b9e67a4"> 5654</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR3_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafbd0abd8a411fcf3f46bc450008f0b1d"> 5655</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR3_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR4_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab3080ebaa9452500e233843dcf438e22"> 5657</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR4_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b5d9529ae7754f4424b3ad01bb7e71e"> 5658</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR4_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR5_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga67729a91ddb9dd680849f04dd92be385"> 5660</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR5_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafddd7aa8f3c5e1cecf8d76f29fdeafc1"> 5661</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR5_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR6_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadd045e6396435d69863155b7caf5f77e"> 5663</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR6_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaceaa4d3b67c033d69003fd6aa7d4eb71"> 5664</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR6_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR7_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gace550f71761a7e418f863414b1283aa3"> 5666</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR7_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga95fe913015fcb5eaccb810ff10ddad60"> 5667</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR7_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR8_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga29152113300d6deb8c042b9fb12d776c"> 5669</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR8_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9209552d17100ba5d8e2440aadc66aa1"> 5670</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR8_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  UART2_SRBR_STHR9_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaae20ff40cb807c2004007737b0c82bd1"> 5672</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR9_REG_SRBR_STHRx_Pos (0UL)             </span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4ccdb37b6207ff5cf79f8005e7cb63a"> 5673</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRBR_STHR9_REG_SRBR_STHRx_Msk (0xffUL)          </span></div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_SRR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9fe57ac606f50acdeae974458e5fe905"> 5675</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRR_REG_UART_XFR_Pos  (2UL)                     </span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaaf9b66c58e93729d1bbdb51503d3b3d9"> 5676</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRR_REG_UART_XFR_Msk  (0x4UL)                   </span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac169ecf385146a522a41d8f2578cf4cd"> 5677</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRR_REG_UART_RFR_Pos  (1UL)                     </span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga2142f5d1e54184dc5f5d3271f7b53e04"> 5678</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRR_REG_UART_RFR_Msk  (0x2UL)                   </span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf6f45a87a1500c6eeb61c40fc699249b"> 5679</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRR_REG_UART_UR_Pos   (0UL)                     </span></div>
<div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0d6a1bd4797c2fc008d3cb4fb399b667"> 5680</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRR_REG_UART_UR_Msk   (0x1UL)                   </span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART2_SRTS_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga661bc8b2555c3a3b90742c4dfb4a4b63"> 5682</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRTS_REG_UART_SHADOW_REQUEST_TO_SEND_Pos (0UL)  </span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga49cb1ebda9280f9a68a34cc33f33fd60"> 5683</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRTS_REG_UART_SHADOW_REQUEST_TO_SEND_Msk (0x1UL) </span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_SRT_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaceb01fd85c9a9541e3ef6d436a37bf2c"> 5685</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Pos (0UL)      </span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga1f291882e90b9cdfea034e915c9f9ff4"> 5686</a></span>&#160;<span class="preprocessor">#define UART2_UART2_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Msk (0x3UL)    </span></div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART2_STET_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8ab7e2200281d908c7711bab6304c61d"> 5688</a></span>&#160;<span class="preprocessor">#define UART2_UART2_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Pos (0UL) </span></div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf969c4fc87efeb3775aa518d0be2a8c3"> 5689</a></span>&#160;<span class="preprocessor">#define UART2_UART2_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Msk (0x3UL) </span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_TAR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad45288640300636fd0b61aef5e6e3de9"> 5691</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TAR_REG_UART_TAR_Pos  (0UL)                     </span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3e17b8f7c9c6b2b84bf42b20c0be0291"> 5692</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TAR_REG_UART_TAR_Msk  (0xffUL)                  </span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_TFL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae34af6a68ab9d28bc664e61f01b7cef4"> 5694</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Pos (0UL)      </span></div>
<div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6bdc922a0e1bdaa9c9319feea3a8dbed"> 5695</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Msk (0x1fUL)   </span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  UART2_TIMER_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga23b186eb5ee6d4b68ffd2542da529859"> 5697</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TIMER_REG_ISO7816_TIM_MODE_Pos (17UL)           </span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gac66fe2c2e7a047c045e04b467a73d980"> 5698</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TIMER_REG_ISO7816_TIM_MODE_Msk (0x20000UL)      </span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3b92ac0a1edc877f56b8f56977182efa"> 5699</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TIMER_REG_ISO7816_TIM_EN_Pos (16UL)             </span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gae6d23e70f21dd601d5d80cc99fb3a7f1"> 5700</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TIMER_REG_ISO7816_TIM_EN_Msk (0x10000UL)        </span></div>
<div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gabd1ca16729e806757559250fe9dae80a"> 5701</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TIMER_REG_ISO7816_TIM_MAX_Pos (0UL)             </span></div>
<div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gadb96b0819724465f11232073512dd2c6"> 5702</a></span>&#160;<span class="preprocessor">#define UART2_UART2_TIMER_REG_ISO7816_TIM_MAX_Msk (0xffffUL)        </span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_UCV_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga16fe1a63d109bf10f345041791e6318f"> 5704</a></span>&#160;<span class="preprocessor">#define UART2_UART2_UCV_REG_UART_UCV_Pos  (0UL)                     </span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga44576db7a9d8c8bd724cc2f6733d05de"> 5705</a></span>&#160;<span class="preprocessor">#define UART2_UART2_UCV_REG_UART_UCV_Msk  (0xffffffffUL)            </span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  UART2_USR_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0e576a1199a5ca13a01dd43bd7ba34f9"> 5707</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_RFF_Pos  (4UL)                     </span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf647b2790947b0223410c16c4fd7ab88"> 5708</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_RFF_Msk  (0x10UL)                  </span></div>
<div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9985324cef901fae2f15eb3d7ced9854"> 5709</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_RFNE_Pos (3UL)                     </span></div>
<div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga9be8612ad54b9cb52cc50fa2a9aa9822"> 5710</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_RFNE_Msk (0x8UL)                   </span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga200ef7622085803c96f6988226e474f3"> 5711</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_TFE_Pos  (2UL)                     </span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaffd7cdcb13b7c116d4421c8fd3b42664"> 5712</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_TFE_Msk  (0x4UL)                   </span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gada92a45d822769fd29339b1f3a314497"> 5713</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_TFNF_Pos (1UL)                     </span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab814fb685d3b73ac09dde29f32e210d6"> 5714</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_TFNF_Msk (0x2UL)                   </span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gade75b87a884e2304b758c418e3875436"> 5715</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_BUSY_Pos (0UL)                     </span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad46686f10bd00f5bcbde0bc8a30d9c9a"> 5716</a></span>&#160;<span class="preprocessor">#define UART2_UART2_USR_REG_UART_BUSY_Msk (0x1UL)                   </span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================================================================================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="comment">/* ================                                          WAKEUP                                           ================ */</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="comment">/* =========================================================================================================================== */</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160; </div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="comment">/* ===================================================  WKUP_CLEAR_P0_REG  =================================================== */</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafced850fe7235a40b04373490c19e81b"> 5724</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CLEAR_P0_REG_WKUP_CLEAR_P0_Pos (0UL)            </span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga91a47775099c6b65b4da0ce45d9505e4"> 5725</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CLEAR_P0_REG_WKUP_CLEAR_P0_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor"></span><span class="comment">/* ===================================================  WKUP_CLEAR_P1_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga18771880ab20511d1dc40702c85a921c"> 5727</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CLEAR_P1_REG_WKUP_CLEAR_P1_Pos (0UL)            </span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafd7f00b917d3475ea75292e29bb37729"> 5728</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CLEAR_P1_REG_WKUP_CLEAR_P1_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor"></span><span class="comment">/* =====================================================  WKUP_CTRL_REG  ===================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga300076911d19375c4dec747454d2f457"> 5730</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CTRL_REG_WKUP_ENABLE_IRQ_Pos (7UL)              </span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga0fe3e36707671e8894393ee806c99a61"> 5731</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CTRL_REG_WKUP_ENABLE_IRQ_Msk (0x80UL)           </span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga303ba5641d7f2588b87585489c9b80bd"> 5732</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CTRL_REG_WKUP_SFT_KEYHIT_Pos (6UL)              </span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga587840af7d585e373d9383214ea08af9"> 5733</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CTRL_REG_WKUP_SFT_KEYHIT_Msk (0x40UL)           </span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaafe6d384a4f51193e9ab5a6c51f3369f"> 5734</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CTRL_REG_WKUP_DEB_VALUE_Pos (0UL)               </span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaca194e9017602e53facb3df675f08bf0"> 5735</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_CTRL_REG_WKUP_DEB_VALUE_Msk (0x3fUL)            </span></div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  WKUP_POL_P0_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga540e89ec8fa22f6b7012a14354df133a"> 5737</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_POL_P0_REG_WKUP_POL_P0_Pos (0UL)                </span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga95f9206076f3cbcaab5d02d44adf8aa1"> 5738</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_POL_P0_REG_WKUP_POL_P0_Msk (0xffffUL)           </span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor"></span><span class="comment">/* ====================================================  WKUP_POL_P1_REG  ==================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gad8992687d529ab25b00e87b1abdbdda2"> 5740</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_POL_P1_REG_WKUP_POL_P1_Pos (0UL)                </span></div>
<div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga35af97e22df3ad5a45ffcfc4c37d2366"> 5741</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_POL_P1_REG_WKUP_POL_P1_Msk (0xffffUL)           </span></div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  WKUP_RESET_IRQ_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gab41aef29543ab68e42cb436f2179d83f"> 5743</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_RESET_IRQ_REG_WKUP_IRQ_RST_Pos (0UL)            </span></div>
<div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gafa057f13fd5674f3ede156a64c7dd825"> 5744</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_RESET_IRQ_REG_WKUP_IRQ_RST_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  WKUP_SEL1_GPIO_P0_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa76445fd2f1876c21e944a478f13f476"> 5746</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SEL1_GPIO_P0_REG_WKUP_SEL1_GPIO_P0_Pos (0UL)    </span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga8b3e3bb43a3b26c5e490dc7614029c46"> 5747</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SEL1_GPIO_P0_REG_WKUP_SEL1_GPIO_P0_Msk (0xffffUL) </span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  WKUP_SEL1_GPIO_P1_REG  ================================================= */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa4a3c911291075a106358ed770eae717"> 5749</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SEL1_GPIO_P1_REG_WKUP_SEL1_GPIO_P1_Pos (0UL)    </span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga14807137c3f7659979610e7c84813761"> 5750</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SEL1_GPIO_P1_REG_WKUP_SEL1_GPIO_P1_Msk (0xffffUL) </span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  WKUP_SELECT_P0_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaf0587c0c2a4e2fa49de0832fce830395"> 5752</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SELECT_P0_REG_WKUP_SELECT_P0_Pos (0UL)          </span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga98763e77001ce891b28beea6099fad3f"> 5753</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SELECT_P0_REG_WKUP_SELECT_P0_Msk (0xffffUL)     </span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  WKUP_SELECT_P1_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga6cb4668a76c2b50c6a844a335d256b1d"> 5755</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SELECT_P1_REG_WKUP_SELECT_P1_Pos (0UL)          </span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga5c06cc44ae19e3c325f4fa394a1f8bd9"> 5756</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SELECT_P1_REG_WKUP_SELECT_P1_Msk (0xffffUL)     </span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  WKUP_SEL_GPIO_P0_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaa6b1b3426386a006aa347e6dc61fa338"> 5758</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SEL_GPIO_P0_REG_WKUP_SEL_GPIO_P0_Pos (0UL)      </span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga40c27c27cfe32d5ef78533c9993166c4"> 5759</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SEL_GPIO_P0_REG_WKUP_SEL_GPIO_P0_Msk (0xffffUL) </span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor"></span><span class="comment">/* =================================================  WKUP_SEL_GPIO_P1_REG  ================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaadf50ee7ee0af7d92e4953526e718bd9"> 5761</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SEL_GPIO_P1_REG_WKUP_SEL_GPIO_P1_Pos (0UL)      </span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga7e0c17cfc8f156b3c71770005a7f9ee9"> 5762</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_SEL_GPIO_P1_REG_WKUP_SEL_GPIO_P1_Msk (0xffffUL) </span></div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  WKUP_STATUS_P0_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga72cdf811ce9df400f376225bbff4140a"> 5764</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_STATUS_P0_REG_WKUP_STAT_P0_Pos (0UL)            </span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#gaef3162228458d6fab6c49f5d6a78a465"> 5765</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_STATUS_P0_REG_WKUP_STAT_P0_Msk (0xffffUL)       </span></div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================  WKUP_STATUS_P1_REG  =================================================== */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga3d6c5c9a559e21861b087aa2456b3b02"> 5767</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_STATUS_P1_REG_WKUP_STAT_P1_Pos (0UL)            </span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___pos_mask__peripherals.html#ga628708aaeeba34abea065ee99c30800c"> 5768</a></span>&#160;<span class="preprocessor">#define WAKEUP_WKUP_STATUS_P1_REG_WKUP_STAT_P1_Msk (0xffffUL)        </span><span class="comment">/* End of group PosMask_peripherals */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160; </div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160; </div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;}</div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160; </div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DA1459X_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160; </div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160; <span class="comment">/* End of group DA1459x */</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160; <span class="comment">/* End of group PLA_BSP_REGISTERS */</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astruct_s_r_c2___type_html_a6f87b99dfd134532e3ab57a0f053f014"><div class="ttname"><a href="struct_s_r_c2___type.html#a6f87b99dfd134532e3ab57a0f053f014">SRC2_Type::SRC2_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1066</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_af1ad3d7e7e4e2adaa6dd0ad5b44263d9"><div class="ttname"><a href="struct_g_p_i_o___type.html#af1ad3d7e7e4e2adaa6dd0ad5b44263d9">GPIO_Type::P1_05_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_05_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:683</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_aab43d352f893f5ba3b6d047ad84d5116"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#aab43d352f893f5ba3b6d047ad84d5116">TIMER4_Type::TIMER4_TIMER_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_TIMER_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1216</div></div>
<div class="ttc" id="astruct_q_u_a_d_e_c___type_html_a61a1d893c9bbf3a0da3a85de46df38bf"><div class="ttname"><a href="struct_q_u_a_d_e_c___type.html#a61a1d893c9bbf3a0da3a85de46df38bf">QUADEC_Type::QDEC_ZCNT_REG</a></div><div class="ttdeci">__IOM uint32_t QDEC_ZCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:940</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_a25dd2afb036d82070dd1bb50a861d508"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#a25dd2afb036d82070dd1bb50a861d508">MEMCTRL_Type::MEM_STATUS2_REG</a></div><div class="ttdeci">__IOM uint32_t MEM_STATUS2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:821</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df">GPIO_P0_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:117</div></div>
<div class="ttc" id="astruct_c_r_g___p_e_r___type_html_a1a263e9b346066c3eb397a3a1d9a3906"><div class="ttname"><a href="struct_c_r_g___p_e_r___type.html#a1a263e9b346066c3eb397a3a1d9a3906">CRG_PER_Type::CLK_PER_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_PER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:374</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a62fdaa7a917d4bf921657fcaa90e104e"><div class="ttname"><a href="struct_d_m_a___type.html#a62fdaa7a917d4bf921657fcaa90e104e">DMA_Type::DMA2_A_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA2_A_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:528</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html">WAKEUP_Type</a></div><div class="ttdoc">WAKEUP registers (WAKEUP)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1365</div></div>
<div class="ttc" id="astruct_s_d_a_d_c___type_html_ad149f83891dee170bb403d7436da6a50"><div class="ttname"><a href="struct_s_d_a_d_c___type.html#ad149f83891dee170bb403d7436da6a50">SDADC_Type::SDADC_CLEAR_INT_REG</a></div><div class="ttdeci">__IOM uint32_t SDADC_CLEAR_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:995</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a7e2f078977083ba3ac2296c731690805"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a7e2f078977083ba3ac2296c731690805">CACHE_Type::CACHE_EFLASH_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_EFLASH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:243</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a65bacaa536de38d33143999d9a7bb947"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a65bacaa536de38d33143999d9a7bb947">QSPIC_Type::QSPIC_BURSTCMDA_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_BURSTCMDA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:900</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_aee50e1d06aa84f01219d9dd67a0634e7"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#aee50e1d06aa84f01219d9dd67a0634e7">TIMER2_Type::TIMER2_PRESCALER_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_PRESCALER_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1170</div></div>
<div class="ttc" id="astruct_d_w___type_html_a900736333da4a347c79489203a32f130"><div class="ttname"><a href="struct_d_w___type.html#a900736333da4a347c79489203a32f130">DW_Type::AHB_DMA_CCLM4_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_CCLM4_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:593</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_acfc92ef9d9e4aa4ab2d9cc43be68e73a"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#acfc92ef9d9e4aa4ab2d9cc43be68e73a">CRG_TOP_Type::POWER_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t POWER_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:448</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_ab79e114d918340dd690d6964885b36ce"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#ab79e114d918340dd690d6964885b36ce">TIMER3_Type::TIMER3_PRESCALER_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_PRESCALER_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1197</div></div>
<div class="ttc" id="agroup___cortex___m0_html_gab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="group___cortex___m0.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition:</b> core_cm0.h:174</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a29be248cb66b1adbc863dff962bc94b2"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a29be248cb66b1adbc863dff962bc94b2">QSPIC_Type::QSPIC_ERASECMDA_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_ERASECMDA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:909</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a881a2f8db0503fc270c8112b56eb66b4"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a881a2f8db0503fc270c8112b56eb66b4">CACHE_Type::SWD_RESET_REG</a></div><div class="ttdeci">__IOM uint32_t SWD_RESET_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:251</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b942e25ec4362da271f205f1717e753"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b942e25ec4362da271f205f1717e753">RTC_EVENT_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:116</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_a5d6f9827b88035065b00ec942239998d"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#a5d6f9827b88035065b00ec942239998d">MEMCTRL_Type::BUSY_SET_REG</a></div><div class="ttdeci">__IOM uint32_t BUSY_SET_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:827</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_aeb47e04ab2ddd9f0f5b4fd9a25fa4c80"><div class="ttname"><a href="struct_p_d_c___type.html#aeb47e04ab2ddd9f0f5b4fd9a25fa4c80">PDC_Type::PDC_CTRL3_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:866</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a287a95fca7d9dbae739fc3349f700d28"><div class="ttname"><a href="struct_g_p_i_o___type.html#a287a95fca7d9dbae739fc3349f700d28">GPIO_Type::P0_08_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_08_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:670</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a86f6f2ac805c443157b6da6cc7a7313f"><div class="ttname"><a href="struct_g_p_i_o___type.html#a86f6f2ac805c443157b6da6cc7a7313f">GPIO_Type::P0_02_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_02_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:664</div></div>
<div class="ttc" id="astruct_d_w___type_html_afc87f584b232c32a31ca1357ee3cb099"><div class="ttname"><a href="struct_d_w___type.html#afc87f584b232c32a31ca1357ee3cb099">DW_Type::AHB_DMA_CCLM2_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_CCLM2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:590</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a9bda11a716130a9a4bf7821af4ca3af5"><div class="ttname"><a href="struct_u_a_r_t___type.html#a9bda11a716130a9a4bf7821af4ca3af5">UART_Type::UART_MCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_MCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1247</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_aff53010289daf09d4ce7a82b564a6696"><div class="ttname"><a href="struct_f_c_u___type.html#aff53010289daf09d4ce7a82b564a6696">FCU_Type::FLASH_RTERASE_SEG_CNT_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_RTERASE_SEG_CNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:618</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_a92054729297232153a23856b2fdc69fb"><div class="ttname"><a href="struct_s_r_c1___type.html#a92054729297232153a23856b2fdc69fb">SRC1_Type::SRC1_COEF10_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_COEF10_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1046</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_ad2823f776febb8253e5a84ff929c9c3d"><div class="ttname"><a href="struct_u_a_r_t___type.html#ad2823f776febb8253e5a84ff929c9c3d">UART_Type::UART_SRBR_STHR15_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR15_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1267</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a54a6738b920d231025261fcd2e9002ce"><div class="ttname"><a href="struct_u_a_r_t___type.html#a54a6738b920d231025261fcd2e9002ce">UART_Type::UART_IER_DLH_REG</a></div><div class="ttdeci">__IOM uint32_t UART_IER_DLH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1243</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:71</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a3b72b553e1712d36a6471c9c26de2d6a"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a3b72b553e1712d36a6471c9c26de2d6a">UART2_Type::UART2_SRBR_STHR12_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR12_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1322</div></div>
<div class="ttc" id="asystem___d_a1459x_8h_html"><div class="ttname"><a href="system___d_a1459x_8h.html">system_DA1459x.h</a></div><div class="ttdoc">CMSIS Device System Header File for DA1459x Device.</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ab6278fc04e97aeafcb39162baa2a19a5"><div class="ttname"><a href="struct_i2_c___type.html#ab6278fc04e97aeafcb39162baa2a19a5">I2C_Type::I2C_CLR_RX_OVER_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_RX_OVER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:752</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a8c9f6981a2e7a4b5d70f05b9e7139c89"><div class="ttname"><a href="struct_u_a_r_t___type.html#a8c9f6981a2e7a4b5d70f05b9e7139c89">UART_Type::UART_SRBR_STHR11_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR11_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1263</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_ad40b181da400fc8f49284df6b722f3f4"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#ad40b181da400fc8f49284df6b722f3f4">QSPIC_Type::QSPIC_CHCKERASE_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_CHCKERASE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:916</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_af4baf2f148dd04c02155a40b5b903074"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#af4baf2f148dd04c02155a40b5b903074">CACHE_Type::CACHE_CTRL2_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_CTRL2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:224</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_aae7d4a7818f4db8c3e29926332db7162"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#aae7d4a7818f4db8c3e29926332db7162">CRG_XTAL_Type::XTAL32M_IRQ_STAT_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_IRQ_STAT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:478</div></div>
<div class="ttc" id="astruct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdoc">RTC registers (RTC)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:955</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a18184dbefc7f39ddb2c9abe9873048b3"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a18184dbefc7f39ddb2c9abe9873048b3">UART2_Type::UART2_SRBR_STHR15_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR15_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1325</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a3808c7270a7955963627e3a1824462eb"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a3808c7270a7955963627e3a1824462eb">CRG_TOP_Type::P1_RESET_PAD_LATCH_REG</a></div><div class="ttdeci">__IOM uint32_t P1_RESET_PAD_LATCH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:431</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a47930fc44836247a42a173216cd3447a"><div class="ttname"><a href="struct_i2_c___type.html#a47930fc44836247a42a173216cd3447a">I2C_Type::I2C_CLR_TX_OVER_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_TX_OVER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:753</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html">TIMER2_Type</a></div><div class="ttdoc">TIMER2 registers (TIMER2)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1159</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_aab0bc6fe5293e585f468f3aa1e6222c0"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#aab0bc6fe5293e585f468f3aa1e6222c0">AES_HASH_Type::CRYPTO_START_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:177</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ad34a11d321b48d1f1de05c6fba4ede9f"><div class="ttname"><a href="struct_g_p_i_o___type.html#ad34a11d321b48d1f1de05c6fba4ede9f">GPIO_Type::P1_04_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_04_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:682</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_aa2c44f864cac0136d8aabde262e782c8"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#aa2c44f864cac0136d8aabde262e782c8">TIMER2_Type::TIMER2_SHOTWIDTH_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_SHOTWIDTH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1166</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_acbc786f9bece3f3274efa2c08cfbea63"><div class="ttname"><a href="struct_g_p_i_o___type.html#acbc786f9bece3f3274efa2c08cfbea63">GPIO_Type::P1_SET_DATA_REG</a></div><div class="ttdeci">__IOM uint32_t P1_SET_DATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:659</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a9a6d490d3ab1d2c27a718ecbdaf2b5a6"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a9a6d490d3ab1d2c27a718ecbdaf2b5a6">UART2_Type::UART2_RBR_THR_DLL_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_RBR_THR_DLL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1300</div></div>
<div class="ttc" id="astruct_s_y_s___w_d_o_g___type_html"><div class="ttname"><a href="struct_s_y_s___w_d_o_g___type.html">SYS_WDOG_Type</a></div><div class="ttdoc">SYS_WDOG registers (SYS_WDOG)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1093</div></div>
<div class="ttc" id="astruct_d_w___type_html_abb4a530e8bf0b2940b4f208224565ead"><div class="ttname"><a href="struct_d_w___type.html#abb4a530e8bf0b2940b4f208224565ead">DW_Type::AHB_DMA_VERSION_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_VERSION_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:595</div></div>
<div class="ttc" id="astruct_c_r_g___s_y_s___type_html_a3ed12e33fbe7822e12614db9a958c049"><div class="ttname"><a href="struct_c_r_g___s_y_s___type.html#a3ed12e33fbe7822e12614db9a958c049">CRG_SYS_Type::CLK_SYS_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_SYS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:393</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a5ecfbaa57e5b82d887bdd78703a8bce4"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a5ecfbaa57e5b82d887bdd78703a8bce4">TIMER_Type::TIMER_GPIO1_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_GPIO1_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1130</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_adeb54c0facbba155e090ebc2d3c9c743"><div class="ttname"><a href="struct_s_p_i___type.html#adeb54c0facbba155e090ebc2d3c9c743">SPI_Type::SPI_IRQ_MASK_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_IRQ_MASK_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1016</div></div>
<div class="ttc" id="astruct_g_p_r_e_g___type_html_a5df266ecbe2ac73323bba55d11ae7753"><div class="ttname"><a href="struct_g_p_r_e_g___type.html#a5df266ecbe2ac73323bba55d11ae7753">GPREG_Type::RESET_FREEZE_REG</a></div><div class="ttdeci">__IOM uint32_t RESET_FREEZE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:714</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a09be723c91320e5e2536e82d59a5ea9d"><div class="ttname"><a href="struct_g_p_i_o___type.html#a09be723c91320e5e2536e82d59a5ea9d">GPIO_Type::P0_01_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_01_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:663</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html_aadfefcf6ec5a7caf428eed15dd9212f3"><div class="ttname"><a href="struct_g_p_a_d_c___type.html#aadfefcf6ec5a7caf428eed15dd9212f3">GPADC_Type::GP_ADC_SEL_REG</a></div><div class="ttdeci">__IOM uint32_t GP_ADC_SEL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:636</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a6271c773a539996c3d9768de6a0b79b6"><div class="ttname"><a href="struct_s_r_c2___type.html#a6271c773a539996c3d9768de6a0b79b6">SRC2_Type::SRC2_IN_FS_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_IN_FS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1067</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_aa25049d3f84a80970ae6a2daf3136cfd"><div class="ttname"><a href="struct_f_c_u___type.html#aa25049d3f84a80970ae6a2daf3136cfd">FCU_Type::FLASH_PTNVH1_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_PTNVH1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:611</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a7d7b26ce74864f7f055ed2f87ff2be3d"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a7d7b26ce74864f7f055ed2f87ff2be3d">UART2_Type::UART2_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1345</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a8092b835980837b8a618943c188fbdd6"><div class="ttname"><a href="struct_d_m_a___type.html#a8092b835980837b8a618943c188fbdd6">DMA_Type::DMA5_A_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA5_A_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:549</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_adeec10f9bad57c74f872db95eaacc938"><div class="ttname"><a href="struct_u_a_r_t___type.html#adeec10f9bad57c74f872db95eaacc938">UART_Type::UART_SRBR_STHR4_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR4_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1256</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_ab990dbe2eb89dfdc1fc1dae43ffacdd0"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#ab990dbe2eb89dfdc1fc1dae43ffacdd0">CRG_TOP_Type::ANA_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t ANA_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:447</div></div>
<div class="ttc" id="astruct_c_r_g___a_u_d___type_html"><div class="ttname"><a href="struct_c_r_g___a_u_d___type.html">CRG_AUD_Type</a></div><div class="ttdoc">CRG_AUD registers (CRG_AUD)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:333</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_a6f9d713462b03813d982272a89180330"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#a6f9d713462b03813d982272a89180330">TIMER2_Type::TIMER2_CAPTURE_GPIO2_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_CAPTURE_GPIO2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1169</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a3c33b89e5cf9c955b1eb38dda1497dc6"><div class="ttname"><a href="struct_m_d_c_t___type.html#a3c33b89e5cf9c955b1eb38dda1497dc6">MDCT_Type::MDCT_STAGE4_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_STAGE4_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:798</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ae459ea5ad19934498f63300eeccfa60f"><div class="ttname"><a href="struct_r_t_c___type.html#ae459ea5ad19934498f63300eeccfa60f">RTC_Type::RTC_ALARM_ENABLE_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_ALARM_ENABLE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:962</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_acc6fe39d6070502fd60428df78382fba"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#acc6fe39d6070502fd60428df78382fba">CRG_TOP_Type::HIBERN_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t HIBERN_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:451</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a907f29045b01912aa113e8accdc94c48"><div class="ttname"><a href="struct_i2_c___type.html#a907f29045b01912aa113e8accdc94c48">I2C_Type::I2C_CLR_TX_ABRT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_TX_ABRT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:755</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_adcc23567b022ac565d19183a64979f55"><div class="ttname"><a href="struct_u_a_r_t2___type.html#adcc23567b022ac565d19183a64979f55">UART2_Type::UART2_SRBR_STHR2_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1312</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_aafa61946ae19e9503d1afe7fe6a1ced2"><div class="ttname"><a href="struct_r_t_c___type.html#aafa61946ae19e9503d1afe7fe6a1ced2">RTC_Type::RTC_INTERRUPT_DISABLE_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_INTERRUPT_DISABLE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:965</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8aef4addfdbd31460697b4acd5c04fce5d"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef4addfdbd31460697b4acd5c04fce5d">CMAC2SYS_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:85</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_ab3c30025aa6aa23d0301cd8c85fa1354"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#ab3c30025aa6aa23d0301cd8c85fa1354">CRG_TOP_Type::P0_PAD_LATCH_REG</a></div><div class="ttdeci">__IOM uint32_t P0_PAD_LATCH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:426</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_ada64b0437ee5ba2b5530be7db2bd9132"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#ada64b0437ee5ba2b5530be7db2bd9132">CRG_TOP_Type::CLK_AMBA_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_AMBA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:408</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_a91f232243df57876364b0430d7a4bda3"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#a91f232243df57876364b0430d7a4bda3">CRG_XTAL_Type::XTAL32M_CAP_MEAS_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_CAP_MEAS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:472</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a23839da8a5bb64649efebf54248338fb"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a23839da8a5bb64649efebf54248338fb">CACHE_Type::CACHE_FLASH_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_FLASH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:239</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a3859297099223d71672deee86efb7199"><div class="ttname"><a href="struct_i2_c___type.html#a3859297099223d71672deee86efb7199">I2C_Type::I2C_TXFLR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_TXFLR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:763</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a73d0a5afb98655c5a25b27df741bf081"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a73d0a5afb98655c5a25b27df741bf081">UART2_Type::UART2_IIR_FCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_IIR_FCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1302</div></div>
<div class="ttc" id="astruct_g_p_r_e_g___type_html_a45e0434617f3223f5b2a79383b2775e0"><div class="ttname"><a href="struct_g_p_r_e_g___type.html#a45e0434617f3223f5b2a79383b2775e0">GPREG_Type::SET_FREEZE_REG</a></div><div class="ttdeci">__IOM uint32_t SET_FREEZE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:712</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html">CRG_TOP_Type</a></div><div class="ttdoc">CRG_TOP registers (CRG_TOP)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:407</div></div>
<div class="ttc" id="astruct_s_d_a_d_c___type_html_ab2e9a3fd9323bafb0d277961fbb5f1dd"><div class="ttname"><a href="struct_s_d_a_d_c___type.html#ab2e9a3fd9323bafb0d277961fbb5f1dd">SDADC_Type::SDADC_RESULT_REG</a></div><div class="ttdeci">__IOM uint32_t SDADC_RESULT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:996</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ace0aa0f488360bca9e84a769a6af77ba"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ace0aa0f488360bca9e84a769a6af77ba">UART2_Type::UART2_ERR_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_ERR_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1347</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_ac07b1f86ae138ee46489102d51014e75"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#ac07b1f86ae138ee46489102d51014e75">TIMER_Type::TIMER_PRESCALER_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_PRESCALER_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1137</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a2b3a63d3e6bfe0d0039ec1356ada935c"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a2b3a63d3e6bfe0d0039ec1356ada935c">TIMER_Type::TIMER_CAPTURE_GPIO2_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_CAPTURE_GPIO2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1136</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a03ec55de1d3c146546c239c81641aa11"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a03ec55de1d3c146546c239c81641aa11">UART2_Type::UART2_SRBR_STHR10_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR10_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1320</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_a22689dcabb04918cd1a21f1b863a9d36"><div class="ttname"><a href="struct_s_r_c1___type.html#a22689dcabb04918cd1a21f1b863a9d36">SRC1_Type::SRC1_COEF98_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_COEF98_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1050</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a44e61a02bdeb5dc65bb343f5c8d7016e"><div class="ttname"><a href="struct_d_m_a___type.html#a44e61a02bdeb5dc65bb343f5c8d7016e">DMA_Type::DMA2_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t DMA2_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:532</div></div>
<div class="ttc" id="astruct_s_y_s_b___type_html_a85a2caa7abc593d322791a7a148f9662"><div class="ttname"><a href="struct_s_y_s_b___type.html#a85a2caa7abc593d322791a7a148f9662">SYSB_Type::BRIDGE_REG</a></div><div class="ttdeci">__IOM uint32_t BRIDGE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1111</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_adaab91e3e5a1689c84d506d7f526d2f9"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#adaab91e3e5a1689c84d506d7f526d2f9">WAKEUP_Type::WKUP_STATUS_P0_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_STATUS_P0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1378</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ae2cde67b9f6da61369c71a8e0e2a721d"><div class="ttname"><a href="struct_i2_c___type.html#ae2cde67b9f6da61369c71a8e0e2a721d">I2C_Type::I2C_HS_SCL_HCNT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_HS_SCL_HCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:743</div></div>
<div class="ttc" id="astruct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdoc">DMA registers (DMA)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:513</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a77bb835c2952094fd833eb64bd114284"><div class="ttname"><a href="struct_i2_c___type.html#a77bb835c2952094fd833eb64bd114284">I2C_Type::I2C_SAR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_SAR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:736</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_aafc2bf4e36212281c7b500a00e983ce9"><div class="ttname"><a href="struct_g_p_i_o___type.html#aafc2bf4e36212281c7b500a00e983ce9">GPIO_Type::P1_WEAK_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t P1_WEAK_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:697</div></div>
<div class="ttc" id="astruct_i2_c___type_html_af7afb9b3c403f9d6312027bd106f28b1"><div class="ttname"><a href="struct_i2_c___type.html#af7afb9b3c403f9d6312027bd106f28b1">I2C_Type::I2C_RX_TL_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_RX_TL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:748</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_aecfde1983cdf71fc2b13afe605557b79"><div class="ttname"><a href="struct_u_a_r_t___type.html#aecfde1983cdf71fc2b13afe605557b79">UART_Type::UART_SRBR_STHR6_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR6_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1258</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7d15b5c33e51350d11303db7d4bc3381"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7d15b5c33e51350d11303db7d4bc3381">TIMER3_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:114</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_af6ef40e49046e6fd5855689dff1b93de"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#af6ef40e49046e6fd5855689dff1b93de">TIMER_Type::TIMER_CLEAR_IRQ_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_CLEAR_IRQ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1145</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_abc312877320ec1b2e32ec7d03f91cf3e"><div class="ttname"><a href="struct_d_m_a___type.html#abc312877320ec1b2e32ec7d03f91cf3e">DMA_Type::DMA1_B_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA1_B_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:522</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_a0220f87db7cf91238bfbf1fb775eb5b2"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#a0220f87db7cf91238bfbf1fb775eb5b2">TIMER2_Type::TIMER2_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1162</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_a961068141c0fd259b88ff75953a5ebaf"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#a961068141c0fd259b88ff75953a5ebaf">TIMER4_Type::TIMER4_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1217</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a6710909437c95b6a18fdf4016d6ed964"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a6710909437c95b6a18fdf4016d6ed964">CRG_TOP_Type::RST_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t RST_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:410</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_aefe759747589c56aa9e31d2bfd09892f"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#aefe759747589c56aa9e31d2bfd09892f">TIMER4_Type::TIMER4_CAPTURE_GPIO1_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_CAPTURE_GPIO1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1222</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_aeb789bb8603d8c8fb793db918ae56aa9"><div class="ttname"><a href="struct_u_a_r_t2___type.html#aeb789bb8603d8c8fb793db918ae56aa9">UART2_Type::UART2_SRBR_STHR5_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR5_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1315</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a059cc87b892835415fdd8d8a145e64ee"><div class="ttname"><a href="struct_i2_c___type.html#a059cc87b892835415fdd8d8a145e64ee">I2C_Type::I2C_HS_SCL_LCNT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_HS_SCL_LCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:744</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html_a0f3fcd61bcb0dc27f993f34ec5c627f7"><div class="ttname"><a href="struct_g_p_a_d_c___type.html#a0f3fcd61bcb0dc27f993f34ec5c627f7">GPADC_Type::GP_ADC_CLEAR_INT_REG</a></div><div class="ttdeci">__IOM uint32_t GP_ADC_CLEAR_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:640</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_aaa8690902f0af6e112427f9a347c0d3d"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#aaa8690902f0af6e112427f9a347c0d3d">CRG_XTAL_Type::XTAL32M_TRIM_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_TRIM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:471</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a88f6fcc589da9267163c41fbedb1abd8"><div class="ttname"><a href="struct_d_m_a___type.html#a88f6fcc589da9267163c41fbedb1abd8">DMA_Type::DMA2_B_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA2_B_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:529</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_a72b5cbc1e3c936da846c4286c70a7bb8"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#a72b5cbc1e3c936da846c4286c70a7bb8">TIMER3_Type::TIMER3_CLEAR_IRQ_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_CLEAR_IRQ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1200</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8adf8c31fe1c7ade2eb05f1414710dbce7"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:88</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a689043254f8946479056910decf178e2"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a689043254f8946479056910decf178e2">UART2_Type::UART2_STET_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_STET_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1336</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_aa89b22591201d310282c88464998fe53"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#aa89b22591201d310282c88464998fe53">CRG_TOP_Type::CLK_RCLP_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_RCLP_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:419</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_a5189d87eaca97afc7407a9b177dfaeff"><div class="ttname"><a href="struct_s_p_i___type.html#a5189d87eaca97afc7407a9b177dfaeff">SPI_Type::SPI_FIFO_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_FIFO_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1018</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html"><div class="ttname"><a href="struct_q_s_p_i_c___type.html">QSPIC_Type</a></div><div class="ttdoc">QSPIC registers (QSPIC)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:896</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac7d9eaf11523c6e47437cb93c8194268"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac7d9eaf11523c6e47437cb93c8194268">RESERVED22_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:105</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_a2db2ca72db059feaf019bed05ed733e2"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#a2db2ca72db059feaf019bed05ed733e2">AES_HASH_Type::CRYPTO_FETCH_ADDR_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_FETCH_ADDR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:178</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_aff2df4e8710e460ab836f0131961fc05"><div class="ttname"><a href="struct_s_r_c2___type.html#aff2df4e8710e460ab836f0131961fc05">SRC2_Type::SRC2_COEF98_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_COEF98_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1078</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a10c538340f934a32ccd013a8b99ddad1"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a10c538340f934a32ccd013a8b99ddad1">QSPIC_Type::QSPIC_BURSTCMDB_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_BURSTCMDB_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:902</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b655fd29a79a131cf6038d622549891"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b655fd29a79a131cf6038d622549891">KEY_WKUP_GPIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:100</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a3d4b3e878d3940eb25da466c7dab20d4"><div class="ttname"><a href="struct_g_p_i_o___type.html#a3d4b3e878d3940eb25da466c7dab20d4">GPIO_Type::P1_03_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_03_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:681</div></div>
<div class="ttc" id="astruct_q_u_a_d_e_c___type_html"><div class="ttname"><a href="struct_q_u_a_d_e_c___type.html">QUADEC_Type</a></div><div class="ttdoc">QUADEC registers (QUADEC)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:934</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_ac28f402b392798790759b4b5bc537443"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#ac28f402b392798790759b4b5bc537443">TIMER_Type::TIMER_SETTINGS_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_SETTINGS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1132</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:70</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_af86462884e028833769a381f49a9b1c7"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#af86462884e028833769a381f49a9b1c7">QSPIC_Type::QSPIC_DUMMYDATA_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_DUMMYDATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:907</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html">MEMCTRL_Type</a></div><div class="ttdoc">MEMCTRL registers (MEMCTRL)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:816</div></div>
<div class="ttc" id="astruct_s_d_a_d_c___type_html_a824a37fac786fa12f5f227e22fd1cd65"><div class="ttname"><a href="struct_s_d_a_d_c___type.html#a824a37fac786fa12f5f227e22fd1cd65">SDADC_Type::SDADC_GAIN_CORR_REG</a></div><div class="ttdeci">__IOM uint32_t SDADC_GAIN_CORR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:993</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:99</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ac72f39f5c4ed76671d5abae75426150b"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ac72f39f5c4ed76671d5abae75426150b">UART2_Type::UART2_SRBR_STHR3_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1313</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_a9cae40188f3660d16301f560bc150e73"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#a9cae40188f3660d16301f560bc150e73">CRG_XTAL_Type::XTAL32M_SETTLE_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_SETTLE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:470</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a374bd797ce6100e8c31959c85368a757"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a374bd797ce6100e8c31959c85368a757">WAKEUP_Type::WKUP_POL_P1_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_POL_P1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1376</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a720fa4a37cf006ab4cccd3f9abce03ff"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a720fa4a37cf006ab4cccd3f9abce03ff">WAKEUP_Type::WKUP_CLEAR_P1_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_CLEAR_P1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1382</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_af6af23a7decb19d31143c12b56cb2254"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#af6af23a7decb19d31143c12b56cb2254">TIMER4_Type::TIMER4_PWM_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_PWM_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1225</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a7b9f21a6cf909461fa46629bf74bcce4"><div class="ttname"><a href="struct_m_d_c_t___type.html#a7b9f21a6cf909461fa46629bf74bcce4">MDCT_Type::MDCT_STAGE5_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_STAGE5_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:799</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ad6650f1cff2f0b1edf5150d02816d33b"><div class="ttname"><a href="struct_g_p_i_o___type.html#ad6650f1cff2f0b1edf5150d02816d33b">GPIO_Type::GPIO_CLK_SEL_REG</a></div><div class="ttdeci">__IOM uint32_t GPIO_CLK_SEL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:695</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_afe50077840d96ba3df5df2b187adbb82"><div class="ttname"><a href="struct_s_r_c1___type.html#afe50077840d96ba3df5df2b187adbb82">SRC1_Type::SRC1_IN_FS_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_IN_FS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1039</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8afec7534bfdd8b4b8b709f058e0312289"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8afec7534bfdd8b4b8b709f058e0312289">TIMER_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:97</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_abd5a12337c087a02de1a0379fd2b89da"><div class="ttname"><a href="struct_u_a_r_t___type.html#abd5a12337c087a02de1a0379fd2b89da">UART_Type::UART_IIR_FCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_IIR_FCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1244</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a1b0d943971e31cf3008162a55b4b5b88"><div class="ttname"><a href="struct_d_m_a___type.html#a1b0d943971e31cf3008162a55b4b5b88">DMA_Type::DMA3_INT_REG</a></div><div class="ttdeci">__IOM uint32_t DMA3_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:537</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ad7d319cb550f8d457a24d37cf5a4bfb1"><div class="ttname"><a href="struct_r_t_c___type.html#ad7d319cb550f8d457a24d37cf5a4bfb1">RTC_Type::RTC_INTERRUPT_MASK_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_INTERRUPT_MASK_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:966</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a9422eed84939b904ad5561b020d16518"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a9422eed84939b904ad5561b020d16518">UART2_Type::UART2_TFL_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_TFL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1328</div></div>
<div class="ttc" id="astruct_i2_c___type_html_aa058458cd614c1ce4f8304bce238f6a2"><div class="ttname"><a href="struct_i2_c___type.html#aa058458cd614c1ce4f8304bce238f6a2">I2C_Type::I2C_CLR_RD_REQ_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_RD_REQ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:754</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ab398f33ed1d2275343e2e5c10180a9a4"><div class="ttname"><a href="struct_d_m_a___type.html#ab398f33ed1d2275343e2e5c10180a9a4">DMA_Type::DMA_REQ_MUX_REG</a></div><div class="ttdeci">__IOM uint32_t DMA_REQ_MUX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:556</div></div>
<div class="ttc" id="astruct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdoc">SPI registers (SPI)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1011</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a4d7736876122c5756d28415c6ec38441"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a4d7736876122c5756d28415c6ec38441">UART2_Type::UART2_RFL_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_RFL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1329</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_aa2a4b6f3d6cd297db3f84946233e1dd9"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#aa2a4b6f3d6cd297db3f84946233e1dd9">CRG_TOP_Type::POR_PIN_REG</a></div><div class="ttdeci">__IOM uint32_t POR_PIN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:433</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_a7104e9b4b08ff921c7a20af61be75b80"><div class="ttname"><a href="struct_s_r_c1___type.html#a7104e9b4b08ff921c7a20af61be75b80">SRC1_Type::SRC1_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1038</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_ae186abfc80ad0623179dad6d62589413"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#ae186abfc80ad0623179dad6d62589413">CRG_TOP_Type::POWER_LEVEL_REG</a></div><div class="ttdeci">__IOM uint32_t POWER_LEVEL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:449</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ac69856ccd35423dacd0bb99ea49c8122"><div class="ttname"><a href="struct_d_m_a___type.html#ac69856ccd35423dacd0bb99ea49c8122">DMA_Type::DMA0_B_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA0_B_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:515</div></div>
<div class="ttc" id="astruct_c_r_g___a_u_d___type_html_afdc11f0aa6112bed739dd1ff8b074f5d"><div class="ttname"><a href="struct_c_r_g___a_u_d___type.html#afdc11f0aa6112bed739dd1ff8b074f5d">CRG_AUD_Type::PCM_FDIV_REG</a></div><div class="ttdeci">__IOM uint32_t PCM_FDIV_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:336</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html_a94d81530a44b55a70c374e04361a2173"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a94d81530a44b55a70c374e04361a2173">CHIP_VERSION_Type::CHIP_TEST2_REG</a></div><div class="ttdeci">__IOM uint32_t CHIP_TEST2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:275</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a124d820d9e3c394eb444517feef1ffab"><div class="ttname"><a href="struct_u_a_r_t___type.html#a124d820d9e3c394eb444517feef1ffab">UART_Type::UART_SRBR_STHR10_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR10_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1262</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a4853da4e6b43c602296e7b8489479c7d"><div class="ttname"><a href="struct_d_m_a___type.html#a4853da4e6b43c602296e7b8489479c7d">DMA_Type::DMA3_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t DMA3_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:539</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:69</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99a2de72d1fd707b6f7cfd62154ea374"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99a2de72d1fd707b6f7cfd62154ea374">XTAL32M_RDY_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:106</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_abfd39f9d6e54c150069c6608ec0a48bb"><div class="ttname"><a href="struct_d_m_a___type.html#abfd39f9d6e54c150069c6608ec0a48bb">DMA_Type::DMA1_INT_REG</a></div><div class="ttdeci">__IOM uint32_t DMA1_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:523</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a023330a3cc67f0cf4db2ece8c35420dc"><div class="ttname"><a href="struct_p_d_c___type.html#a023330a3cc67f0cf4db2ece8c35420dc">PDC_Type::PDC_CTRL1_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:864</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html">CHIP_VERSION_Type</a></div><div class="ttdoc">CHIP_VERSION registers (CHIP_VERSION)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:266</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a2a3f1f199d2e5c7115de46b84ad14c97"><div class="ttname"><a href="struct_d_m_a___type.html#a2a3f1f199d2e5c7115de46b84ad14c97">DMA_Type::DMA1_A_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA1_A_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:521</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8af60e9c0e00cbdaa9e7a9d0fa8ba6a55f"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8af60e9c0e00cbdaa9e7a9d0fa8ba6a55f">CRYPTO_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:111</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a2ed065d272d7c796d083705c7378f96f"><div class="ttname"><a href="struct_m_d_c_t___type.html#a2ed065d272d7c796d083705c7378f96f">MDCT_Type::MDCT_STAGE1_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_STAGE1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:795</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aa10c2d5421f6548fd8d4602b09bbcc8b"><div class="ttname"><a href="struct_d_m_a___type.html#aa10c2d5421f6548fd8d4602b09bbcc8b">DMA_Type::DMA3_LEN_REG</a></div><div class="ttdeci">__IOM uint32_t DMA3_LEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:538</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a98090e073c972f6886631f21f1e0feed"><div class="ttname"><a href="struct_r_t_c___type.html#a98090e073c972f6886631f21f1e0feed">RTC_Type::RTC_CALENDAR_ALARM_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_CALENDAR_ALARM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:961</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a925198e972178659db3613d6abc66caa"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a925198e972178659db3613d6abc66caa">QSPIC_Type::QSPIC_AWRITECMD_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_AWRITECMD_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:918</div></div>
<div class="ttc" id="astruct_i2_c___type_html_adf7079061d8af97883b5637b3ee23350"><div class="ttname"><a href="struct_i2_c___type.html#adf7079061d8af97883b5637b3ee23350">I2C_Type::I2C_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:762</div></div>
<div class="ttc" id="astruct_q_u_a_d_e_c___type_html_a43b5cc60a235af1e84fea2ce5c48a17c"><div class="ttname"><a href="struct_q_u_a_d_e_c___type.html#a43b5cc60a235af1e84fea2ce5c48a17c">QUADEC_Type::QDEC_EVENT_CNT_REG</a></div><div class="ttdeci">__IOM uint32_t QDEC_EVENT_CNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:941</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ae64d97452d85decc5114a22b4ad9b723"><div class="ttname"><a href="struct_d_m_a___type.html#ae64d97452d85decc5114a22b4ad9b723">DMA_Type::DMA_RESET_INT_MASK_REG</a></div><div class="ttdeci">__IOM uint32_t DMA_RESET_INT_MASK_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:561</div></div>
<div class="ttc" id="astruct_g_p_r_e_g___type_html_a57d876f87860d78c32f92bd43fe30f79"><div class="ttname"><a href="struct_g_p_r_e_g___type.html#a57d876f87860d78c32f92bd43fe30f79">GPREG_Type::DEBUG_REG</a></div><div class="ttdeci">__IOM uint32_t DEBUG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:716</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_acde12c0eb3306bca59d0ac65d472e532"><div class="ttname"><a href="struct_d_m_a___type.html#acde12c0eb3306bca59d0ac65d472e532">DMA_Type::DMA0_A_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA0_A_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:514</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html">CRG_XTAL_Type</a></div><div class="ttdoc">CRG_XTAL registers (CRG_XTAL)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:468</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ac2102a496e8f90bb0f29b601c82ecd59"><div class="ttname"><a href="struct_r_t_c___type.html#ac2102a496e8f90bb0f29b601c82ecd59">RTC_Type::RTC_HOUR_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_HOUR_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:957</div></div>
<div class="ttc" id="astruct_g_p_r_e_g___type_html_a399ca68a437f819140fc43e70153906b"><div class="ttname"><a href="struct_g_p_r_e_g___type.html#a399ca68a437f819140fc43e70153906b">GPREG_Type::SCPU_FCU_TAG_REG</a></div><div class="ttdeci">__IOM uint32_t SCPU_FCU_TAG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:719</div></div>
<div class="ttc" id="astruct_c_r_g___s_y_s___type_html"><div class="ttname"><a href="struct_c_r_g___s_y_s___type.html">CRG_SYS_Type</a></div><div class="ttdoc">CRG_SYS registers (CRG_SYS)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:392</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a82f28178ddf2cb0ddd80c8afd2145ad6"><div class="ttname"><a href="struct_g_p_i_o___type.html#a82f28178ddf2cb0ddd80c8afd2145ad6">GPIO_Type::P1_09_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_09_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:687</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a503f1e5ea037e20a239c31b9a7da2104"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a503f1e5ea037e20a239c31b9a7da2104">WAKEUP_Type::WKUP_SEL_GPIO_P0_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_SEL_GPIO_P0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1384</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a8744eaca5bb10ee5b613e56c8bd8b23a"><div class="ttname"><a href="struct_u_a_r_t___type.html#a8744eaca5bb10ee5b613e56c8bd8b23a">UART_Type::UART_LSR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_LSR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1248</div></div>
<div class="ttc" id="astruct_f_c_u___type_html"><div class="ttname"><a href="struct_f_c_u___type.html">FCU_Type</a></div><div class="ttdoc">FCU registers (FCU)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:609</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a9ac9b8e7050da141ac9f7c3eea26a271"><div class="ttname"><a href="struct_u_a_r_t___type.html#a9ac9b8e7050da141ac9f7c3eea26a271">UART_Type::UART_DLF_REG</a></div><div class="ttdeci">__IOM uint32_t UART_DLF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1282</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a7ae29efaa4f94d105abf5bb3e161ab92"><div class="ttname"><a href="struct_i2_c___type.html#a7ae29efaa4f94d105abf5bb3e161ab92">I2C_Type::I2C_SDA_HOLD_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_SDA_HOLD_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:765</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a0cc1bc951342fa77616d7c2d7d0126c9"><div class="ttname"><a href="struct_r_t_c___type.html#a0cc1bc951342fa77616d7c2d7d0126c9">RTC_Type::RTC_EVENT_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_EVENT_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:970</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8adb24b140c9194f5c57c0baeab36232bf"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb24b140c9194f5c57c0baeab36232bf">RESERVED20_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:103</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_a8fc8a06697163ceabd4ad53b83550f63"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#a8fc8a06697163ceabd4ad53b83550f63">TIMER4_Type::TIMER4_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1215</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:76</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_adda5cd099550db4fe1b0039ea70dc252"><div class="ttname"><a href="struct_s_r_c1___type.html#adda5cd099550db4fe1b0039ea70dc252">SRC1_Type::SRC1_OUT1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_OUT1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1043</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_adad44e2f07cf127b86916d608d6846f2"><div class="ttname"><a href="struct_u_a_r_t___type.html#adad44e2f07cf127b86916d608d6846f2">UART_Type::UART_DMASA_REG</a></div><div class="ttdeci">__IOM uint32_t UART_DMASA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1280</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_aa5bfadd242a1de91d40e6b9c7d7736a0"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#aa5bfadd242a1de91d40e6b9c7d7736a0">WAKEUP_Type::WKUP_SEL_GPIO_P1_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_SEL_GPIO_P1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1385</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_afef102ab7495f08c84720cc23e0a0bd3"><div class="ttname"><a href="struct_u_a_r_t2___type.html#afef102ab7495f08c84720cc23e0a0bd3">UART2_Type::UART2_SRBR_STHR6_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR6_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1316</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_ab8659b8fca906e55868972d69a02ef7f"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#ab8659b8fca906e55868972d69a02ef7f">WAKEUP_Type::WKUP_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1366</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Interrupt Number Definition.</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:67</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a61a47d328731702b46ab358bf423ac50"><div class="ttname"><a href="struct_s_r_c2___type.html#a61a47d328731702b46ab358bf423ac50">SRC2_Type::SRC2_COEF54_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_COEF54_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1076</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ab8ea8572df4ce6eaa383855f2c6cea4c"><div class="ttname"><a href="struct_g_p_i_o___type.html#ab8ea8572df4ce6eaa383855f2c6cea4c">GPIO_Type::P0_09_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_09_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:671</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a1645b9d5d6ec2c410c725ec3b8783d02"><div class="ttname"><a href="struct_p_d_c___type.html#a1645b9d5d6ec2c410c725ec3b8783d02">PDC_Type::PDC_CTRL2_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:865</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_ae4a2f5a6393624dccaaa0fab51e88fe6"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#ae4a2f5a6393624dccaaa0fab51e88fe6">CMAC_CACHE_Type::CM_CACHE_MRM_MISSES_THRES_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_MRM_MISSES_THRES_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:302</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a8d73ac644226a71b201c2d12cd065f8c"><div class="ttname"><a href="struct_r_t_c___type.html#a8d73ac644226a71b201c2d12cd065f8c">RTC_Type::RTC_PDC_EVENT_CNT_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_PDC_EVENT_CNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:975</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a14aa03e64ff73aca893ce58f8a4e1c80"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14aa03e64ff73aca893ce58f8a4e1c80">QUADDEC_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:104</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_a099aace520944693735d64134ee0e5ea"><div class="ttname"><a href="struct_s_r_c1___type.html#a099aace520944693735d64134ee0e5ea">SRC1_Type::SRC1_IN2_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_IN2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1042</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a2402f87d07057748e11724bb901a837d"><div class="ttname"><a href="struct_s_r_c2___type.html#a2402f87d07057748e11724bb901a837d">SRC2_Type::SRC2_COEF0A_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_COEF0A_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1079</div></div>
<div class="ttc" id="astruct_s_y_s___w_d_o_g___type_html_a2c43f4c342b784c6d12b408bf2531c01"><div class="ttname"><a href="struct_s_y_s___w_d_o_g___type.html#a2c43f4c342b784c6d12b408bf2531c01">SYS_WDOG_Type::WATCHDOG_REG</a></div><div class="ttdeci">__IOM uint32_t WATCHDOG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1094</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a9b9d95985736dee81caef7ffcf229e7d"><div class="ttname"><a href="struct_i2_c___type.html#a9b9d95985736dee81caef7ffcf229e7d">I2C_Type::I2C_CLR_ACTIVITY_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_ACTIVITY_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:757</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a619843c122e6806477457651797bfec7"><div class="ttname"><a href="struct_s_r_c2___type.html#a619843c122e6806477457651797bfec7">SRC2_Type::SRC2_IN1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_IN1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1069</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a33e2aba585be60f757906d018b1aeb9e"><div class="ttname"><a href="struct_u_a_r_t___type.html#a33e2aba585be60f757906d018b1aeb9e">UART_Type::UART_SRBR_STHR3_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1255</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_aef6f1306d13f1ffae329d76dd759474a"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#aef6f1306d13f1ffae329d76dd759474a">TIMER3_Type::TIMER3_GPIO1_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_GPIO1_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1191</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html_a5041460c837c09eb3d65ef8102705035"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a5041460c837c09eb3d65ef8102705035">CHIP_VERSION_Type::CHIP_SWC_REG</a></div><div class="ttdeci">__IOM uint32_t CHIP_SWC_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:271</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a13122e66393af91575e0e4bd5ccf5cab"><div class="ttname"><a href="struct_s_r_c2___type.html#a13122e66393af91575e0e4bd5ccf5cab">SRC2_Type::SRC2_OUT_FS_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_OUT_FS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1068</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_ad110586d237dda141b489e303d55f052"><div class="ttname"><a href="struct_u_a_r_t___type.html#ad110586d237dda141b489e303d55f052">UART_Type::UART_UCV_REG</a></div><div class="ttdeci">__IOM uint32_t UART_UCV_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1284</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_abc5c7964a2ea2ab5b73b7393077134d4"><div class="ttname"><a href="struct_g_p_i_o___type.html#abc5c7964a2ea2ab5b73b7393077134d4">GPIO_Type::P1_01_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_01_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:679</div></div>
<div class="ttc" id="astruct_d_w___type_html_a0f84431e0c51571be4cea5dc389fa1d7"><div class="ttname"><a href="struct_d_w___type.html#a0f84431e0c51571be4cea5dc389fa1d7">DW_Type::AHB_DMA_CCLM3_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_CCLM3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:591</div></div>
<div class="ttc" id="astruct_c_r_g___c_o_m___type_html_a0b810f98c117928a0d8de551436b429f"><div class="ttname"><a href="struct_c_r_g___c_o_m___type.html#a0b810f98c117928a0d8de551436b429f">CRG_COM_Type::RESET_CLK_COM_REG</a></div><div class="ttdeci">__IOM uint32_t RESET_CLK_COM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:357</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a5038cd055739a2473bbd02ff2f527ea6"><div class="ttname"><a href="struct_d_m_a___type.html#a5038cd055739a2473bbd02ff2f527ea6">DMA_Type::DMA5_IDX_REG</a></div><div class="ttdeci">__IOM uint32_t DMA5_IDX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:554</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8acc19b5a8901ff01d534babd9e34be6e4"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8acc19b5a8901ff01d534babd9e34be6e4">RESERVED0_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:83</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a321f4be55a426cc199ac418a9ab6094a"><div class="ttname"><a href="struct_p_d_c___type.html#a321f4be55a426cc199ac418a9ab6094a">PDC_Type::PDC_CTRL0_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:863</div></div>
<div class="ttc" id="astruct_d_w___type_html_a70d41af9fd58807bbf4b446a56a490b5"><div class="ttname"><a href="struct_d_w___type.html#a70d41af9fd58807bbf4b446a56a490b5">DW_Type::AHB_DMA_PL2_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_PL2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:578</div></div>
<div class="ttc" id="astruct_a_n_a_m_i_s_c___b_i_f___type_html_a016eaa66778fe06ded75f22e0648c7f3"><div class="ttname"><a href="struct_a_n_a_m_i_s_c___b_i_f___type.html#a016eaa66778fe06ded75f22e0648c7f3">ANAMISC_BIF_Type::CLK_REF_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_REF_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:207</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_a98ae23b1dca8e3c778c88efadcff29c8"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#a98ae23b1dca8e3c778c88efadcff29c8">TIMER3_Type::TIMER3_PWM_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_PWM_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1198</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a0c240a34bf9cacb402ae88fe0fa5007e"><div class="ttname"><a href="struct_g_p_i_o___type.html#a0c240a34bf9cacb402ae88fe0fa5007e">GPIO_Type::P0_DATA_REG</a></div><div class="ttdeci">__IOM uint32_t P0_DATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:656</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_a621473dcb0de9168b5df8f3ee2290a90"><div class="ttname"><a href="struct_f_c_u___type.html#a621473dcb0de9168b5df8f3ee2290a90">FCU_Type::FLASH_PTERASE_SEG_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_PTERASE_SEG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:616</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ad268a2671bc7beb711cad42ddd7611c4"><div class="ttname"><a href="struct_d_m_a___type.html#ad268a2671bc7beb711cad42ddd7611c4">DMA_Type::DMA4_LEN_REG</a></div><div class="ttdeci">__IOM uint32_t DMA4_LEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:545</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a01cd3e5baa89f1e2f61da370941782af"><div class="ttname"><a href="struct_u_a_r_t___type.html#a01cd3e5baa89f1e2f61da370941782af">UART_Type::UART_SRR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1272</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a9146658a2036355f446a2b97ac9336bf"><div class="ttname"><a href="struct_d_m_a___type.html#a9146658a2036355f446a2b97ac9336bf">DMA_Type::DMA4_IDX_REG</a></div><div class="ttdeci">__IOM uint32_t DMA4_IDX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:547</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ac285f7d2c80b11051c98298ad2fe7fe2"><div class="ttname"><a href="struct_d_m_a___type.html#ac285f7d2c80b11051c98298ad2fe7fe2">DMA_Type::DMA1_LEN_REG</a></div><div class="ttdeci">__IOM uint32_t DMA1_LEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:524</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_a2b96be23178de1e5bd09f35f5012c2dd"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#a2b96be23178de1e5bd09f35f5012c2dd">AES_HASH_Type::CRYPTO_KEYS_START</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_KEYS_START</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:188</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_ab8e33b88a7033fa42de256c017cfc1ad"><div class="ttname"><a href="struct_s_p_i___type.html#ab8e33b88a7033fa42de256c017cfc1ad">SPI_Type::SPI_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1017</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a12240f509131e20b683622ed826e35fd"><div class="ttname"><a href="struct_r_t_c___type.html#a12240f509131e20b683622ed826e35fd">RTC_Type::RTC_PDC_EVENT_PERIOD_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_PDC_EVENT_PERIOD_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:972</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a4637af22e121234743ccebc98f748ca0"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a4637af22e121234743ccebc98f748ca0">CRG_TOP_Type::CLK_RTCDIV_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_RTCDIV_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:423</div></div>
<div class="ttc" id="astruct_p_d_c___type_html"><div class="ttname"><a href="struct_p_d_c___type.html">PDC_Type</a></div><div class="ttdoc">PDC registers (PDC)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:862</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a2328274486e44676a94dd56e7d8d4ff2"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a2328274486e44676a94dd56e7d8d4ff2">UART2_Type::UART2_IER_DLH_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_IER_DLH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1301</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a42eacaa2401e1239c2a814354d2b072f"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a42eacaa2401e1239c2a814354d2b072f">WAKEUP_Type::WKUP_SEL1_GPIO_P1_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_SEL1_GPIO_P1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1388</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_ad87cad9e809bbc5ef5d1b5538c4e3bad"><div class="ttname"><a href="struct_f_c_u___type.html#ad87cad9e809bbc5ef5d1b5538c4e3bad">FCU_Type::FLASH_RTERASE_TOT_CNT_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_RTERASE_TOT_CNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:617</div></div>
<div class="ttc" id="astruct_i2_c___type_html_aaef4a777d654024413d87292716e6a44"><div class="ttname"><a href="struct_i2_c___type.html#aaef4a777d654024413d87292716e6a44">I2C_Type::I2C_ENABLE_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_ENABLE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:761</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a772d74f42ba344a848da303266ff755d"><div class="ttname"><a href="struct_d_m_a___type.html#a772d74f42ba344a848da303266ff755d">DMA_Type::DMA3_A_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA3_A_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:535</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a840d9f96888c8170b0962454f2a2f764"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a840d9f96888c8170b0962454f2a2f764">CACHE_Type::CACHE_MRM_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_MRM_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:231</div></div>
<div class="ttc" id="astruct_i2_c___type_html_adfbffe64653d6eea0ebcd42b7fc3efa4"><div class="ttname"><a href="struct_i2_c___type.html#adfbffe64653d6eea0ebcd42b7fc3efa4">I2C_Type::I2C_CLR_INTR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_INTR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:750</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a15330835b0e350fbf90925c0c67f2161"><div class="ttname"><a href="struct_m_d_c_t___type.html#a15330835b0e350fbf90925c0c67f2161">MDCT_Type::MDCT_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:790</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_ada82c33afb2dfe6c7fa272021862548a"><div class="ttname"><a href="struct_u_a_r_t___type.html#ada82c33afb2dfe6c7fa272021862548a">UART_Type::UART_SBCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SBCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1274</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_a6d78274fc80bf4831a5c64d31bddd7d3"><div class="ttname"><a href="struct_s_p_i___type.html#a6d78274fc80bf4831a5c64d31bddd7d3">SPI_Type::SPI_CS_CONFIG_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_CS_CONFIG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1021</div></div>
<div class="ttc" id="astruct_c_r_g___p_e_r___type_html_ad6183b7ec72edb68458d847a35d344ec"><div class="ttname"><a href="struct_c_r_g___p_e_r___type.html#ad6183b7ec72edb68458d847a35d344ec">CRG_PER_Type::RESERVED</a></div><div class="ttdeci">__IM uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:373</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html"><div class="ttname"><a href="struct_s_r_c1___type.html">SRC1_Type</a></div><div class="ttdoc">SRC1 registers (SRC1)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1037</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a69894c98c76d2ae041a3142a582eca4a"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69894c98c76d2ae041a3142a582eca4a">CAPTIMER_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:112</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8f5f99956cf9765f17bcba6865b93ce2"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8f5f99956cf9765f17bcba6865b93ce2">SPI_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:89</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a902961acd3f061f039b16230d7d6c340"><div class="ttname"><a href="struct_d_m_a___type.html#a902961acd3f061f039b16230d7d6c340">DMA_Type::DMA_SET_INT_MASK_REG</a></div><div class="ttdeci">__IOM uint32_t DMA_SET_INT_MASK_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:560</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a13ba42d7f7c055f3d3e7d38d83142d8f"><div class="ttname"><a href="struct_p_d_c___type.html#a13ba42d7f7c055f3d3e7d38d83142d8f">PDC_Type::PDC_CTRL6_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL6_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:869</div></div>
<div class="ttc" id="astruct_c_r_g___a_u_d___type_html_a4dec0048207dc1f108381a0c7ce86d76"><div class="ttname"><a href="struct_c_r_g___a_u_d___type.html#a4dec0048207dc1f108381a0c7ce86d76">CRG_AUD_Type::SRC_DIV_REG</a></div><div class="ttdeci">__IOM uint32_t SRC_DIV_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:338</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a6dce783cacb6dc193637111f5ab1b8de"><div class="ttname"><a href="struct_d_m_a___type.html#a6dce783cacb6dc193637111f5ab1b8de">DMA_Type::DMA5_INT_REG</a></div><div class="ttdeci">__IOM uint32_t DMA5_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:551</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_ae8482deeaeec557be5f7fbdd7b0167c8"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#ae8482deeaeec557be5f7fbdd7b0167c8">CRG_TOP_Type::P0_RESET_PAD_LATCH_REG</a></div><div class="ttdeci">__IOM uint32_t P0_RESET_PAD_LATCH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:428</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a27a16c87565485efd8bc2e27fed88780"><div class="ttname"><a href="struct_p_d_c___type.html#a27a16c87565485efd8bc2e27fed88780">PDC_Type::PDC_CTRL7_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL7_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:870</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a9021e752301c8006df0ecf7dfc535568"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a9021e752301c8006df0ecf7dfc535568">UART2_Type::UART2_SBCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SBCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1332</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_a78df0906d9fe3a6efd0d76a43d7f6aa1"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#a78df0906d9fe3a6efd0d76a43d7f6aa1">TIMER3_Type::TIMER3_TIMER_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_TIMER_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1189</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ad98020ec44cf833fe4b8ce36f0da50d1"><div class="ttname"><a href="struct_i2_c___type.html#ad98020ec44cf833fe4b8ce36f0da50d1">I2C_Type::I2C_DMA_CR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_DMA_CR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:768</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_abbf4b70cf58c761116f22ddb5a1fa488"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#abbf4b70cf58c761116f22ddb5a1fa488">TIMER2_Type::TIMER2_CAPTURE_GPIO1_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_CAPTURE_GPIO1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1168</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:72</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_a1659fb62722ea7b71e2325e8ed9aee49"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#a1659fb62722ea7b71e2325e8ed9aee49">AES_HASH_Type::CRYPTO_MREG1_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_MREG1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:184</div></div>
<div class="ttc" id="astruct_a_n_a_m_i_s_c___b_i_f___type_html_ac4ac0ca92b2d2198e7bd10d83f4f0a4a"><div class="ttname"><a href="struct_a_n_a_m_i_s_c___b_i_f___type.html#ac4ac0ca92b2d2198e7bd10d83f4f0a4a">ANAMISC_BIF_Type::CLK_REF_CNT_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_REF_CNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:206</div></div>
<div class="ttc" id="astruct_g_p_r_e_g___type_html_adcbd19e54c7e56d99e99f80043ef2b3d"><div class="ttname"><a href="struct_g_p_r_e_g___type.html#adcbd19e54c7e56d99e99f80043ef2b3d">GPREG_Type::GP_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t GP_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:717</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_aac9a8b79287f3f4970eaf91324092c3d"><div class="ttname"><a href="struct_s_r_c1___type.html#aac9a8b79287f3f4970eaf91324092c3d">SRC1_Type::SRC1_OUT2_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_OUT2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1044</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_a3993c438c0a797b59ee58f1008e3c5cc"><div class="ttname"><a href="struct_f_c_u___type.html#a3993c438c0a797b59ee58f1008e3c5cc">FCU_Type::FLASH_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:610</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a64733fde195f6e2ac98a500a84a75161"><div class="ttname"><a href="struct_r_t_c___type.html#a64733fde195f6e2ac98a500a84a75161">RTC_Type::RTC_KEEP_RTC_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_KEEP_RTC_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:968</div></div>
<div class="ttc" id="astruct_s_d_a_d_c___type_html_a3bae5e3046544a64091b7bdfc99834ea"><div class="ttname"><a href="struct_s_d_a_d_c___type.html#a3bae5e3046544a64091b7bdfc99834ea">SDADC_Type::SDADC_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t SDADC_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:990</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9cda5594d898247bfa9d16ad966724da"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cda5594d898247bfa9d16ad966724da">SecureFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:77</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_abe72d13c0011b9e6defc937d468a6e84"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#abe72d13c0011b9e6defc937d468a6e84">AES_HASH_Type::CRYPTO_CLRIRQ_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_CLRIRQ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:182</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_a84991076ce428fabf2b4d2497c85a53d"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#a84991076ce428fabf2b4d2497c85a53d">CMAC_CACHE_Type::CM_CACHE_MRM_HITS_THRES_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_MRM_HITS_THRES_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:304</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a32d189cddb02eac4c9284d0535716bff"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a32d189cddb02eac4c9284d0535716bff">UART2_Type::UART2_MSR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_MSR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1307</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a1500822867d224f56679c4533d15a9b3"><div class="ttname"><a href="struct_i2_c___type.html#a1500822867d224f56679c4533d15a9b3">I2C_Type::I2C_CON_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CON_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:734</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_a55f686f23d4d47545226bd0628b88ac2"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#a55f686f23d4d47545226bd0628b88ac2">MEMCTRL_Type::BUSY_RESET_REG</a></div><div class="ttdeci">__IOM uint32_t BUSY_RESET_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:828</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a3b1aa26d94e649c709e2be6d8a613cfd"><div class="ttname"><a href="struct_g_p_i_o___type.html#a3b1aa26d94e649c709e2be6d8a613cfd">GPIO_Type::P0_06_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_06_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:668</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a8b13fa3ed55079e355cccc47a36f5f27"><div class="ttname"><a href="struct_m_d_c_t___type.html#a8b13fa3ed55079e355cccc47a36f5f27">MDCT_Type::MDCT_STAGE3_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_STAGE3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:797</div></div>
<div class="ttc" id="astruct_d_w___type_html_afb14d5b308eae749331a78ebc4c50a30"><div class="ttname"><a href="struct_d_w___type.html#afb14d5b308eae749331a78ebc4c50a30">DW_Type::AHB_DMA_TCL_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_TCL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:588</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_ad4e63effce980f5d096baadd0336e056"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#ad4e63effce980f5d096baadd0336e056">CRG_TOP_Type::CLK_XTAL32K_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_XTAL32K_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:420</div></div>
<div class="ttc" id="astruct_s_y_s_b___type_html"><div class="ttname"><a href="struct_s_y_s_b___type.html">SYSB_Type</a></div><div class="ttdoc">SYSB registers (SYSB)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1109</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html_aea64b6fd04168b2a1b46bf251e92ef84"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#aea64b6fd04168b2a1b46bf251e92ef84">CHIP_VERSION_Type::CHIP_TEST1_REG</a></div><div class="ttdeci">__IOM uint32_t CHIP_TEST1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:274</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html">TIMER3_Type</a></div><div class="ttdoc">TIMER3 registers (TIMER3)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1187</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_a3f6f5b7eeff095898a3780f65f3cd785"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#a3f6f5b7eeff095898a3780f65f3cd785">CMAC_CACHE_Type::CM_CACHE_RESET_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_RESET_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:318</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_a847e1ee89f2683b3551274160ca31f9c"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#a847e1ee89f2683b3551274160ca31f9c">CRG_XTAL_Type::CLKDBLR_CTRL2_REG</a></div><div class="ttdeci">__IOM uint32_t CLKDBLR_CTRL2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:482</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a73c198cd2ebd6503ae53b490b6f1d56a"><div class="ttname"><a href="struct_i2_c___type.html#a73c198cd2ebd6503ae53b490b6f1d56a">I2C_Type::I2C_CLR_RX_DONE_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_RX_DONE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:756</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ab37a9907140ac0c1244d79d9f31b81bf"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ab37a9907140ac0c1244d79d9f31b81bf">UART2_Type::UART2_SRBR_STHR1_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1311</div></div>
<div class="ttc" id="astruct_g_p_r_e_g___type_html"><div class="ttname"><a href="struct_g_p_r_e_g___type.html">GPREG_Type</a></div><div class="ttdoc">GPREG registers (GPREG)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:711</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_a98877c67cb5f11f2da2ed1a82aa5f12b"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#a98877c67cb5f11f2da2ed1a82aa5f12b">CRG_XTAL_Type::CLKDBLR_CTRL1_REG</a></div><div class="ttdeci">__IOM uint32_t CLKDBLR_CTRL1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:480</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a08fd9362b90e214ad1e8a2aa579e85a4"><div class="ttname"><a href="struct_d_m_a___type.html#a08fd9362b90e214ad1e8a2aa579e85a4">DMA_Type::DMA0_INT_REG</a></div><div class="ttdeci">__IOM uint32_t DMA0_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:516</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_afd20bea5719c8739c78ea4fb63060472"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#afd20bea5719c8739c78ea4fb63060472">TIMER_Type::TIMER_CAPTURE_GPIO1_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_CAPTURE_GPIO1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1135</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a06bd3617067fa0f8292631ee2080d6a2"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a06bd3617067fa0f8292631ee2080d6a2">UART2_Type::UART2_LCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_LCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1304</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a255db7b21f696c3378fc7199fb1ef20e"><div class="ttname"><a href="struct_g_p_i_o___type.html#a255db7b21f696c3378fc7199fb1ef20e">GPIO_Type::P0_15_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_15_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:677</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ae2212ad45f34405a95cb75e6960133be"><div class="ttname"><a href="struct_i2_c___type.html#ae2212ad45f34405a95cb75e6960133be">I2C_Type::I2C_HS_MADDR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_HS_MADDR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:737</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a2b204f757b86065c7573868a0e66d88c"><div class="ttname"><a href="struct_r_t_c___type.html#a2b204f757b86065c7573868a0e66d88c">RTC_Type::RTC_INTERRUPT_ENABLE_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_INTERRUPT_ENABLE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:964</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a0db77ef0c1b712f678b553f6c2dfe1af"><div class="ttname"><a href="struct_u_a_r_t___type.html#a0db77ef0c1b712f678b553f6c2dfe1af">UART_Type::UART_SRBR_STHR2_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1254</div></div>
<div class="ttc" id="astruct_s_d_a_d_c___type_html_aa51d034f5692b38084114b72ed8a4e87"><div class="ttname"><a href="struct_s_d_a_d_c___type.html#aa51d034f5692b38084114b72ed8a4e87">SDADC_Type::SDADC_AUDIO_FILT_REG</a></div><div class="ttdeci">__IOM uint32_t SDADC_AUDIO_FILT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:997</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_aebc5dc4ecc05a02ccb6d2fb27dad2c98"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#aebc5dc4ecc05a02ccb6d2fb27dad2c98">CRG_TOP_Type::CLK_RC32M_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_RC32M_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:421</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a22e8acc7c5ba4401063e6561ed7c4a0a"><div class="ttname"><a href="struct_u_a_r_t___type.html#a22e8acc7c5ba4401063e6561ed7c4a0a">UART_Type::UART_SCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1250</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_ae8fb807f5b8fc9f056edfdd3b7444689"><div class="ttname"><a href="struct_p_d_c___type.html#ae8fb807f5b8fc9f056edfdd3b7444689">PDC_Type::PDC_CONFIG_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CONFIG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:882</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4968eb85558b7cd25e0f0fa1b839f881"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:84</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html"><div class="ttname"><a href="struct_m_d_c_t___type.html">MDCT_Type</a></div><div class="ttdoc">MDCT registers (MDCT)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:789</div></div>
<div class="ttc" id="astruct_i2_c___type_html_af8fa460c67a04ec0ce7938ee39b9aa70"><div class="ttname"><a href="struct_i2_c___type.html#af8fa460c67a04ec0ce7938ee39b9aa70">I2C_Type::I2C_IC_FS_SPKLEN_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_IC_FS_SPKLEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:774</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a65ef270cf496da25f7a37c73f7ad88ed"><div class="ttname"><a href="struct_i2_c___type.html#a65ef270cf496da25f7a37c73f7ad88ed">I2C_Type::I2C_IC_HS_SPKLEN_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_IC_HS_SPKLEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:775</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_a5b7c0f2f2bb64c893b943a32adcf593b"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#a5b7c0f2f2bb64c893b943a32adcf593b">TIMER2_Type::TIMER2_GPIO2_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_GPIO2_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1164</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad71aa66ace07467c156a70b21635b39d"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71aa66ace07467c156a70b21635b39d">SRC2_IN_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:94</div></div>
<div class="ttc" id="astruct_d_w___type_html_a8244118b830ac44d310539b888c85698"><div class="ttname"><a href="struct_d_w___type.html#a8244118b830ac44d310539b888c85698">DW_Type::AHB_DMA_PL3_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_PL3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:580</div></div>
<div class="ttc" id="astruct_i2_c___type_html_aa2d911082db4a34b5d36896b4d99063e"><div class="ttname"><a href="struct_i2_c___type.html#aa2d911082db4a34b5d36896b4d99063e">I2C_Type::I2C_SS_SCL_HCNT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_SS_SCL_HCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:739</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html_accf89732e5a8ab68f3f97c8ea2b0f055"><div class="ttname"><a href="struct_g_p_a_d_c___type.html#accf89732e5a8ab68f3f97c8ea2b0f055">GPADC_Type::GP_ADC_CTRL3_REG</a></div><div class="ttdeci">__IOM uint32_t GP_ADC_CTRL3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:635</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ae7bee7aad7dcec536e8621fcaf7a447b"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ae7bee7aad7dcec536e8621fcaf7a447b">UART2_Type::UART2_SRBR_STHR7_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR7_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1317</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_a95c9ab9f2445fdbbb53769ae34b572fe"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#a95c9ab9f2445fdbbb53769ae34b572fe">CMAC_CACHE_Type::CM_CACHE_MRM_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_MRM_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:298</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_af131e8390b8b048ad9af94ff190969de"><div class="ttname"><a href="struct_p_d_c___type.html#af131e8390b8b048ad9af94ff190969de">PDC_Type::PDC_ACKNOWLEDGE_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_ACKNOWLEDGE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:876</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_a2258b77cc33732c2324d5478acc9acbd"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#a2258b77cc33732c2324d5478acc9acbd">TIMER3_Type::TIMER3_SETTINGS_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_SETTINGS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1193</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_a1066c947d049a13321117acd4360a30c"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#a1066c947d049a13321117acd4360a30c">TIMER2_Type::TIMER2_TIMER_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_TIMER_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1161</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a75600c8faf57390b3a9d52cc38043e79"><div class="ttname"><a href="struct_d_m_a___type.html#a75600c8faf57390b3a9d52cc38043e79">DMA_Type::DMA1_IDX_REG</a></div><div class="ttdeci">__IOM uint32_t DMA1_IDX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:526</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_ae0d9333f9744f36bdec58bdd56b75614"><div class="ttname"><a href="struct_f_c_u___type.html#ae0d9333f9744f36bdec58bdd56b75614">FCU_Type::FLASH_PTPROG_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_PTPROG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:612</div></div>
<div class="ttc" id="astruct_d_w___type_html"><div class="ttname"><a href="struct_d_w___type.html">DW_Type</a></div><div class="ttdoc">DW registers (DW)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:575</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ad22cfab0fcb63857d5a44c767eb698bd"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ad22cfab0fcb63857d5a44c767eb698bd">UART2_Type::UART2_SRBR_STHR9_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR9_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1319</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a38d4af13623a424807993e4788f4c808"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a38d4af13623a424807993e4788f4c808">UART2_Type::UART2_TAR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_TAR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1342</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a378c7a7f92f99382b67d9da34a1e4218"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a378c7a7f92f99382b67d9da34a1e4218">TIMER_Type::TIMER_GPIO3_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_GPIO3_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1140</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a5e0c697f1b8f96f4db749eed576e18cd"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a5e0c697f1b8f96f4db749eed576e18cd">CACHE_Type::CACHE_MRM_HITS_THRES_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_MRM_HITS_THRES_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:237</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a5cd8fe54a53fc3480322a97c68656eb1"><div class="ttname"><a href="struct_d_m_a___type.html#a5cd8fe54a53fc3480322a97c68656eb1">DMA_Type::DMA2_IDX_REG</a></div><div class="ttdeci">__IOM uint32_t DMA2_IDX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:533</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a7ae5cd608d6760f7513baac96da53d39"><div class="ttname"><a href="struct_s_r_c2___type.html#a7ae5cd608d6760f7513baac96da53d39">SRC2_Type::SRC2_MUX_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_MUX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1073</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97a34027a8b1017d42d1d6320381e48"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:98</div></div>
<div class="ttc" id="astruct_s_d_a_d_c___type_html_a537a75753c60f698103df1ab69141ac1"><div class="ttname"><a href="struct_s_d_a_d_c___type.html#a537a75753c60f698103df1ab69141ac1">SDADC_Type::SDADC_OFFS_CORR_REG</a></div><div class="ttdeci">__IOM uint32_t SDADC_OFFS_CORR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:994</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a296c03b412ae013f77db70206b9ab07c"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a296c03b412ae013f77db70206b9ab07c">WAKEUP_Type::WKUP_SEL1_GPIO_P0_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_SEL1_GPIO_P0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1386</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_afb2ef0359c5cd584bcad215e4220af6a"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#afb2ef0359c5cd584bcad215e4220af6a">CMAC_CACHE_Type::CM_CACHE_CTRL2_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_CTRL2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:291</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a11b19013ac32cb7185c8461d883e7854"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a11b19013ac32cb7185c8461d883e7854">TIMER_Type::TIMER_GPIO4_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_GPIO4_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1141</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a5dbe6069f8a721f5a2d1f312b108e060"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a5dbe6069f8a721f5a2d1f312b108e060">CACHE_Type::CACHE_MRM_MISSES_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_MRM_MISSES_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:229</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab99868447f16ffcee7e1a8ae44b190c5"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab99868447f16ffcee7e1a8ae44b190c5">TIMER4_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:115</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_a3317f7b35d082de300685b7243232bd9"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#a3317f7b35d082de300685b7243232bd9">CMAC_CACHE_Type::CM_CACHE_MRM_TINT_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_MRM_TINT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:300</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_a1e1f221edb5c0914803f4d1c72de0c75"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#a1e1f221edb5c0914803f4d1c72de0c75">CRG_XTAL_Type::XTAL32M_STAT0_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_STAT0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:477</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_afac17bb04f2ee884cd8dccb238707929"><div class="ttname"><a href="struct_u_a_r_t___type.html#afac17bb04f2ee884cd8dccb238707929">UART_Type::UART_SRBR_STHR5_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR5_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1257</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a84279854b84ed6607b0dbbbf46a2f17c"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a84279854b84ed6607b0dbbbf46a2f17c">QSPIC_Type::QSPIC_MEMBLEN_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_MEMBLEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:920</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html">CMAC_CACHE_Type</a></div><div class="ttdoc">CMAC_CACHE registers (CMAC_CACHE)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:289</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_ad5912dd209085343320dc5e8afdcd001"><div class="ttname"><a href="struct_r_t_c___type.html#ad5912dd209085343320dc5e8afdcd001">RTC_Type::RTC_TIME_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_TIME_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:958</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html_a06627bb5f6949a0995fb7242e20d209f"><div class="ttname"><a href="struct_g_p_a_d_c___type.html#a06627bb5f6949a0995fb7242e20d209f">GPADC_Type::GP_ADC_OFFN_REG</a></div><div class="ttdeci">__IOM uint32_t GP_ADC_OFFN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:638</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a3c69ed769f73c8e5e6de383d9abca033"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a3c69ed769f73c8e5e6de383d9abca033">TIMER_Type::TIMER_TIMER_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_TIMER_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1128</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ae1877535d186aad0ddff3bf19bc28d89"><div class="ttname"><a href="struct_g_p_i_o___type.html#ae1877535d186aad0ddff3bf19bc28d89">GPIO_Type::P0_13_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_13_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:675</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a4bc8bf2c8c4c7e98963467cc3b1d3968"><div class="ttname"><a href="struct_m_d_c_t___type.html#a4bc8bf2c8c4c7e98963467cc3b1d3968">MDCT_Type::MDCT_STAGE7_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_STAGE7_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:801</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_ab3bf21969d6f462b6f302da795609392"><div class="ttname"><a href="struct_p_d_c___type.html#ab3bf21969d6f462b6f302da795609392">PDC_Type::PDC_PENDING_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_PENDING_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:877</div></div>
<div class="ttc" id="astruct_s_y_s_b___type_html_aa6bd9e1782d77add8ffe48188c3de0a2"><div class="ttname"><a href="struct_s_y_s_b___type.html#aa6bd9e1782d77add8ffe48188c3de0a2">SYSB_Type::QSPI_ARB_REG</a></div><div class="ttdeci">__IOM uint32_t QSPI_ARB_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1110</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_ad0a3196afdd8cc78d59d01477f909bc3"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#ad0a3196afdd8cc78d59d01477f909bc3">QSPIC_Type::QSPIC_ERASECTRL_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_ERASECTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:908</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a2d19a99b0c77e3e3de7f3690ddb98747"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a2d19a99b0c77e3e3de7f3690ddb98747">CACHE_Type::CACHE_MRM_HITS1WS_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_MRM_HITS1WS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:247</div></div>
<div class="ttc" id="astruct_a_n_a_m_i_s_c___b_i_f___type_html_ac2d2e277556ffdb8cb1c5151b0bf5da6"><div class="ttname"><a href="struct_a_n_a_m_i_s_c___b_i_f___type.html#ac2d2e277556ffdb8cb1c5151b0bf5da6">ANAMISC_BIF_Type::CLK_CAL_IRQ_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_CAL_IRQ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:208</div></div>
<div class="ttc" id="astruct_p_c_m1___type_html_a4b47870f354f47ec9b8d07b3002c55b7"><div class="ttname"><a href="struct_p_c_m1___type.html#a4b47870f354f47ec9b8d07b3002c55b7">PCM1_Type::PCM1_IN1_REG</a></div><div class="ttdeci">__IOM uint32_t PCM1_IN1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:845</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a8f3fa35829cc72707c3039df215ee00d"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a8f3fa35829cc72707c3039df215ee00d">QSPIC_Type::QSPIC_GP_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_GP_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:917</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a90a4a85f01060770c38a1172128aa0d4"><div class="ttname"><a href="struct_i2_c___type.html#a90a4a85f01060770c38a1172128aa0d4">I2C_Type::I2C_ACK_GENERAL_CALL_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_ACK_GENERAL_CALL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:772</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a974308341695cd1386cde0fad1fc8951"><div class="ttname"><a href="struct_g_p_i_o___type.html#a974308341695cd1386cde0fad1fc8951">GPIO_Type::P1_08_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_08_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:686</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_ae859f069385150f266100136d32232d1"><div class="ttname"><a href="struct_u_a_r_t___type.html#ae859f069385150f266100136d32232d1">UART_Type::UART_STET_REG</a></div><div class="ttdeci">__IOM uint32_t UART_STET_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1278</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a84ebe576c12230e04c694d3187211263"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a84ebe576c12230e04c694d3187211263">MDCT_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:96</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_aab5739d139badd977ddc8fd03e0f0eb4"><div class="ttname"><a href="struct_p_d_c___type.html#aab5739d139badd977ddc8fd03e0f0eb4">PDC_Type::PDC_PENDING_CM33_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_PENDING_CM33_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:879</div></div>
<div class="ttc" id="astruct_q_u_a_d_e_c___type_html_a37c1118f9956a2f5e612525cb4766c8b"><div class="ttname"><a href="struct_q_u_a_d_e_c___type.html#a37c1118f9956a2f5e612525cb4766c8b">QUADEC_Type::QDEC_CLOCKDIV_REG</a></div><div class="ttdeci">__IOM uint32_t QDEC_CLOCKDIV_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:938</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_a40d84e93cebb12126bfdae3146aedf9d"><div class="ttname"><a href="struct_s_r_c1___type.html#a40d84e93cebb12126bfdae3146aedf9d">SRC1_Type::SRC1_OUT_FS_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_OUT_FS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1040</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_ab636600b130eb9d50fa1b00f7e69b3a2"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#ab636600b130eb9d50fa1b00f7e69b3a2">MEMCTRL_Type::CMI_SHARED_BASE_REG</a></div><div class="ttdeci">__IOM uint32_t CMI_SHARED_BASE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:825</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_a1016c7a3f5e12fb1dde7320eb6fe133c"><div class="ttname"><a href="struct_s_r_c1___type.html#a1016c7a3f5e12fb1dde7320eb6fe133c">SRC1_Type::SRC1_COEF0A_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_COEF0A_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1051</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_abf7b2795b35cbea1a455770afa32a187"><div class="ttname"><a href="struct_g_p_i_o___type.html#abf7b2795b35cbea1a455770afa32a187">GPIO_Type::P0_RESET_DATA_REG</a></div><div class="ttdeci">__IOM uint32_t P0_RESET_DATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:660</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a0189b68624f57fc2fd4153eb80bf0151"><div class="ttname"><a href="struct_g_p_i_o___type.html#a0189b68624f57fc2fd4153eb80bf0151">GPIO_Type::P0_04_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_04_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:666</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a6d9abf68654a11181094897cf0e24ce7"><div class="ttname"><a href="struct_i2_c___type.html#a6d9abf68654a11181094897cf0e24ce7">I2C_Type::I2C_SDA_SETUP_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_SDA_SETUP_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:771</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_ab9a1b1a66064e2230bade62572cdee17"><div class="ttname"><a href="struct_s_r_c2___type.html#ab9a1b1a66064e2230bade62572cdee17">SRC2_Type::SRC2_COEF10_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_COEF10_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1074</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_ab790c7bcd088bf434368e1b7186a08aa"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#ab790c7bcd088bf434368e1b7186a08aa">AES_HASH_Type::CRYPTO_MREG3_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_MREG3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:186</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_a1f7f7eeb17fc5573bdc8d5fc57df230e"><div class="ttname"><a href="struct_s_p_i___type.html#a1f7f7eeb17fc5573bdc8d5fc57df230e">SPI_Type::SPI_FIFO_CONFIG_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_FIFO_CONFIG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1015</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7bbbe37529656b2085a223293d516a36"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7bbbe37529656b2085a223293d516a36">CLK_CALIBRATION_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:107</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html_aa94c2c907d4e416034f065f8ad1192e2"><div class="ttname"><a href="struct_g_p_a_d_c___type.html#aa94c2c907d4e416034f065f8ad1192e2">GPADC_Type::GP_ADC_RESULT_REG</a></div><div class="ttdeci">__IOM uint32_t GP_ADC_RESULT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:641</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_aab5e91c9b162869d9cef6e9228c53d98"><div class="ttname"><a href="struct_g_p_i_o___type.html#aab5e91c9b162869d9cef6e9228c53d98">GPIO_Type::P1_RESET_DATA_REG</a></div><div class="ttdeci">__IOM uint32_t P1_RESET_DATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:661</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_aff216344f16fa9078971d15cf526b5d9"><div class="ttname"><a href="struct_u_a_r_t2___type.html#aff216344f16fa9078971d15cf526b5d9">UART2_Type::UART2_HTX_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_HTX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1337</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a10f43ccbe57953ed4eb6244bab455b42"><div class="ttname"><a href="struct_g_p_i_o___type.html#a10f43ccbe57953ed4eb6244bab455b42">GPIO_Type::P1_00_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_00_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:678</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_aee35fe3e9a84a55359f3b2cf9b6b304f"><div class="ttname"><a href="struct_g_p_i_o___type.html#aee35fe3e9a84a55359f3b2cf9b6b304f">GPIO_Type::P0_12_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_12_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:674</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a10dd670ca215071fea3eb4e0fcd49635"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a10dd670ca215071fea3eb4e0fcd49635">UART2_Type::UART2_SRBR_STHR13_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR13_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1323</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_acfb6540c2387b25ea59dd1bd523ebed6"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#acfb6540c2387b25ea59dd1bd523ebed6">CRG_XTAL_Type::XTAL32M_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:474</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_aa0b84adacaa465f6fe5b802383dddb62"><div class="ttname"><a href="struct_u_a_r_t2___type.html#aa0b84adacaa465f6fe5b802383dddb62">UART2_Type::UART2_LCR_EXT</a></div><div class="ttdeci">__IOM uint32_t UART2_LCR_EXT</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1343</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_a1d6e0c40e4dfef0607fde3d8ea49b1b8"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#a1d6e0c40e4dfef0607fde3d8ea49b1b8">MEMCTRL_Type::RESERVED</a></div><div class="ttdeci">__IM uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:817</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a388c88c6ac7ae88d452bcb590bd7c656"><div class="ttname"><a href="struct_d_m_a___type.html#a388c88c6ac7ae88d452bcb590bd7c656">DMA_Type::DMA1_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t DMA1_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:525</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a9308e66f5f3365cda5bd7c146d02280a"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a9308e66f5f3365cda5bd7c146d02280a">UART2_Type::UART2_SRBR_STHR11_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR11_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1321</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a32a0403d34a3de0f8b5b25e9ddcbaf24"><div class="ttname"><a href="struct_g_p_i_o___type.html#a32a0403d34a3de0f8b5b25e9ddcbaf24">GPIO_Type::P0_SET_DATA_REG</a></div><div class="ttdeci">__IOM uint32_t P0_SET_DATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:658</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a9c742f898443bb3458e88d945663556c"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a9c742f898443bb3458e88d945663556c">CACHE_Type::CACHE_MRM_MISSES_THRES_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_MRM_MISSES_THRES_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:235</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ad9f31d84546dddc62c82cf52c839c1a3"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ad9f31d84546dddc62c82cf52c839c1a3">UART2_Type::UART2_SRT_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1335</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html"><div class="ttname"><a href="struct_c_a_c_h_e___type.html">CACHE_Type</a></div><div class="ttdoc">CACHE registers (CACHE)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:222</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html_a23ece639e28f7febff7f883552e2aed8"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a23ece639e28f7febff7f883552e2aed8">CHIP_VERSION_Type::CHIP_ID1_REG</a></div><div class="ttdeci">__IOM uint32_t CHIP_ID1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:267</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_ad80d53b70489cc5faf94160c77449d5a"><div class="ttname"><a href="struct_f_c_u___type.html#ad80d53b70489cc5faf94160c77449d5a">FCU_Type::FLASH_PTME_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_PTME_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:614</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a674fb738d13fb1ad3395605dd4e0513d"><div class="ttname"><a href="struct_g_p_i_o___type.html#a674fb738d13fb1ad3395605dd4e0513d">GPIO_Type::P1_DATA_REG</a></div><div class="ttdeci">__IOM uint32_t P1_DATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:657</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_ab7a5864327bb57056265c683ae308b25"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#ab7a5864327bb57056265c683ae308b25">TIMER3_Type::TIMER3_GPIO2_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_GPIO2_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1192</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_ad0c8cc539c6b17930eb656931afd9ba0"><div class="ttname"><a href="struct_u_a_r_t___type.html#ad0c8cc539c6b17930eb656931afd9ba0">UART_Type::UART_SRBR_STHR7_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR7_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1259</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a67eca987fee6266fd2b705189640990b"><div class="ttname"><a href="struct_d_m_a___type.html#a67eca987fee6266fd2b705189640990b">DMA_Type::DMA4_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t DMA4_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:546</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6bf3c9e5a1e0d9833a11857f65c76114"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6bf3c9e5a1e0d9833a11857f65c76114">GPADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:108</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a09f2b3a764aedf5f4916ccab0c8f70c8"><div class="ttname"><a href="struct_p_d_c___type.html#a09f2b3a764aedf5f4916ccab0c8f70c8">PDC_Type::PDC_CTRL8_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL8_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:871</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a8d96b434f94b93b0c14c0763cc5d7e51"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a8d96b434f94b93b0c14c0763cc5d7e51">TIMER_Type::TIMER_CAPTURE_GPIO3_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_CAPTURE_GPIO3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1142</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_af578d8e01d694f0ca8f7f0c4eb7ecb2b"><div class="ttname"><a href="struct_u_a_r_t___type.html#af578d8e01d694f0ca8f7f0c4eb7ecb2b">UART_Type::UART_SRT_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1277</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a9c6b55db570ad1fd55e81091e08c5819"><div class="ttname"><a href="struct_m_d_c_t___type.html#a9c6b55db570ad1fd55e81091e08c5819">MDCT_Type::MDCT_ZBASE_ADDR_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_ZBASE_ADDR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:793</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html_a4f9c245bfab4e8f1c616d438b27e4f54"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a4f9c245bfab4e8f1c616d438b27e4f54">CHIP_VERSION_Type::CHIP_ID4_REG</a></div><div class="ttdeci">__IOM uint32_t CHIP_ID4_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:270</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_a07c77251dc7c98d11ed6f7a4a6946bdb"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#a07c77251dc7c98d11ed6f7a4a6946bdb">TIMER4_Type::TIMER4_PRESCALER_VAL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_PRESCALER_VAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1224</div></div>
<div class="ttc" id="astruct_d_w___type_html_a7241055c2fd70425f81b6cb3319609fd"><div class="ttname"><a href="struct_d_w___type.html#a7241055c2fd70425f81b6cb3319609fd">DW_Type::AHB_DMA_PL4_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_PL4_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:582</div></div>
<div class="ttc" id="astruct_s_d_a_d_c___type_html"><div class="ttname"><a href="struct_s_d_a_d_c___type.html">SDADC_Type</a></div><div class="ttdoc">SDADC registers (SDADC)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:989</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_add8b74f4209c707b00cd0a4ad394157c"><div class="ttname"><a href="struct_u_a_r_t2___type.html#add8b74f4209c707b00cd0a4ad394157c">UART2_Type::UART2_SRBR_STHR8_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR8_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1318</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_aa2d123a497126284ab87db41ba59a780"><div class="ttname"><a href="struct_s_r_c1___type.html#aa2d123a497126284ab87db41ba59a780">SRC1_Type::SRC1_IN1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_IN1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1041</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_a73852f2664939ef5f0a97dd9ee8a96b8"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#a73852f2664939ef5f0a97dd9ee8a96b8">AES_HASH_Type::CRYPTO_LEN_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_LEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:179</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_af07150bf41245bc8adc0ab8f88d1c699"><div class="ttname"><a href="struct_p_d_c___type.html#af07150bf41245bc8adc0ab8f88d1c699">PDC_Type::PDC_CTRL10_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL10_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:873</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_a2413ea8fecb5a8532117bf9006e62674"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#a2413ea8fecb5a8532117bf9006e62674">CRG_XTAL_Type::XTAL32M_FSM_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_FSM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:473</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ab7b130d739fb8f059d7f2c24f5e8607e"><div class="ttname"><a href="struct_i2_c___type.html#ab7b130d739fb8f059d7f2c24f5e8607e">I2C_Type::I2C_DATA_CMD_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_DATA_CMD_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:738</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_afa979a8c539240ba0db0bbc35e3472d6"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#afa979a8c539240ba0db0bbc35e3472d6">TIMER_Type::TIMER_SHOTWIDTH_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_SHOTWIDTH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1133</div></div>
<div class="ttc" id="astruct_q_u_a_d_e_c___type_html_a18b2e4a1f34d33fafa91d276a975a030"><div class="ttname"><a href="struct_q_u_a_d_e_c___type.html#a18b2e4a1f34d33fafa91d276a975a030">QUADEC_Type::QDEC_XCNT_REG</a></div><div class="ttdeci">__IOM uint32_t QDEC_XCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:936</div></div>
<div class="ttc" id="astruct_i2_c___type_html_aa64e18eb1372e0d118c66df60c8640ff"><div class="ttname"><a href="struct_i2_c___type.html#aa64e18eb1372e0d118c66df60c8640ff">I2C_Type::I2C_SS_SCL_LCNT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_SS_SCL_LCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:740</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_a3c3714de35f399ff5a367b7e949b4026"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#a3c3714de35f399ff5a367b7e949b4026">AES_HASH_Type::CRYPTO_MREG2_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_MREG2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:185</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ab145a34332e2c5abe66c5b0d150def26"><div class="ttname"><a href="struct_i2_c___type.html#ab145a34332e2c5abe66c5b0d150def26">I2C_Type::I2C_RAW_INTR_STAT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_RAW_INTR_STAT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:747</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_a6cb4003316ef69f38dcf3035433181fc"><div class="ttname"><a href="struct_s_p_i___type.html#a6cb4003316ef69f38dcf3035433181fc">SPI_Type::SPI_FIFO_READ_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_FIFO_READ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1019</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a813c488025e07c51368ce982ce8c4e84"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a813c488025e07c51368ce982ce8c4e84">TIMER_Type::TIMER_GPIO2_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_GPIO2_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1131</div></div>
<div class="ttc" id="astruct_d_w___type_html_a49693e8c82bded5f384fcf75dfc16ece"><div class="ttname"><a href="struct_d_w___type.html#a49693e8c82bded5f384fcf75dfc16ece">DW_Type::AHB_DMA_CCLM1_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_CCLM1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:589</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a7f91f7b0ba7fc8004d82d5abc71f8e32"><div class="ttname"><a href="struct_d_m_a___type.html#a7f91f7b0ba7fc8004d82d5abc71f8e32">DMA_Type::DMA2_INT_REG</a></div><div class="ttdeci">__IOM uint32_t DMA2_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:530</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a9744b556aad6591be7bf1c11a517cd0f"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a9744b556aad6591be7bf1c11a517cd0f">UART2_Type::UART2_UCV_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_UCV_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1350</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8a9eae0530105319a1b3c532cba45cd0"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8a9eae0530105319a1b3c532cba45cd0">RFDIAG_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:113</div></div>
<div class="ttc" id="astruct_d_c_d_c___type_html_a39c14463431865f5ab63bbb368205398"><div class="ttname"><a href="struct_d_c_d_c___type.html#a39c14463431865f5ab63bbb368205398">DCDC_Type::DCDC_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t DCDC_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:499</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a0741de6f5df2d3b71128ebd8502dea3a"><div class="ttname"><a href="struct_s_r_c2___type.html#a0741de6f5df2d3b71128ebd8502dea3a">SRC2_Type::SRC2_COEF76_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_COEF76_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1077</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aa32bb2810011d9b1f1022cb0c11db1c9"><div class="ttname"><a href="struct_d_m_a___type.html#aa32bb2810011d9b1f1022cb0c11db1c9">DMA_Type::DMA3_B_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA3_B_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:536</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a3993d2bd86cf08e1337d3ecd4c146618"><div class="ttname"><a href="struct_i2_c___type.html#a3993d2bd86cf08e1337d3ecd4c146618">I2C_Type::I2C_ENABLE_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_ENABLE_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:773</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a1dde2f1e8f569de70ab81cb8046d89b1"><div class="ttname"><a href="struct_u_a_r_t___type.html#a1dde2f1e8f569de70ab81cb8046d89b1">UART_Type::UART_HTX_REG</a></div><div class="ttdeci">__IOM uint32_t UART_HTX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1279</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a4577c5ccb69f056a73a4d1052b7a7eed"><div class="ttname"><a href="struct_d_m_a___type.html#a4577c5ccb69f056a73a4d1052b7a7eed">DMA_Type::DMA3_IDX_REG</a></div><div class="ttdeci">__IOM uint32_t DMA3_IDX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:540</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a2eb16c45935c50e3c4b03c49cca34b14"><div class="ttname"><a href="struct_u_a_r_t___type.html#a2eb16c45935c50e3c4b03c49cca34b14">UART_Type::UART_USR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_USR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1269</div></div>
<div class="ttc" id="astruct_c_r_g___a_u_d___type_html_aa7b3c1d745e32fea49bee359576f2b51"><div class="ttname"><a href="struct_c_r_g___a_u_d___type.html#aa7b3c1d745e32fea49bee359576f2b51">CRG_AUD_Type::PCM_DIV_REG</a></div><div class="ttdeci">__IOM uint32_t PCM_DIV_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:335</div></div>
<div class="ttc" id="astruct_c_r_g___c_o_m___type_html_aa119382f4fc4e8e5ad659b825fb6d11e"><div class="ttname"><a href="struct_c_r_g___c_o_m___type.html#aa119382f4fc4e8e5ad659b825fb6d11e">CRG_COM_Type::RESERVED</a></div><div class="ttdeci">__IM uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:353</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_aa1781fcbe25912e422e6c09bbbda76d1"><div class="ttname"><a href="struct_s_r_c1___type.html#aa1781fcbe25912e422e6c09bbbda76d1">SRC1_Type::SRC1_MUX_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_MUX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1045</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a4be1c7625de77687c240c259f1569482"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a4be1c7625de77687c240c259f1569482">QSPIC_Type::QSPIC_ERASECMDB_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_ERASECMDB_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:911</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a92a1801804f46fe13b58234f19cb2c62"><div class="ttname"><a href="struct_i2_c___type.html#a92a1801804f46fe13b58234f19cb2c62">I2C_Type::I2C_INTR_MASK_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_INTR_MASK_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:746</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_a7dafbada9ae578925b6078a868cf951c"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#a7dafbada9ae578925b6078a868cf951c">AES_HASH_Type::CRYPTO_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:181</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a1038b4a1b3f40557f4e36d0693adf410"><div class="ttname"><a href="struct_d_m_a___type.html#a1038b4a1b3f40557f4e36d0693adf410">DMA_Type::DMA_CLEAR_INT_REG</a></div><div class="ttdeci">__IOM uint32_t DMA_CLEAR_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:558</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a53688f4d454eea2470e230c96596bb55"><div class="ttname"><a href="struct_r_t_c___type.html#a53688f4d454eea2470e230c96596bb55">RTC_Type::RTC_EVENT_FLAGS_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_EVENT_FLAGS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:963</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_ae80c18dc1117936d7081b954010c654a"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#ae80c18dc1117936d7081b954010c654a">QSPIC_Type::QSPIC_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:904</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a2485c6a361474fe557a8b34cc8cd689c"><div class="ttname"><a href="struct_s_r_c2___type.html#a2485c6a361474fe557a8b34cc8cd689c">SRC2_Type::SRC2_OUT1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_OUT1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1071</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a5a0f159568e4adc22bf423d854d9a834"><div class="ttname"><a href="struct_r_t_c___type.html#a5a0f159568e4adc22bf423d854d9a834">RTC_Type::RTC_TIME_ALARM_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_TIME_ALARM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:960</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a83f36073bcedc099986be2c5c721f75d"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a83f36073bcedc099986be2c5c721f75d">TIMER_Type::TIMER_CAPTURE_GPIO4_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_CAPTURE_GPIO4_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1143</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ae218932a3319c7927281c41be5ef0672"><div class="ttname"><a href="struct_g_p_i_o___type.html#ae218932a3319c7927281c41be5ef0672">GPIO_Type::P1_13_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_13_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:691</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:86</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a53c93acd210a7d2e9517e2e2fd464182"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a53c93acd210a7d2e9517e2e2fd464182">CACHE_Type::CACHE_MRM_HITS_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_MRM_HITS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:227</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html_a18890c298121807626a2eee965e3697b"><div class="ttname"><a href="struct_g_p_a_d_c___type.html#a18890c298121807626a2eee965e3697b">GPADC_Type::GP_ADC_OFFP_REG</a></div><div class="ttdeci">__IOM uint32_t GP_ADC_OFFP_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:637</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_adbc5157dd10976c556d725c5587fa7ad"><div class="ttname"><a href="struct_u_a_r_t___type.html#adbc5157dd10976c556d725c5587fa7ad">UART_Type::UART_SRBR_STHR8_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR8_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1260</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_a13173d3769e87f66c76fb41dc6acb397"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#a13173d3769e87f66c76fb41dc6acb397">TIMER2_Type::TIMER2_SETTINGS_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_SETTINGS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1165</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a0c81400bf5f39e4cc5e93089332f1d93"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a0c81400bf5f39e4cc5e93089332f1d93">CRG_TOP_Type::RESET_STAT_REG</a></div><div class="ttdeci">__IOM uint32_t RESET_STAT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:438</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a1505089a4b8b07d33d10e7e8fff964cc"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a1505089a4b8b07d33d10e7e8fff964cc">CRG_TOP_Type::POR_TIMER_REG</a></div><div class="ttdeci">__IOM uint32_t POR_TIMER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:434</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_ad4a5286f33340a0adbec2f2b22920129"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#ad4a5286f33340a0adbec2f2b22920129">MEMCTRL_Type::CMI_CODE_BASE_REG</a></div><div class="ttdeci">__IOM uint32_t CMI_CODE_BASE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:823</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a732755be1f24c14dc12a0462887789e8"><div class="ttname"><a href="struct_p_d_c___type.html#a732755be1f24c14dc12a0462887789e8">PDC_Type::PDC_PENDING_CMAC_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_PENDING_CMAC_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:880</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ab274ba0f585c6b30779c4121af831b9b"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ab274ba0f585c6b30779c4121af831b9b">UART2_Type::UART2_SRR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1330</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html"><div class="ttname"><a href="struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdoc">UART registers (UART)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1241</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_a55af61bfc9af7d73c5579226b9c913a6"><div class="ttname"><a href="struct_s_r_c1___type.html#a55af61bfc9af7d73c5579226b9c913a6">SRC1_Type::SRC1_COEF76_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_COEF76_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1049</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:78</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_ada36e62ff2b25270ad7471f579288f4c"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#ada36e62ff2b25270ad7471f579288f4c">CMAC_CACHE_Type::CM_CACHE_EFLASH_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_EFLASH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:310</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a06501db7f6e6c588007d05ee8c6c05c5"><div class="ttname"><a href="struct_i2_c___type.html#a06501db7f6e6c588007d05ee8c6c05c5">I2C_Type::I2C_INTR_STAT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_INTR_STAT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:745</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html">AES_HASH_Type</a></div><div class="ttdoc">AES_HASH registers (AES_HASH)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:175</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7ba609dd2cf3d757b7181471a81055a7"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ba609dd2cf3d757b7181471a81055a7">SDADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:110</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_add145ea38e0c9d34c0417b972bea8983"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#add145ea38e0c9d34c0417b972bea8983">WAKEUP_Type::WKUP_STATUS_P1_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_STATUS_P1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1379</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a880914469a7d2c721759ae65a5d096a2"><div class="ttname"><a href="struct_g_p_i_o___type.html#a880914469a7d2c721759ae65a5d096a2">GPIO_Type::P0_00_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_00_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:662</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html_ae1ff3df7bb2e4a4f226ccabe57ad351f"><div class="ttname"><a href="struct_g_p_a_d_c___type.html#ae1ff3df7bb2e4a4f226ccabe57ad351f">GPADC_Type::GP_ADC_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t GP_ADC_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:633</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_ab5142adb852e4b7821bc47db0ee02724"><div class="ttname"><a href="struct_s_p_i___type.html#ab5142adb852e4b7821bc47db0ee02724">SPI_Type::SPI_TXBUFFER_FORCE_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_TXBUFFER_FORCE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1023</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a8260edf84794ccc7105d93843c082f53"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a8260edf84794ccc7105d93843c082f53">CRG_TOP_Type::CLK_RADIO_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_RADIO_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:411</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_a3b27260b4ff131da49e2244ed7d23a42"><div class="ttname"><a href="struct_s_p_i___type.html#a3b27260b4ff131da49e2244ed7d23a42">SPI_Type::SPI_CONFIG_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_CONFIG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1013</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_a441c79c86acf6c1db7059b092ddd17d1"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#a441c79c86acf6c1db7059b092ddd17d1">TIMER4_Type::TIMER4_SETTINGS_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_SETTINGS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1220</div></div>
<div class="ttc" id="astruct_c_r_g___p_e_r___type_html"><div class="ttname"><a href="struct_c_r_g___p_e_r___type.html">CRG_PER_Type</a></div><div class="ttdoc">CRG_PER registers (CRG_PER)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:372</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_abecfb0d59d05726cee4419a4cbe683a6"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#abecfb0d59d05726cee4419a4cbe683a6">CRG_TOP_Type::P1_PAD_LATCH_REG</a></div><div class="ttdeci">__IOM uint32_t P1_PAD_LATCH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:429</div></div>
<div class="ttc" id="astruct_s_d_a_d_c___type_html_a8141a6f16c607110244bfc6f94a935d9"><div class="ttname"><a href="struct_s_d_a_d_c___type.html#a8141a6f16c607110244bfc6f94a935d9">SDADC_Type::SDADC_PGA_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t SDADC_PGA_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:991</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_adb9c0f4792957597fcdb2ea3b5648b78"><div class="ttname"><a href="struct_u_a_r_t___type.html#adb9c0f4792957597fcdb2ea3b5648b78">UART_Type::UART_RFL_REG</a></div><div class="ttdeci">__IOM uint32_t UART_RFL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1271</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a2fb7f8493d4a29190194a24956ae8f37"><div class="ttname"><a href="struct_i2_c___type.html#a2fb7f8493d4a29190194a24956ae8f37">I2C_Type::I2C_DMA_RDLR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_DMA_RDLR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:770</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_a67890572ad4cde8c4d049dd9e05b8813"><div class="ttname"><a href="struct_s_r_c2___type.html#a67890572ad4cde8c4d049dd9e05b8813">SRC2_Type::SRC2_COEF32_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_COEF32_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1075</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html"><div class="ttname"><a href="struct_g_p_a_d_c___type.html">GPADC_Type</a></div><div class="ttdoc">GPADC registers (GPADC)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:632</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_affe35c1a36d38ffd3566ca450da51fd1"><div class="ttname"><a href="struct_d_m_a___type.html#affe35c1a36d38ffd3566ca450da51fd1">DMA_Type::DMA4_B_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA4_B_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:543</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_ae8e068851a3d85f7d077c92ca0df1538"><div class="ttname"><a href="struct_s_p_i___type.html#ae8e068851a3d85f7d077c92ca0df1538">SPI_Type::SPI_CLOCK_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_CLOCK_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1014</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a93066374bef56be280c796bedaea5f41"><div class="ttname"><a href="struct_r_t_c___type.html#a93066374bef56be280c796bedaea5f41">RTC_Type::RTC_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:967</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ae7ef4f9cfb1875ae340b76a6829a372b"><div class="ttname"><a href="struct_i2_c___type.html#ae7ef4f9cfb1875ae340b76a6829a372b">I2C_Type::I2C_FS_SCL_LCNT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_FS_SCL_LCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:742</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a23f4233a228b65ce5869c94e85ef23c9"><div class="ttname"><a href="struct_d_m_a___type.html#a23f4233a228b65ce5869c94e85ef23c9">DMA_Type::DMA2_LEN_REG</a></div><div class="ttdeci">__IOM uint32_t DMA2_LEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:531</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a580322b06af2d4f2e9936e9ae0e22033"><div class="ttname"><a href="struct_u_a_r_t___type.html#a580322b06af2d4f2e9936e9ae0e22033">UART_Type::UART_SRBR_STHR9_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR9_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1261</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a5e2d6709e0563c8e6cc21dcc4080f24c"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a5e2d6709e0563c8e6cc21dcc4080f24c">CRG_TOP_Type::SYS_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t SYS_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:416</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a0101b36ced1787defc340f0c80a1be24"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a0101b36ced1787defc340f0c80a1be24">UART2_Type::UART2_SDMAM_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SDMAM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1333</div></div>
<div class="ttc" id="astruct_s_y_s___w_d_o_g___type_html_ac1b343dde505bce4a8fcd58bb6fc7503"><div class="ttname"><a href="struct_s_y_s___w_d_o_g___type.html#ac1b343dde505bce4a8fcd58bb6fc7503">SYS_WDOG_Type::WATCHDOG_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t WATCHDOG_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1095</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_a4496d860cbeb953875a59e38b0c0d02f"><div class="ttname"><a href="struct_f_c_u___type.html#a4496d860cbeb953875a59e38b0c0d02f">FCU_Type::FLASH_PTERASE_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_PTERASE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:613</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a0a2f1e0108a3ed209bef8a38659eb091"><div class="ttname"><a href="struct_g_p_i_o___type.html#a0a2f1e0108a3ed209bef8a38659eb091">GPIO_Type::P0_14_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_14_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:676</div></div>
<div class="ttc" id="astruct_c_r_g___p_e_r___type_html_a43d15acc96947a5130dd4dfbe90c88f3"><div class="ttname"><a href="struct_c_r_g___p_e_r___type.html#a43d15acc96947a5130dd4dfbe90c88f3">CRG_PER_Type::SET_CLK_PER_REG</a></div><div class="ttdeci">__IOM uint32_t SET_CLK_PER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:375</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a4db6734e90e5338e0815653204438e1a"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a4db6734e90e5338e0815653204438e1a">UART2_Type::UART2_IRQ_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_IRQ_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1348</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5d1e47966a7c026f0d0fc16556756a8c"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d1e47966a7c026f0d0fc16556756a8c">SRC_OUT_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:93</div></div>
<div class="ttc" id="astruct_p_c_m1___type_html_a3ee7e262a08cb0a4d3620fd7fabf859c"><div class="ttname"><a href="struct_p_c_m1___type.html#a3ee7e262a08cb0a4d3620fd7fabf859c">PCM1_Type::PCM1_OUT2_REG</a></div><div class="ttdeci">__IOM uint32_t PCM1_OUT2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:848</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_a824981b21db540038b7ec3b690e4fac8"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#a824981b21db540038b7ec3b690e4fac8">MEMCTRL_Type::MEM_PRIO_REG</a></div><div class="ttdeci">__IOM uint32_t MEM_PRIO_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:818</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_aa7d68746e1a58c38cbf82251cb1db09b"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#aa7d68746e1a58c38cbf82251cb1db09b">CRG_TOP_Type::SECURE_BOOT_REG</a></div><div class="ttdeci">__IOM uint32_t SECURE_BOOT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:441</div></div>
<div class="ttc" id="astruct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdoc">I2C registers (I2C)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:733</div></div>
<div class="ttc" id="astruct_p_c_m1___type_html_a27dda88744c8fc5c04473ef75f798548"><div class="ttname"><a href="struct_p_c_m1___type.html#a27dda88744c8fc5c04473ef75f798548">PCM1_Type::PCM1_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t PCM1_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:844</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_ad6ccfce3a0ec4330f7d37e5d906a7160"><div class="ttname"><a href="struct_m_d_c_t___type.html#ad6ccfce3a0ec4330f7d37e5d906a7160">MDCT_Type::MDCT_YBASE_ADDR_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_YBASE_ADDR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:792</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_a2e6c57ebe953e192d50ae2e1c8cfe11d"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#a2e6c57ebe953e192d50ae2e1c8cfe11d">TIMER4_Type::TIMER4_GPIO1_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_GPIO1_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1218</div></div>
<div class="ttc" id="astruct_c_r_g___a_u_d___type_html_a2ecae6a3af38aae277537c25d9abfba4"><div class="ttname"><a href="struct_c_r_g___a_u_d___type.html#a2ecae6a3af38aae277537c25d9abfba4">CRG_AUD_Type::PDM_DIV_REG</a></div><div class="ttdeci">__IOM uint32_t PDM_DIV_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:337</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_afa56dffe95985a369b624d41eecdc765"><div class="ttname"><a href="struct_u_a_r_t2___type.html#afa56dffe95985a369b624d41eecdc765">UART2_Type::UART2_DMASA_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_DMASA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1338</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a41f0e0f2a5098b7431d83b66e72f2a7b"><div class="ttname"><a href="struct_u_a_r_t___type.html#a41f0e0f2a5098b7431d83b66e72f2a7b">UART_Type::UART_SRBR_STHR1_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1253</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ac992903441a2d24b44db3044b6ece387"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ac992903441a2d24b44db3044b6ece387">UART2_Type::UART2_LSR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_LSR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1306</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:79</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ace20eac02f051333ca007aa64601bbd3"><div class="ttname"><a href="struct_g_p_i_o___type.html#ace20eac02f051333ca007aa64601bbd3">GPIO_Type::P1_14_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_14_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:692</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_aaeda3437e76105739edc774c704f286e"><div class="ttname"><a href="struct_m_d_c_t___type.html#aaeda3437e76105739edc774c704f286e">MDCT_Type::MDCT_STAGE0_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_STAGE0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:794</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html"><div class="ttname"><a href="struct_s_r_c2___type.html">SRC2_Type</a></div><div class="ttdoc">SRC2 registers (SRC2)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1065</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ae36127ecc37d13f0ba9b8630344f5a1d"><div class="ttname"><a href="struct_i2_c___type.html#ae36127ecc37d13f0ba9b8630344f5a1d">I2C_Type::I2C_TAR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_TAR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:735</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a2314af925dabdd89ee9bdf0e82b8fdbe"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a2314af925dabdd89ee9bdf0e82b8fdbe">TIMER_Type::TIMER_CLEAR_GPIO_EVENT_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_CLEAR_GPIO_EVENT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1144</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_af995f36e17e8f2fb999494a274bf5fea"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#af995f36e17e8f2fb999494a274bf5fea">CRG_TOP_Type::BOD_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t BOD_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:443</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_aea49e1e36f3f04be319388b6d82ed1fa"><div class="ttname"><a href="struct_d_m_a___type.html#aea49e1e36f3f04be319388b6d82ed1fa">DMA_Type::DMA0_LEN_REG</a></div><div class="ttdeci">__IOM uint32_t DMA0_LEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:517</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db">GPIO_P1_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:118</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a9a3fc1aec54dc111396bec16629e8128"><div class="ttname"><a href="struct_g_p_i_o___type.html#a9a3fc1aec54dc111396bec16629e8128">GPIO_Type::P1_06_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_06_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:684</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a3b5bc91afa5c44d3313d24a0d14bc01b"><div class="ttname"><a href="struct_g_p_i_o___type.html#a3b5bc91afa5c44d3313d24a0d14bc01b">GPIO_Type::P0_07_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_07_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:669</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_aaeb230b4b801d3decc610c545470313d"><div class="ttname"><a href="struct_u_a_r_t2___type.html#aaeb230b4b801d3decc610c545470313d">UART2_Type::UART2_MCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_MCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1305</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_a48843c02e4e371346a27a12e9a02cce5"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#a48843c02e4e371346a27a12e9a02cce5">TIMER3_Type::TIMER3_CAPTURE_GPIO2_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_CAPTURE_GPIO2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1196</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:80</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_a5020baefc37b3b653c1f2f39ef7344b5"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#a5020baefc37b3b653c1f2f39ef7344b5">TIMER4_Type::TIMER4_CLEAR_IRQ_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_CLEAR_IRQ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1227</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a0ab6a76a5e233b9cec1453d5571f0f1f"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a0ab6a76a5e233b9cec1453d5571f0f1f">UART2_Type::UART2_RAR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_RAR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1341</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a1fc232ff7f410fd3f1b876c7251b61e1"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a1fc232ff7f410fd3f1b876c7251b61e1">QSPIC_Type::QSPIC_STATUSCMD_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_STATUSCMD_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:914</div></div>
<div class="ttc" id="astruct_p_c_m1___type_html"><div class="ttname"><a href="struct_p_c_m1___type.html">PCM1_Type</a></div><div class="ttdoc">PCM1 registers (PCM1)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:843</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_ad11894b9f01cbd6a0569bc9579887549"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#ad11894b9f01cbd6a0569bc9579887549">CRG_XTAL_Type::XTAL32M_IRQ_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_IRQ_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:475</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a63d60cc455e49f5afd89c7fff493cb18"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a63d60cc455e49f5afd89c7fff493cb18">CRG_TOP_Type::CLK_RCX_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_RCX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:422</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a290cc43e1b4a8dc9e713b54c7124f8ee"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a290cc43e1b4a8dc9e713b54c7124f8ee">WAKEUP_Type::WKUP_POL_P0_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_POL_P0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1375</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_aa3cddce8bb6dd9b58ac8a631b9180bbf"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#aa3cddce8bb6dd9b58ac8a631b9180bbf">WAKEUP_Type::WKUP_CLEAR_P0_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_CLEAR_P0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1381</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a04588924751ca0bb84b0e827b329ecfa"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a04588924751ca0bb84b0e827b329ecfa">UART2_Type::UART2_SRBR_STHR14_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR14_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1324</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_a589f7aeaa4052b549b7cd4db7afce80c"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#a589f7aeaa4052b549b7cd4db7afce80c">TIMER3_Type::TIMER3_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1190</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a04e0701ae7535303950e9aeddd9ea041"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a04e0701ae7535303950e9aeddd9ea041">QSPIC_Type::QSPIC_CTRLBUS_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_CTRLBUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:897</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a717a78ab3730b056e03233f0b7737ff9"><div class="ttname"><a href="struct_g_p_i_o___type.html#a717a78ab3730b056e03233f0b7737ff9">GPIO_Type::P1_11_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_11_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:689</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a02726b0bd8d9a7eeb598028181f79cfa"><div class="ttname"><a href="struct_m_d_c_t___type.html#a02726b0bd8d9a7eeb598028181f79cfa">MDCT_Type::MDCT_STAGE6_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_STAGE6_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:800</div></div>
<div class="ttc" id="astruct_i2_c___type_html_add6d755115dda1e7ec4f89a66b7d4920"><div class="ttname"><a href="struct_i2_c___type.html#add6d755115dda1e7ec4f89a66b7d4920">I2C_Type::I2C_FS_SCL_HCNT_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_FS_SCL_HCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:741</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a7bd63f0af33d14e94beaa987e84cb902"><div class="ttname"><a href="struct_i2_c___type.html#a7bd63f0af33d14e94beaa987e84cb902">I2C_Type::I2C_CLR_START_DET_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_START_DET_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:759</div></div>
<div class="ttc" id="astruct_a_n_a_m_i_s_c___b_i_f___type_html_a49961fcdc977dc4e16c59dabb57853c9"><div class="ttname"><a href="struct_a_n_a_m_i_s_c___b_i_f___type.html#a49961fcdc977dc4e16c59dabb57853c9">ANAMISC_BIF_Type::CLK_REF_SEL_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_REF_SEL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:205</div></div>
<div class="ttc" id="agroup___cortex___m0_html_ga4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="group___cortex___m0.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition:</b> core_cm0.h:172</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_af7c9a4cbeaf6448b036eeff2088e22c6"><div class="ttname"><a href="struct_d_m_a___type.html#af7c9a4cbeaf6448b036eeff2088e22c6">DMA_Type::DMA5_LEN_REG</a></div><div class="ttdeci">__IOM uint32_t DMA5_LEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:552</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a7b715cbfa74efa470f5d3c7e7ef6835a"><div class="ttname"><a href="struct_u_a_r_t___type.html#a7b715cbfa74efa470f5d3c7e7ef6835a">UART_Type::UART_CTR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_CTR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1285</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a533dff452ff1beff555462baecb2a189"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a533dff452ff1beff555462baecb2a189">WAKEUP_Type::WKUP_RESET_IRQ_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_RESET_IRQ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1368</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_a23664be9959d3429bbd68c6a63f69793"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#a23664be9959d3429bbd68c6a63f69793">CMAC_CACHE_Type::CM_CACHE_MRM_HITS_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_MRM_HITS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:294</div></div>
<div class="ttc" id="astruct_d_w___type_html_a093a9c3e8e3ffd7f38d78157318db6da"><div class="ttname"><a href="struct_d_w___type.html#a093a9c3e8e3ffd7f38d78157318db6da">DW_Type::AHB_DMA_WTEN_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_WTEN_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:586</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_aed259e88cd7f53aea46c3118024247a6"><div class="ttname"><a href="struct_u_a_r_t2___type.html#aed259e88cd7f53aea46c3118024247a6">UART2_Type::UART2_SRBR_STHR0_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1310</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_add8396b9480cfdc6f4e904ad68cf0c2b"><div class="ttname"><a href="struct_u_a_r_t2___type.html#add8396b9480cfdc6f4e904ad68cf0c2b">UART2_Type::UART2_USR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_USR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1327</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ae02eec0199c3e2905b7d6548122117bf"><div class="ttname"><a href="struct_g_p_i_o___type.html#ae02eec0199c3e2905b7d6548122117bf">GPIO_Type::P0_10_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_10_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:672</div></div>
<div class="ttc" id="astruct_i2_c___type_html_aa51288d809308eb5354cabeda8ba4b1e"><div class="ttname"><a href="struct_i2_c___type.html#aa51288d809308eb5354cabeda8ba4b1e">I2C_Type::I2C_DMA_TDLR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_DMA_TDLR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:769</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a1578acc81c62ae377d0a75f53c589387"><div class="ttname"><a href="struct_d_m_a___type.html#a1578acc81c62ae377d0a75f53c589387">DMA_Type::DMA0_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t DMA0_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:518</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html">TIMER4_Type</a></div><div class="ttdoc">TIMER4 registers (TIMER4)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1214</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html"><div class="ttname"><a href="struct_t_i_m_e_r___type.html">TIMER_Type</a></div><div class="ttdoc">TIMER registers (TIMER)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1126</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a8a5961058110c02ed4252598737daa44"><div class="ttname"><a href="struct_p_d_c___type.html#a8a5961058110c02ed4252598737daa44">PDC_Type::PDC_CTRL5_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL5_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:868</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:74</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ae5f3e19a3deda31f5c558396f7816714"><div class="ttname"><a href="struct_d_m_a___type.html#ae5f3e19a3deda31f5c558396f7816714">DMA_Type::DMA4_INT_REG</a></div><div class="ttdeci">__IOM uint32_t DMA4_INT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:544</div></div>
<div class="ttc" id="astruct_g_p_a_d_c___type_html_a56f98af6b12e5c982c59a3cf21510953"><div class="ttname"><a href="struct_g_p_a_d_c___type.html#a56f98af6b12e5c982c59a3cf21510953">GPADC_Type::GP_ADC_CTRL2_REG</a></div><div class="ttdeci">__IOM uint32_t GP_ADC_CTRL2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:634</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a37e1669e6f6aa10f4994d5272ab193be"><div class="ttname"><a href="struct_g_p_i_o___type.html#a37e1669e6f6aa10f4994d5272ab193be">GPIO_Type::P1_15_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_15_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:693</div></div>
<div class="ttc" id="astruct_p_c_m1___type_html_a660a1e9a35b2a907d1d0d5d50e8e5632"><div class="ttname"><a href="struct_p_c_m1___type.html#a660a1e9a35b2a907d1d0d5d50e8e5632">PCM1_Type::PCM1_OUT1_REG</a></div><div class="ttdeci">__IOM uint32_t PCM1_OUT1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:847</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a2fc5da50e81a7ebb31f605c65b316c88"><div class="ttname"><a href="struct_u_a_r_t___type.html#a2fc5da50e81a7ebb31f605c65b316c88">UART_Type::UART_SDMAM_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SDMAM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1275</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a4ac8d89b0116d8cf2a796eb2b36622bd"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a4ac8d89b0116d8cf2a796eb2b36622bd">TIMER_Type::TIMER_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1129</div></div>
<div class="ttc" id="astruct_i2_c___type_html_aa853f7d4d06252d8b5c7e083d17bab9b"><div class="ttname"><a href="struct_i2_c___type.html#aa853f7d4d06252d8b5c7e083d17bab9b">I2C_Type::I2C_CLR_GEN_CALL_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_GEN_CALL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:760</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_ab3b3e29e56876cb346ccf2b14786090c"><div class="ttname"><a href="struct_s_r_c2___type.html#ab3b3e29e56876cb346ccf2b14786090c">SRC2_Type::SRC2_IN2_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_IN2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1070</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_af5bb3039eb27687f52719663bb234fe7"><div class="ttname"><a href="struct_p_d_c___type.html#af5bb3039eb27687f52719663bb234fe7">PDC_Type::PDC_SET_PENDING_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_SET_PENDING_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:881</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:87</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a2a089c7717328f56f7e1c5e8dd05da0a"><div class="ttname"><a href="struct_g_p_i_o___type.html#a2a089c7717328f56f7e1c5e8dd05da0a">GPIO_Type::P1_02_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_02_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:680</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_afca8a535ae2041574cba81b6a14a4d34"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#afca8a535ae2041574cba81b6a14a4d34">AES_HASH_Type::CRYPTO_DEST_ADDR_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_DEST_ADDR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:180</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_ad13e21ebe3b853ea6ed855bf7034488c"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#ad13e21ebe3b853ea6ed855bf7034488c">MEMCTRL_Type::CMI_DATA_BASE_REG</a></div><div class="ttdeci">__IOM uint32_t CMI_DATA_BASE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:824</div></div>
<div class="ttc" id="astruct_c_r_g___c_o_m___type_html"><div class="ttname"><a href="struct_c_r_g___c_o_m___type.html">CRG_COM_Type</a></div><div class="ttdoc">CRG_COM registers (CRG_COM)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:352</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a45d4abedc2ca87f5cb1b18adcf061518"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a45d4abedc2ca87f5cb1b18adcf061518">QSPIC_Type::QSPIC_WRITEDATA_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_WRITEDATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:905</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_ad7f16b64aea5a11c4cd629b55dd82d25"><div class="ttname"><a href="struct_u_a_r_t___type.html#ad7f16b64aea5a11c4cd629b55dd82d25">UART_Type::UART_SRBR_STHR14_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR14_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1266</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a3c84434649c9f47f29ebdf771ecccd93"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a3c84434649c9f47f29ebdf771ecccd93">CRG_TOP_Type::CLK_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:412</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdoc">GPIO registers (GPIO)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:655</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_ade044442e167a3a35b03adca01a275b1"><div class="ttname"><a href="struct_s_p_i___type.html#ade044442e167a3a35b03adca01a275b1">SPI_Type::SPI_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1012</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a18910bbd95aa792c1d92734470065dbb"><div class="ttname"><a href="struct_r_t_c___type.html#a18910bbd95aa792c1d92734470065dbb">RTC_Type::RTC_CONTROL_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_CONTROL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:956</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_a0c416ca717c59fb0c2e6532802cab38b"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#a0c416ca717c59fb0c2e6532802cab38b">MEMCTRL_Type::MEM_STALL_REG</a></div><div class="ttdeci">__IOM uint32_t MEM_STALL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:819</div></div>
<div class="ttc" id="astruct_a_n_a_m_i_s_c___b_i_f___type_html"><div class="ttname"><a href="struct_a_n_a_m_i_s_c___b_i_f___type.html">ANAMISC_BIF_Type</a></div><div class="ttdoc">ANAMISC_BIF registers (ANAMISC_BIF)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:203</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_ac44bd388c67b3a91ed46f1a59dd730fe"><div class="ttname"><a href="struct_u_a_r_t2___type.html#ac44bd388c67b3a91ed46f1a59dd730fe">UART2_Type::UART2_SRBR_STHR4_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRBR_STHR4_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1314</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a0309c0748304b1a6755f2f01c5e6314e"><div class="ttname"><a href="struct_d_m_a___type.html#a0309c0748304b1a6755f2f01c5e6314e">DMA_Type::DMA5_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t DMA5_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:553</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_a27a70871ad792412e83aba3f220ef10b"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#a27a70871ad792412e83aba3f220ef10b">AES_HASH_Type::CRYPTO_MREG0_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_MREG0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:183</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a65fcb3ab1211b39a63defbec5d5c2526"><div class="ttname"><a href="struct_u_a_r_t___type.html#a65fcb3ab1211b39a63defbec5d5c2526">UART_Type::UART_RBR_THR_DLL_REG</a></div><div class="ttdeci">__IOM uint32_t UART_RBR_THR_DLL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1242</div></div>
<div class="ttc" id="astruct_c_a_c_h_e___type_html_a3e04cd3e70e5628fe3b7828ab9c32bfc"><div class="ttname"><a href="struct_c_a_c_h_e___type.html#a3e04cd3e70e5628fe3b7828ab9c32bfc">CACHE_Type::CACHE_MRM_TINT_REG</a></div><div class="ttdeci">__IOM uint32_t CACHE_MRM_TINT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:233</div></div>
<div class="ttc" id="astruct_q_u_a_d_e_c___type_html_ad31d3a488b975e7b60a0beda37f1b6ac"><div class="ttname"><a href="struct_q_u_a_d_e_c___type.html#ad31d3a488b975e7b60a0beda37f1b6ac">QUADEC_Type::QDEC_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t QDEC_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:935</div></div>
<div class="ttc" id="astruct_d_w___type_html_a6be1ce47c7c3cb53bfd14a05a9bf206d"><div class="ttname"><a href="struct_d_w___type.html#a6be1ce47c7c3cb53bfd14a05a9bf206d">DW_Type::AHB_DMA_DFLT_MASTER_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_DFLT_MASTER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:585</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a9ba2de12909cd3410b431318277cc869"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a9ba2de12909cd3410b431318277cc869">CRG_TOP_Type::CLK_TMR_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_TMR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:413</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a85bbe9c11df55b811c36043351deeaff"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a85bbe9c11df55b811c36043351deeaff">CRG_TOP_Type::BANDGAP_REG</a></div><div class="ttdeci">__IOM uint32_t BANDGAP_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:424</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_aff50d0a45c28691fbdf1dad24780cccd"><div class="ttname"><a href="struct_g_p_i_o___type.html#aff50d0a45c28691fbdf1dad24780cccd">GPIO_Type::P0_03_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_03_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:665</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_aa9df307c22d5da48a914d6817d33a19e"><div class="ttname"><a href="struct_s_r_c1___type.html#aa9df307c22d5da48a914d6817d33a19e">SRC1_Type::SRC1_COEF32_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_COEF32_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1047</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a3ecf94be40c54e7548e14f0cd8a12249"><div class="ttname"><a href="struct_p_d_c___type.html#a3ecf94be40c54e7548e14f0cd8a12249">PDC_Type::PDC_CTRL9_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL9_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:872</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a9db64b2598da6caaf940f8265bb082ff"><div class="ttname"><a href="struct_d_m_a___type.html#a9db64b2598da6caaf940f8265bb082ff">DMA_Type::DMA_INT_MASK_REG</a></div><div class="ttdeci">__IOM uint32_t DMA_INT_MASK_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:559</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a8dac37325b61764c9a3edbd87ae39e67"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a8dac37325b61764c9a3edbd87ae39e67">CRG_TOP_Type::STARTUP_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t STARTUP_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:454</div></div>
<div class="ttc" id="astruct_a_e_s___h_a_s_h___type_html_a12db37c1d4e8ef687fb6c9fad33484eb"><div class="ttname"><a href="struct_a_e_s___h_a_s_h___type.html#a12db37c1d4e8ef687fb6c9fad33484eb">AES_HASH_Type::CRYPTO_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t CRYPTO_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:176</div></div>
<div class="ttc" id="astruct_c_r_g___c_o_m___type_html_afda5e9c92e53c067e07aa4830f440c87"><div class="ttname"><a href="struct_c_r_g___c_o_m___type.html#afda5e9c92e53c067e07aa4830f440c87">CRG_COM_Type::CLK_COM_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_COM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:354</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_a9ecfcf3b4b0bfb8ddb5388b4e823311c"><div class="ttname"><a href="struct_m_d_c_t___type.html#a9ecfcf3b4b0bfb8ddb5388b4e823311c">MDCT_Type::MDCT_XBASE_ADDR_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_XBASE_ADDR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:791</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a0f25ab1c2f02f99f45016667f65b088c"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a0f25ab1c2f02f99f45016667f65b088c">CRG_TOP_Type::BIAS_VREF_SEL_REG</a></div><div class="ttdeci">__IOM uint32_t BIAS_VREF_SEL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:436</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a9dc5105761caa0b7c0fbd86eca158f8a"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a9dc5105761caa0b7c0fbd86eca158f8a">UART2_Type::UART2_DLF_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_DLF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1340</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_a895df061a47f7f7133f31b1028b7e47b"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#a895df061a47f7f7133f31b1028b7e47b">CMAC_CACHE_Type::CM_CACHE_FLASH_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_FLASH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:306</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9b37a17b6c1eb8c368a1fd1dbf23ec96"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9b37a17b6c1eb8c368a1fd1dbf23ec96">MRM_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:102</div></div>
<div class="ttc" id="acore__cm33_8h_html"><div class="ttname"><a href="core__cm33_8h.html">core_cm33.h</a></div><div class="ttdoc">CMSIS Cortex-M33 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_aad2d6cd561149ae7eda36c37f2415117"><div class="ttname"><a href="struct_r_t_c___type.html#aad2d6cd561149ae7eda36c37f2415117">RTC_Type::RTC_PDC_EVENT_CLEAR_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_PDC_EVENT_CLEAR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:973</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a6d18d3f0dbd73da7eef35d9f1d459b1d"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a6d18d3f0dbd73da7eef35d9f1d459b1d">CRG_TOP_Type::PMU_SLEEP_REG</a></div><div class="ttdeci">__IOM uint32_t PMU_SLEEP_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:452</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a600b62c1704750a29b03a2cea69d518c"><div class="ttname"><a href="struct_g_p_i_o___type.html#a600b62c1704750a29b03a2cea69d518c">GPIO_Type::P0_WEAK_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t P0_WEAK_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:696</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a3f3f7e7b72d1b59cba427a5931de9f27"><div class="ttname"><a href="struct_i2_c___type.html#a3f3f7e7b72d1b59cba427a5931de9f27">I2C_Type::I2C_TX_TL_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_TX_TL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:749</div></div>
<div class="ttc" id="astruct_c_r_g___c_o_m___type_html_a1c1379728bdb92ca42a5d4c292ce1754"><div class="ttname"><a href="struct_c_r_g___c_o_m___type.html#a1c1379728bdb92ca42a5d4c292ce1754">CRG_COM_Type::SET_CLK_COM_REG</a></div><div class="ttdeci">__IOM uint32_t SET_CLK_COM_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:355</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a3cfdc82340f1c81e0a1fff0d16188749"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a3cfdc82340f1c81e0a1fff0d16188749">QSPIC_Type::QSPIC_RECVDATA_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_RECVDATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:899</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a8db297116a5474705aae634e19249756"><div class="ttname"><a href="struct_u_a_r_t___type.html#a8db297116a5474705aae634e19249756">UART_Type::UART_SRBR_STHR13_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR13_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1265</div></div>
<div class="ttc" id="astruct_s_r_c1___type_html_aa8b06aa3dd0701f7d9150055332a0311"><div class="ttname"><a href="struct_s_r_c1___type.html#aa8b06aa3dd0701f7d9150055332a0311">SRC1_Type::SRC1_COEF54_SET1_REG</a></div><div class="ttdeci">__IOM uint32_t SRC1_COEF54_SET1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1048</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_a10c9abc863c6d35fb8ccf5958cb4a4d6"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#a10c9abc863c6d35fb8ccf5958cb4a4d6">TIMER_Type::TIMER_PWM_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_PWM_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1138</div></div>
<div class="ttc" id="astruct_q_u_a_d_e_c___type_html_a8c5416bd780dfada191f74b9bb87e2b8"><div class="ttname"><a href="struct_q_u_a_d_e_c___type.html#a8c5416bd780dfada191f74b9bb87e2b8">QUADEC_Type::QDEC_CTRL2_REG</a></div><div class="ttdeci">__IOM uint32_t QDEC_CTRL2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:939</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_ab537ab2829f90cdd7d62bda70971140b"><div class="ttname"><a href="struct_d_m_a___type.html#ab537ab2829f90cdd7d62bda70971140b">DMA_Type::DMA4_A_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA4_A_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:542</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8af1f9711fa942366091a9ffd02959bc44"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1f9711fa942366091a9ffd02959bc44">SRC_IN_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:92</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a12294e33e38a160257bda516a3f5bcc9"><div class="ttname"><a href="struct_d_m_a___type.html#a12294e33e38a160257bda516a3f5bcc9">DMA_Type::DMA0_IDX_REG</a></div><div class="ttdeci">__IOM uint32_t DMA0_IDX_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:519</div></div>
<div class="ttc" id="astruct_c_r_g___p_e_r___type_html_a4f91cc8e015abdfb6f9c037fed0ff754"><div class="ttname"><a href="struct_c_r_g___p_e_r___type.html#a4f91cc8e015abdfb6f9c037fed0ff754">CRG_PER_Type::RESET_CLK_PER_REG</a></div><div class="ttdeci">__IOM uint32_t RESET_CLK_PER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:377</div></div>
<div class="ttc" id="astruct_s_p_i___type_html_a94d23d0d7d76967328e671214ecdeafe"><div class="ttname"><a href="struct_s_p_i___type.html#a94d23d0d7d76967328e671214ecdeafe">SPI_Type::SPI_FIFO_WRITE_REG</a></div><div class="ttdeci">__IOM uint32_t SPI_FIFO_WRITE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1020</div></div>
<div class="ttc" id="astruct_s_r_c2___type_html_acf00b1d08ba504d23815cafa93f6ba22"><div class="ttname"><a href="struct_s_r_c2___type.html#acf00b1d08ba504d23815cafa93f6ba22">SRC2_Type::SRC2_OUT2_REG</a></div><div class="ttdeci">__IOM uint32_t SRC2_OUT2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1072</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_a22f355ab0cc030fb89e22ce9120e7fdc"><div class="ttname"><a href="struct_p_d_c___type.html#a22f355ab0cc030fb89e22ce9120e7fdc">PDC_Type::PDC_CTRL4_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL4_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:867</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_ac448d782a70ed38b62a3ecac9a4ba1d4"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#ac448d782a70ed38b62a3ecac9a4ba1d4">CRG_TOP_Type::SYS_STAT_REG</a></div><div class="ttdeci">__IOM uint32_t SYS_STAT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:417</div></div>
<div class="ttc" id="astruct_d_c_d_c___type_html"><div class="ttname"><a href="struct_d_c_d_c___type.html">DCDC_Type</a></div><div class="ttdoc">DCDC registers (DCDC)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:498</div></div>
<div class="ttc" id="astruct_d_w___type_html_aa2cad7c91ea364a45738dacf25f5f47a"><div class="ttname"><a href="struct_d_w___type.html#aa2cad7c91ea364a45738dacf25f5f47a">DW_Type::AHB_DMA_PL1_REG</a></div><div class="ttdeci">__IOM uint32_t AHB_DMA_PL1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:576</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_a30ce2630788741a7a10d6efa17a171bb"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#a30ce2630788741a7a10d6efa17a171bb">CRG_XTAL_Type::XTAL32M_START_REG</a></div><div class="ttdeci">__IOM uint32_t XTAL32M_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:469</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html_a310051fe003dbb026808cb306fec0763"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a310051fe003dbb026808cb306fec0763">CHIP_VERSION_Type::CHIP_REVISION_REG</a></div><div class="ttdeci">__IOM uint32_t CHIP_REVISION_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:272</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a5163422b4b6290634e390ebdb6abeb4f"><div class="ttname"><a href="struct_u_a_r_t___type.html#a5163422b4b6290634e390ebdb6abeb4f">UART_Type::UART_LCR_REG</a></div><div class="ttdeci">__IOM uint32_t UART_LCR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1246</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_af2ba4b982b16820dfc9b7d68c04321b6"><div class="ttname"><a href="struct_u_a_r_t2___type.html#af2ba4b982b16820dfc9b7d68c04321b6">UART2_Type::UART2_CONFIG_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_CONFIG_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1308</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html"><div class="ttname"><a href="struct_u_a_r_t2___type.html">UART2_Type</a></div><div class="ttdoc">UART2 registers (UART2)</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1299</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a61a3574bb9631a28308ee69057a1f298"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a61a3574bb9631a28308ee69057a1f298">CRG_TOP_Type::DISCHARGE_RAIL_REG</a></div><div class="ttdeci">__IOM uint32_t DISCHARGE_RAIL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:444</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_ae2798f730b43ae9c1d2569221e238be7"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#ae2798f730b43ae9c1d2569221e238be7">CRG_TOP_Type::PMU_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t PMU_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:415</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a75f3f8fea550b1b91a519b6760941ad9"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a75f3f8fea550b1b91a519b6760941ad9">QSPIC_Type::QSPIC_BURSTBRK_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_BURSTBRK_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:913</div></div>
<div class="ttc" id="astruct_i2_c___type_html_aff27c927f88f031142823494017a910e"><div class="ttname"><a href="struct_i2_c___type.html#aff27c927f88f031142823494017a910e">I2C_Type::I2C_CLR_STOP_DET_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_STOP_DET_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:758</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_af770134c458c1951f98eba08a0ed9c80"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#af770134c458c1951f98eba08a0ed9c80">CMAC_CACHE_Type::CM_CACHE_MRM_MISSES_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_MRM_MISSES_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:296</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_ae7240779160fa376ba6acb89790700dc"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#ae7240779160fa376ba6acb89790700dc">TIMER3_Type::TIMER3_CAPTURE_GPIO1_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_CAPTURE_GPIO1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1195</div></div>
<div class="ttc" id="astruct_i2_c___type_html_ab768348b8daa08637ed544ef43bbcfa6"><div class="ttname"><a href="struct_i2_c___type.html#ab768348b8daa08637ed544ef43bbcfa6">I2C_Type::I2C_CLR_RX_UNDER_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_CLR_RX_UNDER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:751</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html_a0acffd33e1928d5c872ad0b8893ce6eb"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#a0acffd33e1928d5c872ad0b8893ce6eb">CHIP_VERSION_Type::CHIP_ID3_REG</a></div><div class="ttdeci">__IOM uint32_t CHIP_ID3_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:269</div></div>
<div class="ttc" id="astruct_q_u_a_d_e_c___type_html_a42c427c404710c8dcc0a6543c53baff0"><div class="ttname"><a href="struct_q_u_a_d_e_c___type.html#a42c427c404710c8dcc0a6543c53baff0">QUADEC_Type::QDEC_YCNT_REG</a></div><div class="ttdeci">__IOM uint32_t QDEC_YCNT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:937</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:81</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_ac2e7fbdc87e0c18a7bcde0c4b8c32565"><div class="ttname"><a href="struct_m_d_c_t___type.html#ac2e7fbdc87e0c18a7bcde0c4b8c32565">MDCT_Type::MDCT_STAGE2_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_STAGE2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:796</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1245aa1bd0f9d151946ac58bcdef72dd"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1245aa1bd0f9d151946ac58bcdef72dd">SRC2_OUT_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:95</div></div>
<div class="ttc" id="astruct_p_c_m1___type_html_a8c98eec741dd141300674bfdf92a613d"><div class="ttname"><a href="struct_p_c_m1___type.html#a8c98eec741dd141300674bfdf92a613d">PCM1_Type::PCM1_IN2_REG</a></div><div class="ttdeci">__IOM uint32_t PCM1_IN2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:846</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a0330573a95bb80b9ceaf1842e1391c9c"><div class="ttname"><a href="struct_u_a_r_t___type.html#a0330573a95bb80b9ceaf1842e1391c9c">UART_Type::UART_TFL_REG</a></div><div class="ttdeci">__IOM uint32_t UART_TFL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1270</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a80391b3d42411686ff08a0038d72abfe"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a80391b3d42411686ff08a0038d72abfe">UART2_Type::UART2_TIMER_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_TIMER_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1346</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a9202c67555f39c5a6ad6d7042af84a81"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a9202c67555f39c5a6ad6d7042af84a81">UART2_Type::UART2_SFE_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SFE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1334</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_a64bf01a7a66869348fecb95c2ecb96a2"><div class="ttname"><a href="struct_g_p_i_o___type.html#a64bf01a7a66869348fecb95c2ecb96a2">GPIO_Type::P1_07_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_07_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:685</div></div>
<div class="ttc" id="astruct_f_c_u___type_html_acff467e9c2768828bb576d6c946eee0c"><div class="ttname"><a href="struct_f_c_u___type.html#acff467e9c2768828bb576d6c946eee0c">FCU_Type::FLASH_PTWK_SP_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_PTWK_SP_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:615</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7ec2e07dad65a7ca77caef36341ede09"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ec2e07dad65a7ca77caef36341ede09">PCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:91</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4734266c89863bb5cac03c2ee4d633ad"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4734266c89863bb5cac03c2ee4d633ad">PDC_M33_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:101</div></div>
<div class="ttc" id="astruct_c_h_i_p___v_e_r_s_i_o_n___type_html_aff0bed30ef2507027d2a4da3838a21d2"><div class="ttname"><a href="struct_c_h_i_p___v_e_r_s_i_o_n___type.html#aff0bed30ef2507027d2a4da3838a21d2">CHIP_VERSION_Type::CHIP_ID2_REG</a></div><div class="ttdeci">__IOM uint32_t CHIP_ID2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:268</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a980c542d042562bb6e558f755cf86838"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a980c542d042562bb6e558f755cf86838">WAKEUP_Type::WKUP_SELECT_P1_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_SELECT_P1_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1372</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_a50c30c27347c9a2d7140f60f59132e25"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#a50c30c27347c9a2d7140f60f59132e25">TIMER2_Type::TIMER2_GPIO1_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_GPIO1_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1163</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_a6a768b485dfb8d8b54ace09a0a1b8d8e"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#a6a768b485dfb8d8b54ace09a0a1b8d8e">TIMER4_Type::TIMER4_CAPTURE_GPIO2_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_CAPTURE_GPIO2_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1223</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a7259ce7c607c552d64319b605a802187"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a7259ce7c607c552d64319b605a802187">UART2_Type::UART2_CTR_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_CTR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1351</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_aba4b8e30726ed3530393a1216db4c31f"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#aba4b8e30726ed3530393a1216db4c31f">CRG_TOP_Type::CLK_SWITCH2XTAL_REG</a></div><div class="ttdeci">__IOM uint32_t CLK_SWITCH2XTAL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:414</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ab3706218afef726c5188ed5f03b02008"><div class="ttname"><a href="struct_g_p_i_o___type.html#ab3706218afef726c5188ed5f03b02008">GPIO_Type::P1_12_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_12_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:690</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_ab5dfe27db963a4c328067448ac13b8d5"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#ab5dfe27db963a4c328067448ac13b8d5">TIMER2_Type::TIMER2_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1160</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a34e67503ebedcb368418af06e2132d7d"><div class="ttname"><a href="struct_u_a_r_t___type.html#a34e67503ebedcb368418af06e2132d7d">UART_Type::UART_SFE_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SFE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1276</div></div>
<div class="ttc" id="astruct_w_a_k_e_u_p___type_html_a68df3b56d96cdbb81dafea82438848a2"><div class="ttname"><a href="struct_w_a_k_e_u_p___type.html#a68df3b56d96cdbb81dafea82438848a2">WAKEUP_Type::WKUP_SELECT_P0_REG</a></div><div class="ttdeci">__IOM uint32_t WKUP_SELECT_P0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1370</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a8c0629dfb411d07676737f13a073c551"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a8c0629dfb411d07676737f13a073c551">CRG_TOP_Type::P0_SET_PAD_LATCH_REG</a></div><div class="ttdeci">__IOM uint32_t P0_SET_PAD_LATCH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:427</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_aa218892602233e4a6f919de8981633aa"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#aa218892602233e4a6f919de8981633aa">QSPIC_Type::QSPIC_CTRLMODE_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_CTRLMODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:898</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_ab5daa0b9c0957067caae35695ecb5a16"><div class="ttname"><a href="struct_u_a_r_t___type.html#ab5daa0b9c0957067caae35695ecb5a16">UART_Type::UART_SRBR_STHR12_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR12_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1264</div></div>
<div class="ttc" id="astruct_c_r_g___x_t_a_l___type_html_a9e9b88fa7b706ba3aee306bb7d5c4356"><div class="ttname"><a href="struct_c_r_g___x_t_a_l___type.html#a9e9b88fa7b706ba3aee306bb7d5c4356">CRG_XTAL_Type::CLKDBLR_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t CLKDBLR_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:484</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_a0434afef25d564b612c60e823acfb811"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#a0434afef25d564b612c60e823acfb811">MEMCTRL_Type::BUSY_STAT_REG</a></div><div class="ttdeci">__IOM uint32_t BUSY_STAT_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:829</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ac6644162c6b5f5944887c01299884b70"><div class="ttname"><a href="struct_g_p_i_o___type.html#ac6644162c6b5f5944887c01299884b70">GPIO_Type::P0_11_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_11_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:673</div></div>
<div class="ttc" id="astruct_t_i_m_e_r4___type_html_a3146fbae378f88cb3576c7c0421d6b96"><div class="ttname"><a href="struct_t_i_m_e_r4___type.html#a3146fbae378f88cb3576c7c0421d6b96">TIMER4_Type::TIMER4_GPIO2_CONF_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER4_GPIO2_CONF_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1219</div></div>
<div class="ttc" id="astruct_r_t_c___type_html_a4a92d6df70b1d328d212bdcdef2e664a"><div class="ttname"><a href="struct_r_t_c___type.html#a4a92d6df70b1d328d212bdcdef2e664a">RTC_Type::RTC_CALENDAR_REG</a></div><div class="ttdeci">__IOM uint32_t RTC_CALENDAR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:959</div></div>
<div class="ttc" id="astruct_c_m_a_c___c_a_c_h_e___type_html_acdfc85f3cd348d4fff240d618a43b986"><div class="ttname"><a href="struct_c_m_a_c___c_a_c_h_e___type.html#acdfc85f3cd348d4fff240d618a43b986">CMAC_CACHE_Type::CM_CACHE_MRM_HITS1WS_REG</a></div><div class="ttdeci">__IOM uint32_t CM_CACHE_MRM_HITS1WS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:314</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_ae93d92578eefc67e7708214e273deae2"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#ae93d92578eefc67e7708214e273deae2">TIMER2_Type::TIMER2_CLEAR_IRQ_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_CLEAR_IRQ_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1173</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_ac0770fde1d9ac2842f274e7d19473913"><div class="ttname"><a href="struct_g_p_i_o___type.html#ac0770fde1d9ac2842f274e7d19473913">GPIO_Type::P0_05_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P0_05_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:667</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_af011e51c3eccfe8f54a7683facb0795a"><div class="ttname"><a href="struct_d_m_a___type.html#af011e51c3eccfe8f54a7683facb0795a">DMA_Type::DMA_INT_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t DMA_INT_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:557</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a8bcab2ec00562113ac3b022dc04f9eac"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a8bcab2ec00562113ac3b022dc04f9eac">CRG_TOP_Type::P1_SET_PAD_LATCH_REG</a></div><div class="ttdeci">__IOM uint32_t P1_SET_PAD_LATCH_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:430</div></div>
<div class="ttc" id="astruct_t_i_m_e_r3___type_html_a68c432e92bbfa9723a83a43caa1525a1"><div class="ttname"><a href="struct_t_i_m_e_r3___type.html#a68c432e92bbfa9723a83a43caa1525a1">TIMER3_Type::TIMER3_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER3_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1188</div></div>
<div class="ttc" id="astruct_t_i_m_e_r2___type_html_a6faba1798c66cc75ef8519aa00595b75"><div class="ttname"><a href="struct_t_i_m_e_r2___type.html#a6faba1798c66cc75ef8519aa00595b75">TIMER2_Type::TIMER2_PWM_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER2_PWM_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1171</div></div>
<div class="ttc" id="astruct_s_y_s_b___type_html_a72e8637811e9d56f3c7e29bd18369d06"><div class="ttname"><a href="struct_s_y_s_b___type.html#a72e8637811e9d56f3c7e29bd18369d06">SYSB_Type::FLASH_ARB_REG</a></div><div class="ttdeci">__IOM uint32_t FLASH_ARB_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1112</div></div>
<div class="ttc" id="astruct_q_s_p_i_c___type_html_a0f237c3cd34f3542477e73a1c1dbd1e8"><div class="ttname"><a href="struct_q_s_p_i_c___type.html#a0f237c3cd34f3542477e73a1c1dbd1e8">QSPIC_Type::QSPIC_READDATA_REG</a></div><div class="ttdeci">__IOM uint32_t QSPIC_READDATA_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:906</div></div>
<div class="ttc" id="astruct_m_e_m_c_t_r_l___type_html_a7e297f72d40b9ef50cc510491c4c9c90"><div class="ttname"><a href="struct_m_e_m_c_t_r_l___type.html#a7e297f72d40b9ef50cc510491c4c9c90">MEMCTRL_Type::MEM_STATUS_REG</a></div><div class="ttdeci">__IOM uint32_t MEM_STATUS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:820</div></div>
<div class="ttc" id="astruct_i2_c___type_html_a836341aadb8bd253aad214dc2d2c8663"><div class="ttname"><a href="struct_i2_c___type.html#a836341aadb8bd253aad214dc2d2c8663">I2C_Type::I2C_RXFLR_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_RXFLR_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:764</div></div>
<div class="ttc" id="astruct_c_r_g___t_o_p___type_html_a8a27620357f5b1d79bf4fdc6928b27ba"><div class="ttname"><a href="struct_c_r_g___t_o_p___type.html#a8a27620357f5b1d79bf4fdc6928b27ba">CRG_TOP_Type::RAM_PWR_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t RAM_PWR_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:439</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_html_adf851e18cb4dc0af680b1d0e75b422b0"><div class="ttname"><a href="struct_g_p_i_o___type.html#adf851e18cb4dc0af680b1d0e75b422b0">GPIO_Type::P1_10_MODE_REG</a></div><div class="ttdeci">__IOM uint32_t P1_10_MODE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:688</div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8afd6b53690690b8ddde127d445faa9e26"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8afd6b53690690b8ddde127d445faa9e26">FCU_IRQn</a></div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:90</div></div>
<div class="ttc" id="astruct_i2_c___type_html_afbca876ad3eeebea747c648e0359308f"><div class="ttname"><a href="struct_i2_c___type.html#afbca876ad3eeebea747c648e0359308f">I2C_Type::I2C_TX_ABRT_SOURCE_REG</a></div><div class="ttdeci">__IOM uint32_t I2C_TX_ABRT_SOURCE_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:766</div></div>
<div class="ttc" id="astruct_u_a_r_t___type_html_a4abf8049faa61297072f4c49a5f763c5"><div class="ttname"><a href="struct_u_a_r_t___type.html#a4abf8049faa61297072f4c49a5f763c5">UART_Type::UART_SRBR_STHR0_REG</a></div><div class="ttdeci">__IOM uint32_t UART_SRBR_STHR0_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1252</div></div>
<div class="ttc" id="astruct_m_d_c_t___type_html_ac35dfabb76c27b5b6c2f559e36fc62b5"><div class="ttname"><a href="struct_m_d_c_t___type.html#ac35dfabb76c27b5b6c2f559e36fc62b5">MDCT_Type::MDCT_PHASE_INC_REG</a></div><div class="ttdeci">__IOM uint32_t MDCT_PHASE_INC_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:802</div></div>
<div class="ttc" id="astruct_d_m_a___type_html_a9590b9d7e8aa5d12cf5b08e62d2c27a6"><div class="ttname"><a href="struct_d_m_a___type.html#a9590b9d7e8aa5d12cf5b08e62d2c27a6">DMA_Type::DMA5_B_START_REG</a></div><div class="ttdeci">__IOM uint32_t DMA5_B_START_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:550</div></div>
<div class="ttc" id="astruct_t_i_m_e_r___type_html_ac2655e2a122715d372e5e8afccb262c7"><div class="ttname"><a href="struct_t_i_m_e_r___type.html#ac2655e2a122715d372e5e8afccb262c7">TIMER_Type::TIMER_CTRL_REG</a></div><div class="ttdeci">__IOM uint32_t TIMER_CTRL_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1127</div></div>
<div class="ttc" id="astruct_u_a_r_t2___type_html_a80ca20e7b70c5a39bbee131b7d5a8ec6"><div class="ttname"><a href="struct_u_a_r_t2___type.html#a80ca20e7b70c5a39bbee131b7d5a8ec6">UART2_Type::UART2_SRTS_REG</a></div><div class="ttdeci">__IOM uint32_t UART2_SRTS_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:1331</div></div>
<div class="ttc" id="astruct_p_d_c___type_html_aa700c8096ae39c43099e27fb35f18056"><div class="ttname"><a href="struct_p_d_c___type.html#aa700c8096ae39c43099e27fb35f18056">PDC_Type::PDC_CTRL11_REG</a></div><div class="ttdeci">__IOM uint32_t PDC_CTRL11_REG</div><div class="ttdef"><b>Definition:</b> DA1459x-00.h:874</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 1 2025 18:15:24 for SmartSnippets DA1459x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
