<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/usb_fs_nb_pe/rtl/usb_fs_tx_mux.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Copyright ETH Zurich.</span>
<a name="l-3"></a><span class="c1">// Copyright Luke Valenty (TinyFPGA project, https://github.com/tinyfpga/TinyFPGA-Bootloader).</span>
<a name="l-4"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-5"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="k">module</span> <span class="n">usb_fs_tx_mux</span> <span class="p">(</span>
<a name="l-8"></a>  <span class="c1">// interface to IN Protocol Engine</span>
<a name="l-9"></a>  <span class="k">input</span>  <span class="k">logic</span> <span class="n">in_tx_pkt_start_i</span><span class="p">,</span>
<a name="l-10"></a>  <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">in_tx_pid_i</span><span class="p">,</span>
<a name="l-11"></a>
<a name="l-12"></a>  <span class="c1">// interface to OUT Protocol Engine</span>
<a name="l-13"></a>  <span class="k">input</span>  <span class="k">logic</span> <span class="n">out_tx_pkt_start_i</span><span class="p">,</span>
<a name="l-14"></a>  <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">out_tx_pid_i</span><span class="p">,</span>
<a name="l-15"></a>
<a name="l-16"></a>  <span class="c1">// interface to tx module</span>
<a name="l-17"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="n">tx_pkt_start_o</span><span class="p">,</span>
<a name="l-18"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tx_pid_o</span>
<a name="l-19"></a><span class="p">);</span>
<a name="l-20"></a>
<a name="l-21"></a>  <span class="k">assign</span> <span class="n">tx_pkt_start_o</span> <span class="o">=</span> <span class="n">in_tx_pkt_start_i</span> <span class="o">|</span> <span class="n">out_tx_pkt_start_i</span><span class="p">;</span>
<a name="l-22"></a>  <span class="k">assign</span> <span class="n">tx_pid_o</span>       <span class="o">=</span> <span class="n">out_tx_pkt_start_i</span> <span class="o">?</span> <span class="n">out_tx_pid_i</span> <span class="o">:</span> <span class="n">in_tx_pid_i</span><span class="p">;</span>
<a name="l-23"></a>
<a name="l-24"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>