Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 06:39:00 2018
| Host         : travis-job-rohitk-singh-litex-buildenv-328919986.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                10752        0.035        0.000                      0                10752        0.264        0.000                       0                  3400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.544        0.000                      0                10738        0.035        0.000                      0                10738        3.750        0.000                       0                  3304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.518     7.039 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.229    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y171       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691     8.168    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.352     8.521    
                         clock uncertainty           -0.053     8.468    
    SLICE_X162Y171       FDPE (Setup_fdpe_C_D)       -0.016     8.452    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.915    reset_counter[2]
    SLICE_X162Y174       LUT4 (Prop_lut4_I2_O)        0.124     8.039 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.228    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.915    reset_counter[2]
    SLICE_X162Y174       LUT4 (Prop_lut4_I2_O)        0.124     8.039 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.228    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.915    reset_counter[2]
    SLICE_X162Y174       LUT4 (Prop_lut4_I2_O)        0.124     8.039 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.228    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.915    reset_counter[2]
    SLICE_X162Y174       LUT4 (Prop_lut4_I2_O)        0.124     8.039 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.228    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.773ns (40.923%)  route 1.116ns (59.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.478     6.993 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     8.109    reset_counter[1]
    SLICE_X162Y174       LUT3 (Prop_lut3_I0_O)        0.295     8.404 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.404    reset_counter[2]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_D)        0.081    11.543    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.795ns (41.430%)  route 1.124ns (58.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.478     6.993 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.124     8.117    reset_counter[1]
    SLICE_X162Y174       LUT2 (Prop_lut2_I1_O)        0.317     8.434 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.434    reset_counter[1]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_D)        0.118    11.580    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.801ns (41.786%)  route 1.116ns (58.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.478     6.993 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     8.109    reset_counter[1]
    SLICE_X162Y174       LUT4 (Prop_lut4_I2_O)        0.323     8.432 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.432    reset_counter[3]_i_2_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_D)        0.118    11.580    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.117%)  route 0.495ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.478     6.999 r  FDPE_3/Q
                         net (fo=5, routed)           0.495     7.494    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.695    10.745    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.117%)  route 0.495ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.478     6.999 r  FDPE_3/Q
                         net (fo=5, routed)           0.495     7.494    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.695    10.745    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  3.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.164     2.105 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.161    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y171       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDPE (Hold_fdpe_C_D)         0.060     2.001    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.218    reset_counter[0]
    SLICE_X163Y174       LUT6 (Prop_lut6_I1_O)        0.045     2.263 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.263    ic_reset_i_1_n_0
    SLICE_X163Y174       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y174       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.951    
    SLICE_X163Y174       FDRE (Hold_fdre_C_D)         0.091     2.042    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.276    reset_counter[2]
    SLICE_X162Y174       LUT4 (Prop_lut4_I0_O)        0.048     2.324 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.324    reset_counter[3]_i_2_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.131     2.069    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.276    reset_counter[2]
    SLICE_X162Y174       LUT3 (Prop_lut3_I2_O)        0.045     2.321 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.321    reset_counter[2]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.121     2.059    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.299    reset_counter[0]
    SLICE_X162Y174       LUT2 (Prop_lut2_I0_O)        0.043     2.342 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.342    reset_counter[1]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.131     2.069    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.164     2.102 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.299    reset_counter[0]
    SLICE_X162Y174       LUT1 (Prop_lut1_I0_O)        0.045     2.344 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.344    reset_counter0[0]
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.120     2.058    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.024%)  route 0.188ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.188     2.277    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.044     1.907    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.024%)  route 0.188ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.188     2.277    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.044     1.907    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.024%)  route 0.188ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.188     2.277    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.044     1.907    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.024%)  route 0.188ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.188     2.277    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.044     1.907    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y174   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 3.307ns (36.399%)  route 5.779ns (63.601%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.731     1.731    sys_clk
    SLICE_X140Y168       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y168       FDRE (Prop_fdre_C_Q)         0.518     2.249 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.725     2.974    bridge_address[1]
    SLICE_X141Y167       LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.098    tag_mem_reg_i_42_n_0
    SLICE_X141Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.648 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.648    tag_mem_reg_i_33_n_0
    SLICE_X141Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.762    tag_mem_reg_i_32_n_0
    SLICE_X141Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.876    tag_mem_reg_i_31_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.210 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.745     4.955    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X141Y166       LUT5 (Prop_lut5_I0_O)        0.303     5.258 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.864     6.122    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X140Y172       LUT6 (Prop_lut6_I5_O)        0.124     6.246 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.246    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X140Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.759 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.759    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.783     7.659    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X142Y173       LUT3 (Prop_lut3_I2_O)        0.124     7.783 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.496     8.280    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X142Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.404 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.668     9.072    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.561     9.757    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X140Y171       LUT6 (Prop_lut6_I0_O)        0.124     9.881 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.936    10.817    lm32_cpu_n_120
    SLICE_X138Y174       FDRE                                         r  bridge_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.544    11.544    sys_clk
    SLICE_X138Y174       FDRE                                         r  bridge_data_reg[25]/C
                         clock pessimism              0.078    11.622    
                         clock uncertainty           -0.057    11.565    
    SLICE_X138Y174       FDRE (Setup_fdre_C_CE)      -0.205    11.360    bridge_data_reg[25]
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 3.307ns (36.399%)  route 5.779ns (63.601%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.731     1.731    sys_clk
    SLICE_X140Y168       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y168       FDRE (Prop_fdre_C_Q)         0.518     2.249 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.725     2.974    bridge_address[1]
    SLICE_X141Y167       LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.098    tag_mem_reg_i_42_n_0
    SLICE_X141Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.648 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.648    tag_mem_reg_i_33_n_0
    SLICE_X141Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.762    tag_mem_reg_i_32_n_0
    SLICE_X141Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.876    tag_mem_reg_i_31_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.210 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.745     4.955    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X141Y166       LUT5 (Prop_lut5_I0_O)        0.303     5.258 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.864     6.122    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X140Y172       LUT6 (Prop_lut6_I5_O)        0.124     6.246 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.246    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X140Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.759 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.759    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.783     7.659    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X142Y173       LUT3 (Prop_lut3_I2_O)        0.124     7.783 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.496     8.280    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X142Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.404 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.668     9.072    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.561     9.757    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X140Y171       LUT6 (Prop_lut6_I0_O)        0.124     9.881 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.936    10.817    lm32_cpu_n_120
    SLICE_X139Y174       FDRE                                         r  bridge_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.544    11.544    sys_clk
    SLICE_X139Y174       FDRE                                         r  bridge_data_reg[27]/C
                         clock pessimism              0.078    11.622    
                         clock uncertainty           -0.057    11.565    
    SLICE_X139Y174       FDRE (Setup_fdre_C_CE)      -0.205    11.360    bridge_data_reg[27]
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 3.307ns (36.399%)  route 5.779ns (63.601%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.731     1.731    sys_clk
    SLICE_X140Y168       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y168       FDRE (Prop_fdre_C_Q)         0.518     2.249 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.725     2.974    bridge_address[1]
    SLICE_X141Y167       LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.098    tag_mem_reg_i_42_n_0
    SLICE_X141Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.648 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.648    tag_mem_reg_i_33_n_0
    SLICE_X141Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.762    tag_mem_reg_i_32_n_0
    SLICE_X141Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.876    tag_mem_reg_i_31_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.210 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.745     4.955    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X141Y166       LUT5 (Prop_lut5_I0_O)        0.303     5.258 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.864     6.122    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X140Y172       LUT6 (Prop_lut6_I5_O)        0.124     6.246 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.246    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X140Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.759 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.759    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.783     7.659    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X142Y173       LUT3 (Prop_lut3_I2_O)        0.124     7.783 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.496     8.280    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X142Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.404 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.668     9.072    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.561     9.757    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X140Y171       LUT6 (Prop_lut6_I0_O)        0.124     9.881 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.936    10.817    lm32_cpu_n_120
    SLICE_X139Y174       FDRE                                         r  bridge_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.544    11.544    sys_clk
    SLICE_X139Y174       FDRE                                         r  bridge_data_reg[31]/C
                         clock pessimism              0.078    11.622    
                         clock uncertainty           -0.057    11.565    
    SLICE_X139Y174       FDRE (Setup_fdre_C_CE)      -0.205    11.360    bridge_data_reg[31]
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_word_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 3.431ns (36.529%)  route 5.961ns (63.471%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 11.613 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.731     1.731    sys_clk
    SLICE_X140Y168       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y168       FDRE (Prop_fdre_C_Q)         0.518     2.249 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.725     2.974    bridge_address[1]
    SLICE_X141Y167       LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.098    tag_mem_reg_i_42_n_0
    SLICE_X141Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.648 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.648    tag_mem_reg_i_33_n_0
    SLICE_X141Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.762    tag_mem_reg_i_32_n_0
    SLICE_X141Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.876    tag_mem_reg_i_31_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.210 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.745     4.955    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X141Y166       LUT5 (Prop_lut5_I0_O)        0.303     5.258 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.864     6.122    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X140Y172       LUT6 (Prop_lut6_I5_O)        0.124     6.246 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.246    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X140Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.759 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.759    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.783     7.659    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X142Y173       LUT3 (Prop_lut3_I2_O)        0.124     7.783 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.496     8.280    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X142Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.404 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.668     9.072    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.853    10.049    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X140Y175       LUT5 (Prop_lut5_I1_O)        0.124    10.173 r  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_2/O
                         net (fo=3, routed)           0.827    10.999    lm32_cpu/load_store_unit/bridge_word_counter_ce
    SLICE_X142Y168       LUT4 (Prop_lut4_I1_O)        0.124    11.123 r  lm32_cpu/load_store_unit/bridge_word_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.123    lm32_cpu_n_48
    SLICE_X142Y168       FDRE                                         r  bridge_word_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.613    11.613    sys_clk
    SLICE_X142Y168       FDRE                                         r  bridge_word_counter_reg[1]/C
                         clock pessimism              0.078    11.691    
                         clock uncertainty           -0.057    11.634    
    SLICE_X142Y168       FDRE (Setup_fdre_C_D)        0.081    11.715    bridge_word_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_word_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 3.424ns (36.482%)  route 5.961ns (63.518%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 11.613 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.731     1.731    sys_clk
    SLICE_X140Y168       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y168       FDRE (Prop_fdre_C_Q)         0.518     2.249 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.725     2.974    bridge_address[1]
    SLICE_X141Y167       LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.098    tag_mem_reg_i_42_n_0
    SLICE_X141Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.648 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.648    tag_mem_reg_i_33_n_0
    SLICE_X141Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.762    tag_mem_reg_i_32_n_0
    SLICE_X141Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.876    tag_mem_reg_i_31_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.210 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.745     4.955    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X141Y166       LUT5 (Prop_lut5_I0_O)        0.303     5.258 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.864     6.122    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X140Y172       LUT6 (Prop_lut6_I5_O)        0.124     6.246 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.246    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X140Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.759 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.759    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.783     7.659    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X142Y173       LUT3 (Prop_lut3_I2_O)        0.124     7.783 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.496     8.280    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X142Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.404 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.668     9.072    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.853    10.049    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X140Y175       LUT5 (Prop_lut5_I1_O)        0.124    10.173 r  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_2/O
                         net (fo=3, routed)           0.827    10.999    lm32_cpu/load_store_unit/bridge_word_counter_ce
    SLICE_X142Y168       LUT5 (Prop_lut5_I1_O)        0.117    11.116 r  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.116    lm32_cpu_n_47
    SLICE_X142Y168       FDRE                                         r  bridge_word_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.613    11.613    sys_clk
    SLICE_X142Y168       FDRE                                         r  bridge_word_counter_reg[2]/C
                         clock pessimism              0.078    11.691    
                         clock uncertainty           -0.057    11.634    
    SLICE_X142Y168       FDRE (Setup_fdre_C_D)        0.118    11.752    bridge_word_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_word_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 3.431ns (36.775%)  route 5.899ns (63.225%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 11.613 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.731     1.731    sys_clk
    SLICE_X140Y168       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y168       FDRE (Prop_fdre_C_Q)         0.518     2.249 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.725     2.974    bridge_address[1]
    SLICE_X141Y167       LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.098    tag_mem_reg_i_42_n_0
    SLICE_X141Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.648 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.648    tag_mem_reg_i_33_n_0
    SLICE_X141Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.762    tag_mem_reg_i_32_n_0
    SLICE_X141Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.876    tag_mem_reg_i_31_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.210 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.745     4.955    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X141Y166       LUT5 (Prop_lut5_I0_O)        0.303     5.258 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.864     6.122    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X140Y172       LUT6 (Prop_lut6_I5_O)        0.124     6.246 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.246    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X140Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.759 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.759    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.783     7.659    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X142Y173       LUT3 (Prop_lut3_I2_O)        0.124     7.783 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.496     8.280    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X142Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.404 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.668     9.072    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.853    10.049    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X140Y175       LUT5 (Prop_lut5_I1_O)        0.124    10.173 r  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_2/O
                         net (fo=3, routed)           0.764    10.937    lm32_cpu/load_store_unit/bridge_word_counter_ce
    SLICE_X142Y168       LUT3 (Prop_lut3_I1_O)        0.124    11.061 r  lm32_cpu/load_store_unit/bridge_word_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.061    lm32_cpu_n_49
    SLICE_X142Y168       FDRE                                         r  bridge_word_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.613    11.613    sys_clk
    SLICE_X142Y168       FDRE                                         r  bridge_word_counter_reg[0]/C
                         clock pessimism              0.078    11.691    
                         clock uncertainty           -0.057    11.634    
    SLICE_X142Y168       FDRE (Setup_fdre_C_D)        0.077    11.711    bridge_word_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 3.070ns (33.963%)  route 5.969ns (66.037%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 11.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.745     1.745    sys_clk
    SLICE_X155Y155       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y155       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.170     3.371    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X152Y155       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.495 r  storage_4_reg_0_7_6_11/RAMC_D1/O
                         net (fo=3, routed)           1.092     4.588    p_0_in0_in[3]
    SLICE_X153Y155       LUT6 (Prop_lut6_I1_O)        0.124     4.712 r  sdram_bankmachine2_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.712    sdram_bankmachine2_count[2]_i_12_n_0
    SLICE_X153Y155       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.262    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X153Y156       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.533 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.854     6.387    sdram_bankmachine2_hit
    SLICE_X155Y161       LUT5 (Prop_lut5_I2_O)        0.367     6.754 f  sdram_bankmachine2_count[2]_i_4/O
                         net (fo=2, routed)           0.405     7.159    sdram_bankmachine2_count[2]_i_4_n_0
    SLICE_X155Y162       LUT4 (Prop_lut4_I3_O)        0.320     7.479 r  sdram_bandwidth_cmd_is_read_i_5/O
                         net (fo=2, routed)           0.778     8.257    sdram_bandwidth_cmd_is_read_i_5_n_0
    SLICE_X150Y162       LUT6 (Prop_lut6_I1_O)        0.326     8.583 r  sdram_bandwidth_cmd_is_read_i_2/O
                         net (fo=1, routed)           0.000     8.583    sdram_bandwidth_cmd_is_read_i_2_n_0
    SLICE_X150Y162       MUXF7 (Prop_muxf7_I0_O)      0.209     8.792 r  sdram_bandwidth_cmd_is_read_reg_i_1/O
                         net (fo=2, routed)           1.273    10.065    rhs_array_muxed9
    SLICE_X158Y168       LUT2 (Prop_lut2_I0_O)        0.323    10.388 r  new_master_rdata_valid0_i_1/O
                         net (fo=2, routed)           0.397    10.784    array_muxed5
    SLICE_X159Y168       FDRE                                         r  new_master_rdata_valid0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.691    11.691    sys_clk
    SLICE_X159Y168       FDRE                                         r  new_master_rdata_valid0_reg/C
                         clock pessimism              0.078    11.769    
                         clock uncertainty           -0.057    11.712    
    SLICE_X159Y168       FDRE (Setup_fdre_C_D)       -0.271    11.441    new_master_rdata_valid0_reg
  -------------------------------------------------------------------
                         required time                         11.441    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.307ns (36.692%)  route 5.706ns (63.308%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.731     1.731    sys_clk
    SLICE_X140Y168       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y168       FDRE (Prop_fdre_C_Q)         0.518     2.249 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.725     2.974    bridge_address[1]
    SLICE_X141Y167       LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.098    tag_mem_reg_i_42_n_0
    SLICE_X141Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.648 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.648    tag_mem_reg_i_33_n_0
    SLICE_X141Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.762    tag_mem_reg_i_32_n_0
    SLICE_X141Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.876    tag_mem_reg_i_31_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.210 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.745     4.955    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X141Y166       LUT5 (Prop_lut5_I0_O)        0.303     5.258 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.864     6.122    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X140Y172       LUT6 (Prop_lut6_I5_O)        0.124     6.246 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.246    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X140Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.759 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.759    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.783     7.659    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X142Y173       LUT3 (Prop_lut3_I2_O)        0.124     7.783 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.496     8.280    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X142Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.404 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.668     9.072    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.561     9.757    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X140Y171       LUT6 (Prop_lut6_I0_O)        0.124     9.881 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.863    10.744    lm32_cpu_n_120
    SLICE_X143Y175       FDRE                                         r  bridge_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.606    11.606    sys_clk
    SLICE_X143Y175       FDRE                                         r  bridge_data_reg[15]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X143Y175       FDRE (Setup_fdre_C_CE)      -0.205    11.422    bridge_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.307ns (36.692%)  route 5.706ns (63.308%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.731     1.731    sys_clk
    SLICE_X140Y168       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y168       FDRE (Prop_fdre_C_Q)         0.518     2.249 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.725     2.974    bridge_address[1]
    SLICE_X141Y167       LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.098    tag_mem_reg_i_42_n_0
    SLICE_X141Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.648 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.648    tag_mem_reg_i_33_n_0
    SLICE_X141Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.762    tag_mem_reg_i_32_n_0
    SLICE_X141Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.876    tag_mem_reg_i_31_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.210 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.745     4.955    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X141Y166       LUT5 (Prop_lut5_I0_O)        0.303     5.258 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.864     6.122    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X140Y172       LUT6 (Prop_lut6_I5_O)        0.124     6.246 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.246    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X140Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.759 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.759    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.876 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.783     7.659    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X142Y173       LUT3 (Prop_lut3_I2_O)        0.124     7.783 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.496     8.280    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X142Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.404 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.668     9.072    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X139Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.561     9.757    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X140Y171       LUT6 (Prop_lut6_I0_O)        0.124     9.881 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.863    10.744    lm32_cpu_n_120
    SLICE_X143Y175       FDRE                                         r  bridge_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.606    11.606    sys_clk
    SLICE_X143Y175       FDRE                                         r  bridge_data_reg[23]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X143Y175       FDRE (Setup_fdre_C_CE)      -0.205    11.422    bridge_data_reg[23]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 3.017ns (33.456%)  route 6.001ns (66.544%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.741     1.741    sys_clk
    SLICE_X151Y161       FDRE                                         r  sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y161       FDRE (Prop_fdre_C_Q)         0.456     2.197 r  sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.041     3.238    storage_2_reg_0_7_12_17/ADDRB1
    SLICE_X152Y160       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.390 r  storage_2_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.187     4.577    p_0_in6_in[6]
    SLICE_X151Y159       LUT6 (Prop_lut6_I1_O)        0.348     4.925 r  bankmachine0_state[1]_i_11/O
                         net (fo=1, routed)           0.000     4.925    bankmachine0_state[1]_i_11_n_0
    SLICE_X151Y159       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.323 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.323    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X151Y160       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.594 f  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=4, routed)           0.556     6.149    sdram_bankmachine0_hit
    SLICE_X151Y162       LUT5 (Prop_lut5_I2_O)        0.367     6.516 r  sdram_bankmachine0_count[2]_i_4/O
                         net (fo=2, routed)           0.458     6.974    sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X151Y162       LUT4 (Prop_lut4_I3_O)        0.321     7.295 f  sdram_bankmachine0_count[2]_i_2/O
                         net (fo=6, routed)           0.835     8.129    sdram_bankmachine0_count[2]_i_2_n_0
    SLICE_X151Y163       LUT5 (Prop_lut5_I0_O)        0.332     8.461 f  multiplexer_state[3]_i_16/O
                         net (fo=1, routed)           0.433     8.895    multiplexer_state[3]_i_16_n_0
    SLICE_X151Y163       LUT4 (Prop_lut4_I3_O)        0.124     9.019 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.478     9.497    multiplexer_state[3]_i_9_n_0
    SLICE_X152Y162       LUT6 (Prop_lut6_I1_O)        0.124     9.621 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.635    10.256    multiplexer_state[3]_i_3_n_0
    SLICE_X153Y162       LUT6 (Prop_lut6_I0_O)        0.124    10.380 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.759    multiplexer_next_state
    SLICE_X153Y162       FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.622    11.622    sys_clk
    SLICE_X153Y162       FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.078    11.700    
                         clock uncertainty           -0.057    11.643    
    SLICE_X153Y162       FDRE (Setup_fdre_C_CE)      -0.205    11.438    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.609     0.609    sys_clk
    SLICE_X145Y179       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y179       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.967    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.878     0.878    storage_1_reg_0_15_6_7/WCLK
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X144Y179       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.932    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.609     0.609    sys_clk
    SLICE_X145Y179       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y179       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.967    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.878     0.878    storage_1_reg_0_15_6_7/WCLK
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X144Y179       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.932    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.609     0.609    sys_clk
    SLICE_X145Y179       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y179       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.967    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.878     0.878    storage_1_reg_0_15_6_7/WCLK
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X144Y179       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.932    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.609     0.609    sys_clk
    SLICE_X145Y179       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y179       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.967    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.878     0.878    storage_1_reg_0_15_6_7/WCLK
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X144Y179       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.932    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.609     0.609    sys_clk
    SLICE_X145Y179       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y179       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.967    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.878     0.878    storage_1_reg_0_15_6_7/WCLK
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X144Y179       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.932    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.609     0.609    sys_clk
    SLICE_X145Y179       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y179       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.967    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.878     0.878    storage_1_reg_0_15_6_7/WCLK
    SLICE_X144Y179       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X144Y179       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.932    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.609     0.609    sys_clk
    SLICE_X145Y179       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y179       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.967    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X144Y179       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.878     0.878    storage_1_reg_0_15_6_7/WCLK
    SLICE_X144Y179       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X144Y179       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.932    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.609     0.609    sys_clk
    SLICE_X145Y179       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y179       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.967    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X144Y179       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.878     0.878    storage_1_reg_0_15_6_7/WCLK
    SLICE_X144Y179       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X144Y179       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.932    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.607%)  route 0.266ns (65.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    lm32_cpu/load_store_unit/dcache/out
    SLICE_X141Y163       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y163       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[24]/Q
                         net (fo=2, routed)           0.266     1.019    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[20]
    RAMB18_X7Y62         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.930     0.930    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y62         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.674    
    RAMB18_X7Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.296     0.970    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 info_dna_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            info_dna_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.247ns (55.613%)  route 0.197ns (44.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.615     0.615    sys_clk
    SLICE_X36Y150        FDRE                                         r  info_dna_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.148     0.763 r  info_dna_cnt_reg[3]/Q
                         net (fo=7, routed)           0.197     0.960    info_dna_cnt_reg__1[3]
    SLICE_X36Y149        LUT5 (Prop_lut5_I1_O)        0.099     1.059 r  info_dna_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.059    p_0_in__2[4]
    SLICE_X36Y149        FDRE                                         r  info_dna_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.889     0.889    sys_clk
    SLICE_X36Y149        FDRE                                         r  info_dna_cnt_reg[4]/C
                         clock pessimism              0.000     0.889    
    SLICE_X36Y149        FDRE (Hold_fdre_C_D)         0.120     1.009    info_dna_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y68     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y69     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y35    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y30    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y29    memdat_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y31    memdat_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y28    memdat_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memdat_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memdat_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y169  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y169  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y169  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y169  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y169  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y169  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y169  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y169  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y173  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.565 (r) | FAST    |     3.878 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.568 (r) | SLOW    |    -0.012 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.706 (r) | SLOW    |    -2.529 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.219 (r) | SLOW    |    -2.566 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.535 (r) | SLOW    |    -2.725 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.084 (r) | SLOW    |      1.783 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.466 (r) | SLOW    |      1.489 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.769 (r) | SLOW    |      1.619 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.226 (r) | SLOW    |      1.858 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.396 (r) | SLOW    |      1.945 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.629 (r) | SLOW    |      1.571 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.234 (r) | SLOW    |      1.849 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.781 (r) | SLOW    |      1.631 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.546 (r) | SLOW    |      1.998 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.157 (r) | SLOW    |      2.289 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.539 (r) | SLOW    |      1.980 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.842 (r) | SLOW    |      2.135 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.307 (r) | SLOW    |      2.346 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.300 (r) | SLOW    |      2.356 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.154 (r) | SLOW    |      2.264 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.450 (r) | SLOW    |      2.411 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.081 (r) | SLOW    |      1.757 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.154 (r) | SLOW    |      2.249 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.082 (r) | SLOW    |      1.760 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.155 (r) | SLOW    |      2.246 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     14.114 (r) | SLOW    |      5.446 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     10.928 (r) | SLOW    |      3.761 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     14.341 (r) | SLOW    |      5.543 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     11.346 (r) | SLOW    |      3.919 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     12.094 (r) | SLOW    |      4.273 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.269 (r) | SLOW    |      3.975 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     13.810 (r) | SLOW    |      5.330 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     15.171 (r) | SLOW    |      5.510 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     12.208 (r) | SLOW    |      3.868 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.935 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.456 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.983 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.084 (r) | SLOW    |   1.783 (r) | FAST    |    0.618 |
ddram_dq[1]        |   6.466 (r) | SLOW    |   1.489 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.769 (r) | SLOW    |   1.619 (r) | FAST    |    0.302 |
ddram_dq[3]        |   7.226 (r) | SLOW    |   1.858 (r) | FAST    |    0.760 |
ddram_dq[4]        |   7.396 (r) | SLOW    |   1.945 (r) | FAST    |    0.930 |
ddram_dq[5]        |   6.629 (r) | SLOW    |   1.571 (r) | FAST    |    0.162 |
ddram_dq[6]        |   7.234 (r) | SLOW    |   1.849 (r) | FAST    |    0.768 |
ddram_dq[7]        |   6.781 (r) | SLOW    |   1.631 (r) | FAST    |    0.315 |
ddram_dq[8]        |   7.546 (r) | SLOW    |   1.998 (r) | FAST    |    1.080 |
ddram_dq[9]        |   8.157 (r) | SLOW    |   2.289 (r) | FAST    |    1.691 |
ddram_dq[10]       |   7.539 (r) | SLOW    |   1.980 (r) | FAST    |    1.072 |
ddram_dq[11]       |   7.842 (r) | SLOW    |   2.135 (r) | FAST    |    1.376 |
ddram_dq[12]       |   8.307 (r) | SLOW    |   2.346 (r) | FAST    |    1.841 |
ddram_dq[13]       |   8.300 (r) | SLOW    |   2.356 (r) | FAST    |    1.833 |
ddram_dq[14]       |   8.154 (r) | SLOW    |   2.264 (r) | FAST    |    1.688 |
ddram_dq[15]       |   8.450 (r) | SLOW    |   2.411 (r) | FAST    |    1.983 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.450 (r) | SLOW    |   1.489 (r) | FAST    |    1.983 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.074 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.081 (r) | SLOW    |   1.757 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.154 (r) | SLOW    |   2.249 (r) | FAST    |    1.073 |
ddram_dqs_p[0]     |   7.082 (r) | SLOW    |   1.760 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.155 (r) | SLOW    |   2.246 (r) | FAST    |    1.074 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.155 (r) | SLOW    |   1.757 (r) | FAST    |    1.074 |
-------------------+-------------+---------+-------------+---------+----------+




