

================================================================
== Vivado HLS Report for 'finger_counter'
================================================================
* Date:           Mon Dec  7 17:37:34 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      9.52|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   28|  16797728|   28|  16797728|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    6|  16797696| 6 ~ 4101 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    3|      4098|         4|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 38
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	7  / (!tmp_4)
	4  / (tmp_4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / (!tmp)
	38  / (tmp)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: prevcol [1/1] 0.00ns
entry:0  %prevcol = alloca i8                            ; <i8*> [#uses=3]

ST_1: prev [1/1] 0.00ns
entry:1  %prev = alloca i8                               ; <i8*> [#uses=3]

ST_1: pixel_in_val [1/1] 0.00ns
entry:2  %pixel_in_val = alloca i8                       ; <i8*> [#uses=3]

ST_1: empty [1/1] 0.00ns
entry:3  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str126, i32 0, i32 0, i32 0, [8 x i8]* @str126) ; <i32> [#uses=0]

ST_1: empty_118 [1/1] 0.00ns
entry:4  %empty_118 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str123, i32 0, i32 0, i32 0, [8 x i8]* @str123) ; <i32> [#uses=0]

ST_1: src_cols_V_read_2 [1/1] 0.00ns
entry:5  %src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=2]

ST_1: src_rows_V_read_2 [1/1] 0.00ns
entry:6  %src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=2]

ST_1: retval_i4_cast [1/1] 0.00ns
entry:7  %retval_i4_cast = zext i12 %src_rows_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign [1/1] 1.84ns
entry:8  %op2_assign = add i13 %retval_i4_cast, 1        ; <i13> [#uses=1]

ST_1: retval_i_cast [1/1] 0.00ns
entry:9  %retval_i_cast = zext i12 %src_cols_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign_3 [1/1] 1.84ns
entry:10  %op2_assign_3 = add i13 %retval_i_cast, 1       ; <i13> [#uses=1]

ST_1: stg_50 [1/1] 1.39ns
entry:11  store i8 0, i8* %pixel_in_val

ST_1: stg_51 [1/1] 1.39ns
entry:12  store i8 0, i8* %prev

ST_1: stg_52 [1/1] 1.39ns
entry:13  store i8 0, i8* %prevcol

ST_1: stg_53 [1/1] 1.57ns
entry:14  br label %bb35


 <State 2>: 4.13ns
ST_2: t_V [1/1] 0.00ns
bb35:0  %t_V = phi i12 [ 0, %entry ], [ %i_V, %bb26 ]   ; <i12> [#uses=4]

ST_2: flip2 [1/1] 0.00ns
bb35:1  %flip2 = phi i32 [ 0, %entry ], [ %flip2_2, %bb26 ] ; <i32> [#uses=3]

ST_2: flip4 [1/1] 0.00ns
bb35:2  %flip4 = phi i32 [ 0, %entry ], [ %flip4_2, %bb26 ] ; <i32> [#uses=3]

ST_2: flip8 [1/1] 0.00ns
bb35:3  %flip8 = phi i32 [ 0, %entry ], [ %flip8_2, %bb26 ] ; <i32> [#uses=3]

ST_2: tmp_cast [1/1] 0.00ns
bb35:4  %tmp_cast = zext i12 %t_V to i13                ; <i13> [#uses=1]

ST_2: tmp_s [1/1] 2.18ns
bb35:5  %tmp_s = icmp ult i13 %tmp_cast, %op2_assign    ; <i1> [#uses=1]

ST_2: stg_60 [1/1] 0.00ns
bb35:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_2: i_V [1/1] 1.84ns
bb35:7  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_2: stg_62 [1/1] 0.00ns
bb35:8  br i1 %tmp_s, label %bb25.preheader, label %bb36

ST_2: not [1/1] 2.14ns
bb25.preheader:0  %not = icmp ult i12 %t_V, %src_rows_V_read_2    ; <i1> [#uses=1]

ST_2: notrhs [1/1] 2.14ns
bb25.preheader:1  %notrhs = icmp ne i12 %t_V, 0                   ; <i1> [#uses=1]

ST_2: stg_65 [1/1] 1.57ns
bb25.preheader:2  br label %bb25

ST_2: tmp_2 [1/1] 0.00ns
bb36:2  %tmp_2 = sext i32 %flip2 to i64                 ; <i64> [#uses=1]

ST_2: tmp_9 [9/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 3>: 3.51ns
ST_3: t_V_5 [1/1] 0.00ns
bb25:0  %t_V_5 = phi i12 [ %j_V, %bb24 ], [ 0, %bb25.preheader ] ; <i12> [#uses=5]

ST_3: rowcnt [1/1] 0.00ns
bb25:1  %rowcnt = phi i32 [ %rowcnt_2, %bb24 ], [ 0, %bb25.preheader ] ; <i32> [#uses=6]

ST_3: tmp_16_cast [1/1] 0.00ns
bb25:2  %tmp_16_cast = zext i12 %t_V_5 to i13           ; <i13> [#uses=2]

ST_3: tmp_4 [1/1] 2.18ns
bb25:3  %tmp_4 = icmp ult i13 %tmp_16_cast, %op2_assign_3 ; <i1> [#uses=1]

ST_3: stg_72 [1/1] 0.00ns
bb25:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_3: j_V [1/1] 1.84ns
bb25:5  %j_V = add i12 %t_V_5, 1                        ; <i12> [#uses=1]

ST_3: stg_74 [1/1] 0.00ns
bb25:6  br i1 %tmp_4, label %bb1, label %bb26

ST_3: not4 [1/1] 2.14ns
bb1:2  %not4 = icmp ult i12 %t_V_5, %src_cols_V_read_2 ; <i1> [#uses=1]

ST_3: or_cond [1/1] 1.37ns
bb1:3  %or_cond = and i1 %not, %not4                   ; <i1> [#uses=1]

ST_3: stg_77 [1/1] 0.00ns
bb1:4  br i1 %or_cond, label %bb9, label %bb10_ifconv

ST_3: prevcol_1 [1/1] 0.00ns
bb10_ifconv:7  %prevcol_1 = trunc i12 %t_V_5 to i8             ; <i8> [#uses=1]

ST_3: notlhs [1/1] 2.14ns
bb10_ifconv:17  %notlhs = icmp ne i12 %t_V_5, 0                 ; <i1> [#uses=1]

ST_3: not_or_cond [1/1] 1.37ns
bb10_ifconv:18  %not_or_cond = and i1 %notrhs, %notlhs          ; <i1> [#uses=1]

ST_3: stg_81 [1/1] 0.00ns
bb10_ifconv:19  br i1 %not_or_cond, label %bb23, label %bb24


 <State 4>: 3.09ns
ST_4: tmp_18 [1/1] 1.70ns
bb9:0  %tmp_18 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: stg_83 [1/1] 1.39ns
bb9:1  store i8 %tmp_18, i8* %pixel_in_val

ST_4: stg_84 [1/1] 0.00ns
bb9:2  br label %bb10_ifconv


 <State 5>: 9.52ns
ST_5: prevcol_load [1/1] 0.00ns
bb10_ifconv:0  %prevcol_load = load i8* %prevcol               ; <i8> [#uses=3]

ST_5: prev_load [1/1] 0.00ns
bb10_ifconv:1  %prev_load = load i8* %prev                     ; <i8> [#uses=3]

ST_5: pixel_in_val_5 [1/1] 0.00ns
bb10_ifconv:2  %pixel_in_val_5 = load i8* %pixel_in_val        ; <i8> [#uses=3]

ST_5: tmp_15 [1/1] 2.00ns
bb10_ifconv:3  %tmp_15 = icmp eq i8 %pixel_in_val_5, %prev_load ; <i1> [#uses=4]

ST_5: tmp_25_cast [1/1] 0.00ns
bb10_ifconv:4  %tmp_25_cast = zext i8 %prevcol_load to i13     ; <i13> [#uses=1]

ST_5: tmp_16 [1/1] 1.84ns
bb10_ifconv:5  %tmp_16 = sub i13 %tmp_16_cast, %tmp_25_cast    ; <i13> [#uses=1]

ST_5: retval_s [1/1] 2.18ns
bb10_ifconv:6  %retval_s = icmp ugt i13 %tmp_16, 20            ; <i1> [#uses=1]

ST_5: sel_tmp [1/1] 1.37ns
bb10_ifconv:8  %sel_tmp = xor i1 %tmp_15, true                 ; <i1> [#uses=1]

ST_5: sel_tmp1 [1/1] 1.37ns
bb10_ifconv:9  %sel_tmp1 = and i1 %retval_s, %sel_tmp          ; <i1> [#uses=3]

ST_5: prev_2 [1/1] 1.37ns
bb10_ifconv:10  %prev_2 = select i1 %sel_tmp1, i8 %pixel_in_val_5, i8 %prev_load ; <i8> [#uses=1]

ST_5: prev_3 [1/1] 1.37ns
bb10_ifconv:11  %prev_3 = select i1 %tmp_15, i8 %prev_load, i8 %prev_2 ; <i8> [#uses=1]

ST_5: prevcol_2 [1/1] 1.37ns
bb10_ifconv:12  %prevcol_2 = select i1 %sel_tmp1, i8 %prevcol_1, i8 %prevcol_load ; <i8> [#uses=1]

ST_5: prevcol_3 [1/1] 1.37ns
bb10_ifconv:13  %prevcol_3 = select i1 %tmp_15, i8 %prevcol_load, i8 %prevcol_2 ; <i8> [#uses=1]

ST_5: stg_98 [1/1] 1.70ns
bb23:0  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_in_val_5)

ST_5: stg_99 [1/1] 0.00ns
bb23:1  br label %bb24

ST_5: stg_100 [1/1] 1.39ns
bb24:1  store i8 %prev_3, i8* %prev

ST_5: stg_101 [1/1] 1.39ns
bb24:2  store i8 %prevcol_3, i8* %prevcol


 <State 6>: 5.18ns
ST_6: tmp_8 [1/1] 0.00ns
bb1:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str46) ; <i32> [#uses=1]

ST_6: stg_103 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_6: sel_tmp10_v_cast_cast [1/1] 1.37ns
bb10_ifconv:14  %sel_tmp10_v_cast_cast = select i1 %sel_tmp1, i32 1, i32 -1 ; <i32> [#uses=1]

ST_6: rowcnt_1 [1/1] 2.44ns
bb10_ifconv:15  %rowcnt_1 = add i32 %rowcnt, %sel_tmp10_v_cast_cast ; <i32> [#uses=1]

ST_6: rowcnt_2 [1/1] 1.37ns
bb10_ifconv:16  %rowcnt_2 = select i1 %tmp_15, i32 %rowcnt, i32 %rowcnt_1 ; <i32> [#uses=1]

ST_6: empty_119 [1/1] 0.00ns
bb24:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str46, i32 %tmp_8) ; <i32> [#uses=0]

ST_6: stg_108 [1/1] 0.00ns
bb24:3  br label %bb25


 <State 7>: 5.26ns
ST_7: flip2_1 [1/1] 2.44ns
bb26:0  %flip2_1 = add nsw i32 %flip2, 1                ; <i32> [#uses=1]

ST_7: tmp_10 [1/1] 2.52ns
bb26:1  %tmp_10 = icmp eq i32 %rowcnt, 2                ; <i1> [#uses=1]

ST_7: flip2_2 [1/1] 1.37ns
bb26:2  %flip2_2 = select i1 %tmp_10, i32 %flip2_1, i32 %flip2 ; <i32> [#uses=1]

ST_7: flip4_1 [1/1] 2.44ns
bb26:3  %flip4_1 = add nsw i32 %flip4, 1                ; <i32> [#uses=1]

ST_7: tmp_11 [1/1] 2.52ns
bb26:4  %tmp_11 = icmp eq i32 %rowcnt, 4                ; <i1> [#uses=1]

ST_7: flip4_2 [1/1] 1.37ns
bb26:5  %flip4_2 = select i1 %tmp_11, i32 %flip4_1, i32 %flip4 ; <i32> [#uses=1]

ST_7: tmp_12 [1/1] 2.52ns
bb26:6  %tmp_12 = icmp eq i32 %rowcnt, 6                ; <i1> [#uses=1]

ST_7: tmp_13 [1/1] 2.52ns
bb26:7  %tmp_13 = icmp eq i32 %rowcnt, 8                ; <i1> [#uses=1]

ST_7: flip8_1 [1/1] 2.44ns
bb26:8  %flip8_1 = add nsw i32 %flip8, 1                ; <i32> [#uses=1]

ST_7: or_cond5 [1/1] 1.37ns
bb26:9  %or_cond5 = or i1 %tmp_12, %tmp_13              ; <i1> [#uses=1]

ST_7: flip8_2 [1/1] 1.37ns
bb26:10  %flip8_2 = select i1 %or_cond5, i32 %flip8_1, i32 %flip8 ; <i32> [#uses=1]

ST_7: stg_120 [1/1] 0.00ns
bb26:11  br label %bb35


 <State 8>: 4.13ns
ST_8: tmp_9 [8/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 9>: 4.13ns
ST_9: tmp_9 [7/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 10>: 4.13ns
ST_10: tmp_9 [6/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 11>: 4.13ns
ST_11: tmp_9 [5/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 12>: 4.13ns
ST_12: tmp_9 [4/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 13>: 4.13ns
ST_13: tmp_9 [3/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 14>: 4.13ns
ST_14: tmp_9 [2/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 15>: 4.13ns
ST_15: tmp_9 [1/9] 4.13ns
bb36:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 16>: 5.39ns
ST_16: tmp_1 [1/1] 0.00ns
bb36:0  %tmp_1 = sext i32 %flip8 to i64                 ; <i64> [#uses=1]

ST_16: tmp_7 [9/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_16: tmp_3 [9/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 17>: 5.39ns
ST_17: tmp_7 [8/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_17: tmp_3 [8/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 18>: 5.39ns
ST_18: tmp_7 [7/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_18: tmp_3 [7/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 19>: 5.39ns
ST_19: tmp_7 [6/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_19: tmp_3 [6/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 20>: 5.39ns
ST_20: tmp_7 [5/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_20: tmp_3 [5/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 21>: 5.39ns
ST_21: tmp_7 [4/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_21: tmp_3 [4/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 22>: 5.39ns
ST_22: tmp_7 [3/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_22: tmp_3 [3/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 23>: 5.39ns
ST_23: tmp_7 [2/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_23: tmp_3 [2/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 24>: 5.39ns
ST_24: tmp_7 [1/9] 4.13ns
bb36:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_24: tmp_3 [1/9] 5.39ns
bb36:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]


 <State 25>: 4.55ns
ST_25: tmp [3/3] 4.55ns
bb36:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]


 <State 26>: 4.55ns
ST_26: tmp [2/3] 4.55ns
bb36:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]


 <State 27>: 4.55ns
ST_27: tmp [1/3] 4.55ns
bb36:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]

ST_27: stg_151 [1/1] 0.00ns
bb36:6  br i1 %tmp, label %bb37, label %bb38

ST_27: tmp_5 [1/1] 0.00ns
bb38:0  %tmp_5 = sext i32 %flip4 to i64                 ; <i64> [#uses=1]

ST_27: tmp_6 [9/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]

ST_27: stg_154 [1/1] 1.40ns
bb37:0  store i3 0, i3* @ges

ST_27: stg_155 [1/1] 0.00ns
bb37:1  br label %UnifiedReturnBlock


 <State 28>: 4.13ns
ST_28: tmp_6 [8/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]


 <State 29>: 4.13ns
ST_29: tmp_6 [7/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]


 <State 30>: 4.13ns
ST_30: tmp_6 [6/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]


 <State 31>: 4.13ns
ST_31: tmp_6 [5/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]


 <State 32>: 4.13ns
ST_32: tmp_6 [4/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]


 <State 33>: 4.13ns
ST_33: tmp_6 [3/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]


 <State 34>: 4.13ns
ST_34: tmp_6 [2/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]


 <State 35>: 4.13ns
ST_35: tmp_6 [1/9] 4.13ns
bb38:1  %tmp_6 = sitofp i64 %tmp_5 to double            ; <double> [#uses=1]


 <State 36>: 4.55ns
ST_36: tmp_14 [3/3] 4.55ns
bb38:2  %tmp_14 = fcmp oge double %tmp_6, %tmp_3        ; <i1> [#uses=1]


 <State 37>: 4.55ns
ST_37: tmp_14 [2/3] 4.55ns
bb38:2  %tmp_14 = fcmp oge double %tmp_6, %tmp_3        ; <i1> [#uses=1]


 <State 38>: 4.55ns
ST_38: tmp_14 [1/3] 4.55ns
bb38:2  %tmp_14 = fcmp oge double %tmp_6, %tmp_3        ; <i1> [#uses=1]

ST_38: stg_167 [1/1] 0.00ns
bb38:3  br i1 %tmp_14, label %bb39, label %bb40

ST_38: stg_168 [1/1] 1.40ns
bb40:0  store i3 2, i3* @ges

ST_38: stg_169 [1/1] 0.00ns
bb40:1  br label %UnifiedReturnBlock

ST_38: stg_170 [1/1] 1.40ns
bb39:0  store i3 1, i3* @ges

ST_38: stg_171 [1/1] 0.00ns
bb39:1  br label %UnifiedReturnBlock

ST_38: stg_172 [1/1] 0.00ns
UnifiedReturnBlock:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1d64ede0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1d64ee40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1d652d50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1d652db0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ges]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; mode=0x1c6d7300; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prevcol               (alloca           ) [ 011111110000000000000000000000000000000]
prev                  (alloca           ) [ 011111110000000000000000000000000000000]
pixel_in_val          (alloca           ) [ 011111110000000000000000000000000000000]
empty                 (specfifo         ) [ 000000000000000000000000000000000000000]
empty_118             (specfifo         ) [ 000000000000000000000000000000000000000]
src_cols_V_read_2     (wireread         ) [ 001111110000000000000000000000000000000]
src_rows_V_read_2     (wireread         ) [ 001111110000000000000000000000000000000]
retval_i4_cast        (zext             ) [ 000000000000000000000000000000000000000]
op2_assign            (add              ) [ 001111110000000000000000000000000000000]
retval_i_cast         (zext             ) [ 000000000000000000000000000000000000000]
op2_assign_3          (add              ) [ 001111110000000000000000000000000000000]
stg_50                (store            ) [ 000000000000000000000000000000000000000]
stg_51                (store            ) [ 000000000000000000000000000000000000000]
stg_52                (store            ) [ 000000000000000000000000000000000000000]
stg_53                (br               ) [ 011111110000000000000000000000000000000]
t_V                   (phi              ) [ 001000000000000000000000000000000000000]
flip2                 (phi              ) [ 001111110000000000000000000000000000000]
flip4                 (phi              ) [ 001111111111111111111111111100000000000]
flip8                 (phi              ) [ 001111111111111110000000000000000000000]
tmp_cast              (zext             ) [ 000000000000000000000000000000000000000]
tmp_s                 (icmp             ) [ 001111110000000000000000000000000000000]
stg_60                (speclooptripcount) [ 000000000000000000000000000000000000000]
i_V                   (add              ) [ 011111110000000000000000000000000000000]
stg_62                (br               ) [ 000000000000000000000000000000000000000]
not                   (icmp             ) [ 000111100000000000000000000000000000000]
notrhs                (icmp             ) [ 000111100000000000000000000000000000000]
stg_65                (br               ) [ 001111110000000000000000000000000000000]
tmp_2                 (sext             ) [ 000000001111111100000000000000000000000]
t_V_5                 (phi              ) [ 000100000000000000000000000000000000000]
rowcnt                (phi              ) [ 000111110000000000000000000000000000000]
tmp_16_cast           (zext             ) [ 000111000000000000000000000000000000000]
tmp_4                 (icmp             ) [ 001111110000000000000000000000000000000]
stg_72                (speclooptripcount) [ 000000000000000000000000000000000000000]
j_V                   (add              ) [ 001111110000000000000000000000000000000]
stg_74                (br               ) [ 000000000000000000000000000000000000000]
not4                  (icmp             ) [ 000000000000000000000000000000000000000]
or_cond               (and              ) [ 000110000000000000000000000000000000000]
stg_77                (br               ) [ 000000000000000000000000000000000000000]
prevcol_1             (trunc            ) [ 000111000000000000000000000000000000000]
notlhs                (icmp             ) [ 000000000000000000000000000000000000000]
not_or_cond           (and              ) [ 000111000000000000000000000000000000000]
stg_81                (br               ) [ 000000000000000000000000000000000000000]
tmp_18                (fiforead         ) [ 000000000000000000000000000000000000000]
stg_83                (store            ) [ 000000000000000000000000000000000000000]
stg_84                (br               ) [ 000000000000000000000000000000000000000]
prevcol_load          (load             ) [ 000000000000000000000000000000000000000]
prev_load             (load             ) [ 000000000000000000000000000000000000000]
pixel_in_val_5        (load             ) [ 000000000000000000000000000000000000000]
tmp_15                (icmp             ) [ 000100100000000000000000000000000000000]
tmp_25_cast           (zext             ) [ 000000000000000000000000000000000000000]
tmp_16                (sub              ) [ 000000000000000000000000000000000000000]
retval_s              (icmp             ) [ 000000000000000000000000000000000000000]
sel_tmp               (xor              ) [ 000000000000000000000000000000000000000]
sel_tmp1              (and              ) [ 000100100000000000000000000000000000000]
prev_2                (select           ) [ 000000000000000000000000000000000000000]
prev_3                (select           ) [ 000000000000000000000000000000000000000]
prevcol_2             (select           ) [ 000000000000000000000000000000000000000]
prevcol_3             (select           ) [ 000000000000000000000000000000000000000]
stg_98                (fifowrite        ) [ 000000000000000000000000000000000000000]
stg_99                (br               ) [ 000000000000000000000000000000000000000]
stg_100               (store            ) [ 000000000000000000000000000000000000000]
stg_101               (store            ) [ 000000000000000000000000000000000000000]
tmp_8                 (specregionbegin  ) [ 000000000000000000000000000000000000000]
stg_103               (specpipeline     ) [ 000000000000000000000000000000000000000]
sel_tmp10_v_cast_cast (select           ) [ 000000000000000000000000000000000000000]
rowcnt_1              (add              ) [ 000000000000000000000000000000000000000]
rowcnt_2              (select           ) [ 001111110000000000000000000000000000000]
empty_119             (specregionend    ) [ 000000000000000000000000000000000000000]
stg_108               (br               ) [ 001111110000000000000000000000000000000]
flip2_1               (add              ) [ 000000000000000000000000000000000000000]
tmp_10                (icmp             ) [ 000000000000000000000000000000000000000]
flip2_2               (select           ) [ 011111110000000000000000000000000000000]
flip4_1               (add              ) [ 000000000000000000000000000000000000000]
tmp_11                (icmp             ) [ 000000000000000000000000000000000000000]
flip4_2               (select           ) [ 011111110000000000000000000000000000000]
tmp_12                (icmp             ) [ 000000000000000000000000000000000000000]
tmp_13                (icmp             ) [ 000000000000000000000000000000000000000]
flip8_1               (add              ) [ 000000000000000000000000000000000000000]
or_cond5              (or               ) [ 000000000000000000000000000000000000000]
flip8_2               (select           ) [ 011111110000000000000000000000000000000]
stg_120               (br               ) [ 011111110000000000000000000000000000000]
tmp_9                 (sitodp           ) [ 000000000000000011111111100000000000000]
tmp_1                 (sext             ) [ 000000000000000001111111100000000000000]
tmp_7                 (sitodp           ) [ 000000000000000000000000011100000000000]
tmp_3                 (dmul             ) [ 000000000000000000000000011111111111111]
tmp                   (dcmp             ) [ 000000000000000000000000000111111111111]
stg_151               (br               ) [ 000000000000000000000000000000000000000]
tmp_5                 (sext             ) [ 000000000000000000000000000011111111000]
stg_154               (store            ) [ 000000000000000000000000000000000000000]
stg_155               (br               ) [ 000000000000000000000000000000000000000]
tmp_6                 (sitodp           ) [ 000000000000000000000000000000000000111]
tmp_14                (dcmp             ) [ 000000000000000000000000000000000000001]
stg_167               (br               ) [ 000000000000000000000000000000000000000]
stg_168               (store            ) [ 000000000000000000000000000000000000000]
stg_169               (br               ) [ 000000000000000000000000000000000000000]
stg_170               (store            ) [ 000000000000000000000000000000000000000]
stg_171               (br               ) [ 000000000000000000000000000000000000000]
stg_172               (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ges">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ges"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str126"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str123"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="prevcol_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prevcol/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="prev_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pixel_in_val_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_in_val/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="src_cols_V_read_2_wireread_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_cols_V_read_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_rows_V_read_2_wireread_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_rows_V_read_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_18_fiforead_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="stg_98_fifowrite_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_98/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_154/27 stg_168/38 stg_170/38 "/>
</bind>
</comp>

<comp id="119" class="1005" name="t_V_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="1"/>
<pin id="121" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="t_V_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="flip2_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip2 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="flip2_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="flip2/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="flip4_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip4 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="flip4_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="flip4/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="flip8_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip8 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="flip8_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="32" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="flip8/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="t_V_5_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="1"/>
<pin id="168" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="t_V_5_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="rowcnt_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rowcnt (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="rowcnt_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="rowcnt/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="0" index="1" bw="64" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp/25 tmp_14/36 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_9/2 tmp_7/16 tmp_6/27 "/>
</bind>
</comp>

<comp id="202" class="1005" name="reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_7 tmp_6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="retval_i4_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i4_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="op2_assign_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="2" slack="0"/>
<pin id="215" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="retval_i_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="op2_assign_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="stg_50_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="stg_51_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="stg_52_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_52/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="12" slack="0"/>
<pin id="249" dir="0" index="1" bw="13" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="not_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="1"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="notrhs_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="notrhs/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_16_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_16_cast/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="13" slack="2"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_V_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="2" slack="0"/>
<pin id="286" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="not4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="2"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not4/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_cond_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="prevcol_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="prevcol_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="notlhs_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="not_or_cond_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_or_cond/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="stg_83_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="3"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="prevcol_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="4"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prevcol_load/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="prev_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="4"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_load/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="pixel_in_val_5_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="4"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_in_val_5/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_15_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_25_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_25_cast/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_16_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="2"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="retval_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="retval_s/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sel_tmp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sel_tmp1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="prev_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="prev_2/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="prev_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="prev_3/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="prevcol_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="2"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="prevcol_2/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="prevcol_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="prevcol_3/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="stg_100_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="4"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="stg_101_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="4"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_101/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sel_tmp10_v_cast_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp10_v_cast_cast/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="rowcnt_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowcnt_1/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="rowcnt_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="32" slack="3"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="rowcnt_2/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="flip2_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="flip2_1/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_10_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="flip2_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="32" slack="2"/>
<pin id="439" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="flip2_2/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="flip4_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2"/>
<pin id="445" dir="0" index="1" bw="2" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="flip4_1/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_11_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="flip4_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="2"/>
<pin id="459" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="flip4_2/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_12_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_13_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="flip8_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="2"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="flip8_1/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_cond5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="flip8_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="32" slack="2"/>
<pin id="491" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="flip8_2/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="9"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="20"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_5/27 "/>
</bind>
</comp>

<comp id="505" class="1005" name="prevcol_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="prevcol "/>
</bind>
</comp>

<comp id="512" class="1005" name="prev_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="prev "/>
</bind>
</comp>

<comp id="519" class="1005" name="pixel_in_val_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixel_in_val "/>
</bind>
</comp>

<comp id="526" class="1005" name="src_cols_V_read_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="2"/>
<pin id="528" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_V_read_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="src_rows_V_read_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="1"/>
<pin id="533" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_read_2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="op2_assign_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="1"/>
<pin id="538" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="541" class="1005" name="op2_assign_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="13" slack="2"/>
<pin id="543" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_3 "/>
</bind>
</comp>

<comp id="549" class="1005" name="i_V_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="554" class="1005" name="not_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not "/>
</bind>
</comp>

<comp id="559" class="1005" name="notrhs_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_16_cast_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="13" slack="2"/>
<pin id="571" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_4_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="578" class="1005" name="j_V_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="0"/>
<pin id="580" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="583" class="1005" name="or_cond_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="587" class="1005" name="prevcol_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="2"/>
<pin id="589" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="prevcol_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="not_or_cond_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="2"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="not_or_cond "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_15_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="601" class="1005" name="sel_tmp1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="rowcnt_2_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rowcnt_2 "/>
</bind>
</comp>

<comp id="611" class="1005" name="flip2_2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip2_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="flip4_2_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip4_2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="flip8_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip8_2 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_3_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="1"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="11"/>
<pin id="638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_5_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="1"/>
<pin id="642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="70" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="72" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="92" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="86" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="123" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="123" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="123" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="123" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="134" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="277"><net_src comp="170" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="170" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="170" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="170" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="170" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="98" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="322" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="319" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="329" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="344" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="325" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="322" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="329" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="322" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="362" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="356" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="319" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="329" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="319" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="378" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="370" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="385" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="10" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="177" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="177" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="130" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="10" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="177" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="423" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="130" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="142" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="10" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="177" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="443" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="142" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="177" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="62" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="177" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="64" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="154" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="10" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="463" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="475" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="154" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="154" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="503"><net_src comp="142" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="508"><net_src comp="74" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="515"><net_src comp="78" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="522"><net_src comp="82" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="529"><net_src comp="86" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="534"><net_src comp="92" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="539"><net_src comp="212" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="544"><net_src comp="222" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="552"><net_src comp="252" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="557"><net_src comp="258" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="562"><net_src comp="263" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="567"><net_src comp="269" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="572"><net_src comp="274" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="577"><net_src comp="278" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="283" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="586"><net_src comp="294" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="299" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="595"><net_src comp="309" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="329" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="604"><net_src comp="356" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="609"><net_src comp="416" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="614"><net_src comp="435" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="619"><net_src comp="455" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="624"><net_src comp="487" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="629"><net_src comp="495" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="634"><net_src comp="190" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="639"><net_src comp="195" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="500" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {5 }
	Port: ges | {27 38 }
  - Chain level:
	State 1
		op2_assign : 1
		op2_assign_3 : 1
		stg_50 : 1
		stg_51 : 1
		stg_52 : 1
	State 2
		tmp_cast : 1
		tmp_s : 2
		i_V : 1
		stg_62 : 3
		not : 1
		notrhs : 1
		tmp_2 : 1
		tmp_9 : 2
	State 3
		tmp_16_cast : 1
		tmp_4 : 2
		j_V : 1
		stg_74 : 3
		not4 : 1
		or_cond : 2
		stg_77 : 2
		prevcol_1 : 1
		notlhs : 1
		not_or_cond : 2
		stg_81 : 2
	State 4
	State 5
		tmp_15 : 1
		tmp_25_cast : 1
		tmp_16 : 2
		retval_s : 3
		sel_tmp : 2
		sel_tmp1 : 4
		prev_2 : 4
		prev_3 : 5
		prevcol_2 : 4
		prevcol_3 : 5
		stg_98 : 1
		stg_100 : 6
		stg_101 : 6
	State 6
		rowcnt_1 : 1
		rowcnt_2 : 2
		empty_119 : 1
	State 7
		flip2_2 : 1
		flip4_2 : 1
		or_cond5 : 1
		flip8_2 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_7 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		stg_151 : 1
		tmp_6 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		stg_167 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|  sitodp  |            grp_fu_199            |    0    |   613   |   631   |
|----------|----------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_190            |    11   |   416   |   599   |
|----------|----------------------------------|---------|---------|---------|
|   dcmp   |            grp_fu_195            |    0    |   130   |   469   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_247           |    0    |    0    |    16   |
|          |            not_fu_258            |    0    |    0    |    14   |
|          |           notrhs_fu_263          |    0    |    0    |    14   |
|          |           tmp_4_fu_278           |    0    |    0    |    16   |
|          |            not4_fu_289           |    0    |    0    |    14   |
|   icmp   |           notlhs_fu_303          |    0    |    0    |    14   |
|          |           tmp_15_fu_329          |    0    |    0    |    8    |
|          |          retval_s_fu_344         |    0    |    0    |    16   |
|          |           tmp_10_fu_429          |    0    |    0    |    40   |
|          |           tmp_11_fu_449          |    0    |    0    |    40   |
|          |           tmp_12_fu_463          |    0    |    0    |    40   |
|          |           tmp_13_fu_469          |    0    |    0    |    40   |
|----------|----------------------------------|---------|---------|---------|
|          |         op2_assign_fu_212        |    0    |    0    |    12   |
|          |        op2_assign_3_fu_222       |    0    |    0    |    12   |
|          |            i_V_fu_252            |    0    |    0    |    12   |
|    add   |            j_V_fu_283            |    0    |    0    |    12   |
|          |          rowcnt_1_fu_410         |    0    |    0    |    32   |
|          |          flip2_1_fu_423          |    0    |    0    |    32   |
|          |          flip4_1_fu_443          |    0    |    0    |    32   |
|          |          flip8_1_fu_475          |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |           prev_2_fu_362          |    0    |    0    |    8    |
|          |           prev_3_fu_370          |    0    |    0    |    8    |
|          |         prevcol_2_fu_378         |    0    |    0    |    8    |
|          |         prevcol_3_fu_385         |    0    |    0    |    8    |
|  select  |   sel_tmp10_v_cast_cast_fu_403   |    0    |    0    |    2    |
|          |          rowcnt_2_fu_416         |    0    |    0    |    32   |
|          |          flip2_2_fu_435          |    0    |    0    |    32   |
|          |          flip4_2_fu_455          |    0    |    0    |    32   |
|          |          flip8_2_fu_487          |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |           tmp_16_fu_339          |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |          or_cond_fu_294          |    0    |    0    |    2    |
|    and   |        not_or_cond_fu_309        |    0    |    0    |    2    |
|          |          sel_tmp1_fu_356         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          sel_tmp_fu_350          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_cond5_fu_481         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
| wireread | src_cols_V_read_2_wireread_fu_86 |    0    |    0    |    0    |
|          | src_rows_V_read_2_wireread_fu_92 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| fiforead |       tmp_18_fiforead_fu_98      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| fifowrite|      stg_98_fifowrite_fu_104     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       retval_i4_cast_fu_208      |    0    |    0    |    0    |
|          |       retval_i_cast_fu_218       |    0    |    0    |    0    |
|   zext   |          tmp_cast_fu_243         |    0    |    0    |    0    |
|          |        tmp_16_cast_fu_274        |    0    |    0    |    0    |
|          |        tmp_25_cast_fu_335        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_2_fu_269           |    0    |    0    |    0    |
|   sext   |           tmp_1_fu_495           |    0    |    0    |    0    |
|          |           tmp_5_fu_500           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         prevcol_1_fu_299         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    11   |   1159  |   2331  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     flip2_2_reg_611     |   32   |
|      flip2_reg_130      |   32   |
|     flip4_2_reg_616     |   32   |
|      flip4_reg_142      |   32   |
|     flip8_2_reg_621     |   32   |
|      flip8_reg_154      |   32   |
|       i_V_reg_549       |   12   |
|       j_V_reg_578       |   12   |
|   not_or_cond_reg_592   |    1   |
|       not_reg_554       |    1   |
|      notrhs_reg_559     |    1   |
|   op2_assign_3_reg_541  |   13   |
|    op2_assign_reg_536   |   13   |
|     or_cond_reg_583     |    1   |
|   pixel_in_val_reg_519  |    8   |
|       prev_reg_512      |    8   |
|    prevcol_1_reg_587    |    8   |
|     prevcol_reg_505     |    8   |
|         reg_202         |   64   |
|     rowcnt_2_reg_606    |   32   |
|      rowcnt_reg_177     |   32   |
|     sel_tmp1_reg_601    |    1   |
|src_cols_V_read_2_reg_526|   12   |
|src_rows_V_read_2_reg_531|   12   |
|      t_V_5_reg_166      |   12   |
|       t_V_reg_119       |   12   |
|      tmp_15_reg_596     |    1   |
|   tmp_16_cast_reg_569   |   13   |
|      tmp_1_reg_626      |   64   |
|      tmp_2_reg_564      |   64   |
|      tmp_3_reg_631      |   64   |
|      tmp_4_reg_574      |    1   |
|      tmp_5_reg_640      |   64   |
|       tmp_reg_636       |    1   |
+-------------------------+--------+
|          Total          |   727  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_store_fu_111 |  p0  |   3  |   3  |    9   |
|   flip2_reg_130  |  p0  |   2  |  32  |   64   ||    32   |
|   flip4_reg_142  |  p0  |   2  |  32  |   64   ||    32   |
|   flip8_reg_154  |  p0  |   2  |  32  |   64   ||    32   |
|  rowcnt_reg_177  |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_199    |  p0  |   6  |  32  |   192  ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   457  ||  9.5255 ||   160   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  1159  |  2331  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   160  |
|  Register |    -   |    -   |   727  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    9   |  1886  |  2491  |
+-----------+--------+--------+--------+--------+
