{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733474169666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733474169666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 00:36:09 2024 " "Processing started: Fri Dec  6 00:36:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733474169666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474169666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474169666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733474169934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733474169934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpDecoder-OpDecoderLogic " "Found design unit 1: OpDecoder-OpDecoderLogic" {  } { { "OpDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/OpDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175127 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpDecoder " "Found entity 1: OpDecoder" {  } { { "OpDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/OpDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-SegDecoderLogic " "Found design unit 1: SegDecoder-SegDecoderLogic" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175128 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale-PreScaleLogic " "Found design unit 1: PreScale-PreScaleLogic" {  } { { "PreScale.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/PreScale.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175129 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale " "Found entity 1: PreScale" {  } { { "PreScale.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/PreScale.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemmap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemmap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SystemMap-SystemMapLogic " "Found design unit 1: SystemMap-SystemMapLogic" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175130 ""} { "Info" "ISGN_ENTITY_NAME" "1 SystemMap " "Found entity 1: SystemMap" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateManager-StateManagerLogic " "Found design unit 1: StateManager-StateManagerLogic" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175131 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateManager " "Found entity 1: StateManager" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittohex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bittohex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitToHex-BitToHexLogic " "Found design unit 1: BitToHex-BitToHexLogic" {  } { { "BitToHex.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175132 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitToHex " "Found entity 1: BitToHex" {  } { { "BitToHex.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FpDecoder-FpDecoderLogic " "Found design unit 1: FpDecoder-FpDecoderLogic" {  } { { "FpDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/FpDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175133 ""} { "Info" "ISGN_ENTITY_NAME" "1 FpDecoder " "Found entity 1: FpDecoder" {  } { { "FpDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/FpDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/signdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/signdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignDecoder-SignDecoderLogic " "Found design unit 1: SignDecoder-SignDecoderLogic" {  } { { "output_files/SignDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/output_files/SignDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175134 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignDecoder " "Found entity 1: SignDecoder" {  } { { "output_files/SignDecoder.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/output_files/SignDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733474175134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SystemMap " "Elaborating entity \"SystemMap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733474175154 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..3\] SystemMap.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[8..3\]\" at SystemMap.vhd(10)" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175155 "|SystemMap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale PreScale:PS " "Elaborating entity \"PreScale\" for hierarchy \"PreScale:PS\"" {  } { { "SystemMap.vhd" "PS" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733474175161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateManager StateManager:SM " "Elaborating entity \"StateManager\" for hierarchy \"StateManager:SM\"" {  } { { "SystemMap.vhd" "SM" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733474175167 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y StateManager.vhd(202) " "VHDL Process Statement warning at StateManager.vhd(202): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset StateManager.vhd(202) " "VHDL Process Statement warning at StateManager.vhd(202): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y StateManager.vhd(216) " "VHDL Process Statement warning at StateManager.vhd(216): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y StateManager.vhd(223) " "VHDL Process Statement warning at StateManager.vhd(223): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y StateManager.vhd(230) " "VHDL Process Statement warning at StateManager.vhd(230): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "firstWhole StateManager.vhd(200) " "VHDL Process Statement warning at StateManager.vhd(200): inferring latch(es) for signal or variable \"firstWhole\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "firstFloating StateManager.vhd(200) " "VHDL Process Statement warning at StateManager.vhd(200): inferring latch(es) for signal or variable \"firstFloating\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "firstSign StateManager.vhd(200) " "VHDL Process Statement warning at StateManager.vhd(200): inferring latch(es) for signal or variable \"firstSign\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "secondWhole StateManager.vhd(200) " "VHDL Process Statement warning at StateManager.vhd(200): inferring latch(es) for signal or variable \"secondWhole\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "secondFloating StateManager.vhd(200) " "VHDL Process Statement warning at StateManager.vhd(200): inferring latch(es) for signal or variable \"secondFloating\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "secondSign StateManager.vhd(200) " "VHDL Process Statement warning at StateManager.vhd(200): inferring latch(es) for signal or variable \"secondSign\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operation StateManager.vhd(200) " "VHDL Process Statement warning at StateManager.vhd(200): inferring latch(es) for signal or variable \"operation\", which holds its previous value in one or more paths through the process" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_seg0 StateManager.vhd(356) " "VHDL Process Statement warning at StateManager.vhd(356): signal \"s_seg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fp_seg0 StateManager.vhd(360) " "VHDL Process Statement warning at StateManager.vhd(360): signal \"fp_seg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fp_seg1 StateManager.vhd(361) " "VHDL Process Statement warning at StateManager.vhd(361): signal \"fp_seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] StateManager.vhd(200) " "Inferred latch for \"operation\[0\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] StateManager.vhd(200) " "Inferred latch for \"operation\[1\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secondSign StateManager.vhd(200) " "Inferred latch for \"secondSign\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secondFloating\[0\] StateManager.vhd(200) " "Inferred latch for \"secondFloating\[0\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secondFloating\[1\] StateManager.vhd(200) " "Inferred latch for \"secondFloating\[1\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secondWhole\[0\] StateManager.vhd(200) " "Inferred latch for \"secondWhole\[0\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secondWhole\[1\] StateManager.vhd(200) " "Inferred latch for \"secondWhole\[1\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secondWhole\[2\] StateManager.vhd(200) " "Inferred latch for \"secondWhole\[2\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secondWhole\[3\] StateManager.vhd(200) " "Inferred latch for \"secondWhole\[3\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secondWhole\[4\] StateManager.vhd(200) " "Inferred latch for \"secondWhole\[4\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstSign StateManager.vhd(200) " "Inferred latch for \"firstSign\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstFloating\[0\] StateManager.vhd(200) " "Inferred latch for \"firstFloating\[0\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstFloating\[1\] StateManager.vhd(200) " "Inferred latch for \"firstFloating\[1\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstWhole\[0\] StateManager.vhd(200) " "Inferred latch for \"firstWhole\[0\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstWhole\[1\] StateManager.vhd(200) " "Inferred latch for \"firstWhole\[1\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstWhole\[2\] StateManager.vhd(200) " "Inferred latch for \"firstWhole\[2\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstWhole\[3\] StateManager.vhd(200) " "Inferred latch for \"firstWhole\[3\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstWhole\[4\] StateManager.vhd(200) " "Inferred latch for \"firstWhole\[4\]\" at StateManager.vhd(200)" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175168 "|SystemMap|StateManager:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitToHex StateManager:SM\|BitToHex:BH " "Elaborating entity \"BitToHex\" for hierarchy \"StateManager:SM\|BitToHex:BH\"" {  } { { "StateManager.vhd" "BH" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733474175169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder StateManager:SM\|BitToHex:BH\|SegDecoder:SD1 " "Elaborating entity \"SegDecoder\" for hierarchy \"StateManager:SM\|BitToHex:BH\|SegDecoder:SD1\"" {  } { { "BitToHex.vhd" "SD1" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733474175170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpDecoder StateManager:SM\|OpDecoder:OP " "Elaborating entity \"OpDecoder\" for hierarchy \"StateManager:SM\|OpDecoder:OP\"" {  } { { "StateManager.vhd" "OP" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733474175171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpDecoder StateManager:SM\|FpDecoder:FP " "Elaborating entity \"FpDecoder\" for hierarchy \"StateManager:SM\|FpDecoder:FP\"" {  } { { "StateManager.vhd" "FP" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733474175172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignDecoder StateManager:SM\|SignDecoder:S " "Elaborating entity \"SignDecoder\" for hierarchy \"StateManager:SM\|SignDecoder:S\"" {  } { { "StateManager.vhd" "S" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733474175172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|secondFloating\[0\] " "Latch StateManager:SM\|secondFloating\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|firstFloating\[0\] " "Latch StateManager:SM\|firstFloating\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|operation\[1\] " "Latch StateManager:SM\|operation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|operation\[0\] " "Latch StateManager:SM\|operation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|secondFloating\[1\] " "Latch StateManager:SM\|secondFloating\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|firstFloating\[1\] " "Latch StateManager:SM\|firstFloating\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|secondWhole\[0\] " "Latch StateManager:SM\|secondWhole\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|firstWhole\[0\] " "Latch StateManager:SM\|firstWhole\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|secondWhole\[1\] " "Latch StateManager:SM\|secondWhole\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|firstWhole\[1\] " "Latch StateManager:SM\|firstWhole\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|secondWhole\[2\] " "Latch StateManager:SM\|secondWhole\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|firstWhole\[2\] " "Latch StateManager:SM\|firstWhole\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|secondWhole\[3\] " "Latch StateManager:SM\|secondWhole\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|firstWhole\[3\] " "Latch StateManager:SM\|firstWhole\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|secondWhole\[4\] " "Latch StateManager:SM\|secondWhole\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|firstWhole\[4\] " "Latch StateManager:SM\|firstWhole\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|secondSign " "Latch StateManager:SM\|secondSign has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateManager:SM\|firstSign " "Latch StateManager:SM\|firstSign has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateManager:SM\|editEnabled " "Ports D and ENA on the latch are fed by the same signal StateManager:SM\|editEnabled" {  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733474175460 ""}  } { { "StateManager.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733474175460 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733474175478 "|SystemMap|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733474175478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733474175529 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Standard 24 " "Ignored 24 assignments for entity \"DE10_Standard\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1733474175639 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de10 24 " "Ignored 24 assignments for entity \"de10\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de10 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474175640 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1733474175640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733474175735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733474175735 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733474175764 "|SystemMap|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SystemMap.vhd" "" { Text "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733474175764 "|SystemMap|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733474175764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733474175765 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733474175765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733474175765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733474175765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733474175778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 00:36:15 2024 " "Processing ended: Fri Dec  6 00:36:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733474175778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733474175778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733474175778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733474175778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733474176700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733474176701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 00:36:16 2024 " "Processing started: Fri Dec  6 00:36:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733474176701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733474176701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733474176701 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733474176764 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1733474176765 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1733474176765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733474176849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733474176850 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733474176855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733474176883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733474176883 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733474177137 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733474177148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733474177210 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733474183202 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 22 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 22 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733474183293 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1733474183293 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733474183293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733474183295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733474183295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733474183296 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733474183296 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733474183296 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733474183297 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733474183716 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733474183717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733474183717 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733474183719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733474183719 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733474183719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733474183721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733474183721 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733474183721 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733474183760 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733474183760 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733474183763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733474186862 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1733474187049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733474190580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733474193654 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733474195094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733474195094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733474195888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733474198460 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733474198460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733474200953 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733474200953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733474200958 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733474201748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733474201779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733474202058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733474202058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733474202322 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733474204655 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733474204802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/output_files/Calculator.fit.smsg " "Generated suppressed messages file C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733474204857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 108 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6946 " "Peak virtual memory: 6946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733474205198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 00:36:45 2024 " "Processing ended: Fri Dec  6 00:36:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733474205198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733474205198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733474205198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733474205198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733474206113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733474206113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 00:36:46 2024 " "Processing started: Fri Dec  6 00:36:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733474206113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733474206113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733474206114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733474206558 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733474209649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733474209900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 00:36:49 2024 " "Processing ended: Fri Dec  6 00:36:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733474209900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733474209900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733474209900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733474209900 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733474210505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733474210843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733474210843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 00:36:50 2024 " "Processing started: Fri Dec  6 00:36:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733474210843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733474210843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733474210843 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733474210910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Standard 24 " "Ignored 24 assignments for entity \"DE10_Standard\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1733474211171 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de10 24 " "Ignored 24 assignments for entity \"de10\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de10 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733474211171 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1733474211171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733474211263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733474211263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474211291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474211291 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733474211623 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733474211643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474211643 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PreScale:PS\|acc\[22\] PreScale:PS\|acc\[22\] " "create_clock -period 1.000 -name PreScale:PS\|acc\[22\] PreScale:PS\|acc\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733474211644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733474211644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733474211644 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733474211644 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733474211645 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733474211646 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733474211647 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733474211655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733474211665 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733474211665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.206 " "Worst-case setup slack is -5.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.206            -105.786 CLOCK_50  " "   -5.206            -105.786 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.187             -69.731 KEY\[3\]  " "   -4.187             -69.731 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.971             -37.887 PreScale:PS\|acc\[22\]  " "   -2.971             -37.887 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474211666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CLOCK_50  " "    0.387               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 PreScale:PS\|acc\[22\]  " "    0.578               0.000 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 KEY\[3\]  " "    0.678               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474211669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.966 " "Worst-case recovery slack is -1.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.966              -9.737 PreScale:PS\|acc\[22\]  " "   -1.966              -9.737 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474211671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.063 " "Worst-case removal slack is 1.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 PreScale:PS\|acc\[22\]  " "    1.063               0.000 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474211673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.411 " "Worst-case minimum pulse width slack is -0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411             -12.201 CLOCK_50  " "   -0.411             -12.201 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.285 PreScale:PS\|acc\[22\]  " "   -0.394              -9.285 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 KEY\[3\]  " "    0.122               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474211674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474211674 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733474211682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733474211705 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733474212311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733474212350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733474212355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733474212355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.206 " "Worst-case setup slack is -5.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.206            -101.716 CLOCK_50  " "   -5.206            -101.716 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.026             -66.156 KEY\[3\]  " "   -4.026             -66.156 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.017             -38.098 PreScale:PS\|acc\[22\]  " "   -3.017             -38.098 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474212357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.266 " "Worst-case hold slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 CLOCK_50  " "    0.266               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 KEY\[3\]  " "    0.463               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 PreScale:PS\|acc\[22\]  " "    0.557               0.000 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474212365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.996 " "Worst-case recovery slack is -1.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996              -9.836 PreScale:PS\|acc\[22\]  " "   -1.996              -9.836 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474212369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.075 " "Worst-case removal slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 PreScale:PS\|acc\[22\]  " "    1.075               0.000 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474212372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.141 CLOCK_50  " "   -0.394             -13.141 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.314 PreScale:PS\|acc\[22\]  " "   -0.394              -9.314 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 KEY\[3\]  " "    0.083               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474212374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474212374 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733474212382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733474212490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733474212984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733474213023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733474213024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733474213024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.002 " "Worst-case setup slack is -3.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.002             -60.674 CLOCK_50  " "   -3.002             -60.674 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850             -44.828 KEY\[3\]  " "   -2.850             -44.828 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.498             -19.254 PreScale:PS\|acc\[22\]  " "   -1.498             -19.254 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.204 " "Worst-case hold slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 CLOCK_50  " "    0.204               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 PreScale:PS\|acc\[22\]  " "    0.269               0.000 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 KEY\[3\]  " "    0.506               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.341 " "Worst-case recovery slack is -1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.341              -6.686 PreScale:PS\|acc\[22\]  " "   -1.341              -6.686 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.414 " "Worst-case removal slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 PreScale:PS\|acc\[22\]  " "    0.414               0.000 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.398 " "Worst-case minimum pulse width slack is -0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398              -2.356 CLOCK_50  " "   -0.398              -2.356 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.393 KEY\[3\]  " "   -0.052              -0.393 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.204 PreScale:PS\|acc\[22\]  " "   -0.052              -0.204 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213034 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733474213043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733474213152 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733474213154 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733474213154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.686 " "Worst-case setup slack is -2.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686             -52.229 CLOCK_50  " "   -2.686             -52.229 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278             -36.104 KEY\[3\]  " "   -2.278             -36.104 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.477             -18.640 PreScale:PS\|acc\[22\]  " "   -1.477             -18.640 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLOCK_50  " "    0.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 PreScale:PS\|acc\[22\]  " "    0.242               0.000 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 KEY\[3\]  " "    0.299               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.347 " "Worst-case recovery slack is -1.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347              -6.726 PreScale:PS\|acc\[22\]  " "   -1.347              -6.726 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.426 " "Worst-case removal slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 PreScale:PS\|acc\[22\]  " "    0.426               0.000 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.379 " "Worst-case minimum pulse width slack is -0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.379              -2.333 CLOCK_50  " "   -0.379              -2.333 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.513 KEY\[3\]  " "   -0.050              -0.513 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.044 PreScale:PS\|acc\[22\]  " "   -0.011              -0.044 PreScale:PS\|acc\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733474213165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733474213165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733474214219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733474214220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 57 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5200 " "Peak virtual memory: 5200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733474214268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 00:36:54 2024 " "Processing ended: Fri Dec  6 00:36:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733474214268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733474214268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733474214268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733474214268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733474215151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733474215151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 00:36:55 2024 " "Processing started: Fri Dec  6 00:36:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733474215151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733474215151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733474215151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733474215673 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calculator.vo C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/simulation/questa/ simulation " "Generated file Calculator.vo in folder \"C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733474215709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733474215743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 00:36:55 2024 " "Processing ended: Fri Dec  6 00:36:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733474215743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733474215743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733474215743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733474215743 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 289 s " "Quartus Prime Full Compilation was successful. 0 errors, 289 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733474216382 ""}
