// Seed: 2718397351
module module_0 (
    input tri0 id_0,
    input tri1 id_1
    , id_11,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6
    , id_12,
    input wand id_7,
    input supply1 id_8,
    output supply1 id_9
);
  id_13(
      id_6
  );
  wire id_14;
  always
  `define pp_15 0
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output wand id_2,
    input tri id_3,
    input wand id_4,
    input tri1 id_5,
    output uwire id_6,
    input uwire id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10,
    output tri id_11,
    input wire id_12
);
  wand id_14, id_15 = 1 + 1, id_16;
  assign id_15 = {1, id_5};
  module_0(
      id_16, id_5, id_15, id_5, id_5, id_3, id_8, id_4, id_15, id_16
  ); id_17(
      1
  );
  assign id_10 = id_12;
  always_ff id_10 = 1;
endmodule
