
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001209                       # Number of seconds simulated
sim_ticks                                  1209264500                       # Number of ticks simulated
final_tick                               4807213601500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               47267350                       # Simulator instruction rate (inst/s)
host_op_rate                                111608032                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39611675                       # Simulator tick rate (ticks/s)
host_mem_usage                                1526396                       # Number of bytes of host memory used
host_seconds                                    30.53                       # Real time elapsed on the host
sim_insts                                  1442974660                       # Number of instructions simulated
sim_ops                                    3407165543                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        15264                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          320                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30144                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           44288                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              90016                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30144                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30144                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        33088                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           33088                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         1908                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           40                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              471                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              692                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3111                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           517                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                517                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     12622549                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       264624                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           24927549                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           36623915                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              74438636                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      24927549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         24927549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        27362087                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             27362087                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        27362087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     12622549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       264624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          24927549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          36623915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total            101800723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3111                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        517                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      517                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 198976                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   33152                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   90016                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                33088                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                87                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               150                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                50                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                38                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               285                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               250                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               776                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               197                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               587                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               162                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              153                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              107                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               46                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               69                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              101                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               51                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                42                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                65                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                30                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                81                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               23                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1207044500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  1948                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1163                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  517                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2902                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1092                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    212.630037                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   132.397251                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   254.621659                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          554     50.73%     50.73% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          248     22.71%     73.44% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          105      9.62%     83.06% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           61      5.59%     88.64% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           26      2.38%     91.03% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           15      1.37%     92.40% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           13      1.19%     93.59% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           13      1.19%     94.78% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           57      5.22%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1092                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean      93.838710                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     70.573120                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     75.078668                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             4     12.90%     12.90% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             7     22.58%     35.48% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             6     19.35%     54.84% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             4     12.90%     67.74% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      3.23%     70.97% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      3.23%     74.19% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.23%     77.42% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            3      9.68%     87.10% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            2      6.45%     93.55% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-303            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.709677                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.677683                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      1.070624                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               21     67.74%     67.74% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     25.81%     93.55% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                2      6.45%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     61464750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               119758500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15545000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     19769.94                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38519.94                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       164.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        27.42                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     74.44                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     27.36                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.50                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2279                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     256                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 73.30                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                49.52                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     332702.45                       # Average gap between requests
system.mem_cntrl.pageHitRate                    69.91                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4740960                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2519880                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13087620                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1205820                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             53092080                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2684160                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       317036280                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       106098240                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         32539860                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              624685590                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            516.583088                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1085881500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3186000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      38794000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    114654750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    276304000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      81692250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    695215250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3063060                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1624260                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9124920                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1498140                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         81132480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             45624510                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3177120                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       251688630                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy        97986720                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         80161740                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              575081580                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            475.563105                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1097702000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      4830000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      34416000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    297190250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    252147500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      69013250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    551899750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  441053                       # Number of BP lookups
system.cpu.branchPred.condPredicted            441053                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             48424                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               377165                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   42238                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9172                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    89.020821                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          377165                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             137708                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           239457                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        31423                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      357629                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      225712                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9221                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1868                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      275470                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1381                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2449582500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2418529                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             561387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1930432                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      441053                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             179946                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1575759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  105714                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      51052                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1598                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         35018                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    269842                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 18755                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     696                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2277703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.703291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.059126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1649096     72.40%     72.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    60139      2.64%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30013      1.32%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38636      1.70%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    38263      1.68%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33998      1.49%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    34709      1.52%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30570      1.34%     84.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   362279     15.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2277703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182364                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.798184                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   535835                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1173199                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    451104                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 64708                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  52857                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3468174                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  52857                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   577717                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  517110                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         355423                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    468110                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                306486                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3261975                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2927                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  29688                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  23775                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 233082                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3598826                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8237891                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5043911                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12361                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1966139                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1632687                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              13962                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          13974                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    287357                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               433088                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              271108                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             29791                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28915                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2911070                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16217                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2522147                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             18525                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1164845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1725578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4546                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2277703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.107320                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.979247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1528312     67.10%     67.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              192650      8.46%     75.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              128885      5.66%     81.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              105103      4.61%     85.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               94948      4.17%     90.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               83008      3.64%     93.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               75949      3.33%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               44892      1.97%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23956      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2277703                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   23776     65.12%     65.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     65.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     65.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    70      0.19%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8965     24.55%     89.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3655     10.01%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                25      0.07%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33892      1.34%      1.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1868903     74.10%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1434      0.06%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1949      0.08%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3128      0.12%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               375356     14.88%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235953      9.36%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1456      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2522147                       # Type of FU issued
system.cpu.iq.rate                           1.042843                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       36510                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014476                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7367086                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4081758                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2363674                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9945                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11570                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4118                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2519831                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4934                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31983                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       174322                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          567                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1234                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        80242                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1419                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2579                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  52857                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  283355                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                133289                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2927307                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5509                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                433088                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               271108                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              14812                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1110                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                131708                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1234                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19148                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        44908                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                64056                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2413216                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                348355                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             97979                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            20                       # number of nop insts executed
system.cpu.iew.exec_refs                       572210                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   240656                       # Number of branches executed
system.cpu.iew.exec_stores                     223855                       # Number of stores executed
system.cpu.iew.exec_rate                     0.997803                       # Inst execution rate
system.cpu.iew.wb_sent                        2384143                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2367792                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1563475                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2514743                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.979022                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621724                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1163729                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11671                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             50323                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2090506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.843070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.925237                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1559233     74.59%     74.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       187908      8.99%     83.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77785      3.72%     87.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79472      3.80%     91.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44343      2.12%     93.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27660      1.32%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17928      0.86%     95.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12108      0.58%     95.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        84069      4.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2090506                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               942032                       # Number of instructions committed
system.cpu.commit.committedOps                1762442                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         449632                       # Number of memory references committed
system.cpu.commit.loads                        258766                       # Number of loads committed
system.cpu.commit.membars                        1116                       # Number of memory barriers committed
system.cpu.commit.branches                     188561                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1744705                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19906                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14768      0.84%      0.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1293290     73.38%     74.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1278      0.07%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1652      0.09%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          258312     14.66%     89.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190866     10.83%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1762442                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 84069                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4927042                       # The number of ROB reads
system.cpu.rob.rob_writes                     6042556                       # The number of ROB writes
system.cpu.timesIdled                            7185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          140826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      942032                       # Number of Instructions Simulated
system.cpu.committedOps                       1762442                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.567353                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.567353                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.389506                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.389506                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3580805                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1886420                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6694                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3529                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1099384                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   705315                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1096015                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13111                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21321                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              459586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.555556                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          713                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1026993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1026993                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       285478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          285478                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       181742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181742                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          532                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           532                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        467220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           467220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       467752                       # number of overall hits
system.cpu.dcache.overall_hits::total          467752                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23004                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9068                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9068                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         3012                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3012                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35084                       # number of overall misses
system.cpu.dcache.overall_misses::total         35084                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    289490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    289490000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    161424485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    161424485                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    450914485                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    450914485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    450914485                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    450914485                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       308482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       308482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       190810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       499292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       499292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       502836                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502836                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074572                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047524                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.849887                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.849887                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064235                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069772                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069772                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12584.333159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12584.333159                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17801.553264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17801.553264                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14059.443907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14059.443907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12852.425180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12852.425180                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2702                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               357                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.568627                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17466                       # number of writebacks
system.cpu.dcache.writebacks::total             17466                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13106                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13200                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13200                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9898                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9898                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8974                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         3012                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3012                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21884                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    135868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    135868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    150596485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    150596485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     38459500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     38459500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    286464985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    286464985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    324924485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324924485                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.849887                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.849887                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043521                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13726.864013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13726.864013                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16781.422443                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16781.422443                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12768.758300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12768.758300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15179.365462                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15179.365462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14847.582023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14847.582023                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             19843                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.752008                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              248290                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.512725                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.752008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            559539                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           559539                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       247601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          247601                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        247601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           247601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       247601                       # number of overall hits
system.cpu.icache.overall_hits::total          247601                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22240                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22240                       # number of overall misses
system.cpu.icache.overall_misses::total         22240                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    318935999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    318935999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    318935999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    318935999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    318935999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    318935999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       269841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       269841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       269841                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       269841                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       269841                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       269841                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082419                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082419                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082419                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082419                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082419                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14340.647437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14340.647437                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14340.647437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14340.647437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14340.647437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14340.647437                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          320                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.851852                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2383                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2383                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2383                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2383                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2383                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2383                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        19857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19857                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        19857                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19857                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        19857                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19857                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    275331499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    275331499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    275331499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    275331499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    275331499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    275331499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073588                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073588                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073588                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073588                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13865.714811                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13865.714811                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13865.714811                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13865.714811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13865.714811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13865.714811                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          82905                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          490                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            11949                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        11842                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          107                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                20897                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               36236                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18300                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23904                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               564                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              564                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8412                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8412                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32765                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        59521                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        69165                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  128686                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1288832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2507852                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3796684                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             24749                       # Total snoops (count)
system.l2bus.snoopTraffic                       60376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              63807                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.196577                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.401610                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    51371     80.51%     80.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                    12329     19.32%     99.83% # Request fanout histogram
system.l2bus.snoop_fanout::2                      107      0.17%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                63807                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59538000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            3123000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            29811448                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32681986                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1040                       # number of replacements
system.l2cache.tags.tagsinuse            32119.075862                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   8609                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1040                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.277885                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9254.155827                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22854.920036                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.282414                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.697477                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980196                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32147                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          728                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6850                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24557                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981049                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               663827                       # Number of tag accesses
system.l2cache.tags.data_accesses              663827                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17783                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17783                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           16                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              16                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7826                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7826                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19350                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12722                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32072                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19350                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20548                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               39898                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19350                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20548                       # number of overall hits
system.l2cache.overall_hits::total              39898                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          548                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           548                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          586                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            586                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          471                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          186                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          657                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            471                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            772                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1243                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           471                       # number of overall misses
system.l2cache.overall_misses::cpu.data           772                       # number of overall misses
system.l2cache.overall_misses::total             1243                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13454000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13454000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     41063500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     41063500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     41896500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     19714000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     61610500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     41896500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     60777500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    102674000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     41896500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     60777500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    102674000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17783                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17783                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          564                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          564                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8412                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8412                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        19821                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12908                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32729                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        19821                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21320                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41141                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        19821                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21320                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41141                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.971631                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.971631                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.069662                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.069662                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.023763                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014410                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020074                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.023763                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.036210                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.030213                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.023763                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.036210                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.030213                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24551.094891                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24551.094891                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 70074.232082                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70074.232082                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 88952.229299                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 105989.247312                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 93775.494673                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 88952.229299                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78727.331606                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82601.769912                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 88952.229299                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78727.331606                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82601.769912                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             517                       # number of writebacks
system.l2cache.writebacks::total                  517                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          548                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          548                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          586                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          586                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          471                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          186                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          657                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          471                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          772                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1243                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          471                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          772                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1243                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7973999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7973999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     35203500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35203500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     37186500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     17853501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     55040001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     37186500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     53057001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     90243501                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     37186500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     53057001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     90243501                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.971631                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.971631                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.069662                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.069662                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.023763                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014410                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020074                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.023763                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.036210                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.030213                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.023763                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.036210                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.030213                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14551.093066                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14551.093066                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60074.232082                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60074.232082                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 78952.229299                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95986.564516                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83774.735160                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 78952.229299                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68726.685233                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 72601.368463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 78952.229299                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68726.685233                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 72601.368463                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               22812                       # Transaction distribution
system.membus.trans_dist::ReadResp              23469                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          517                       # Transaction distribution
system.membus.trans_dist::CleanEvict              523                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              628                       # Transaction distribution
system.membus.trans_dist::ReadExReq               506                       # Transaction distribution
system.membus.trans_dist::ReadExResp              506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           657                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       107520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       108020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        15264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        15264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  124072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20517                       # Total snoops (count)
system.membus.snoopTraffic                     164136                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24849                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.826995                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.378259                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4299     17.30%     17.30% # Request fanout histogram
system.membus.snoop_fanout::1                   20550     82.70%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               24849                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13682998                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3536750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5359778                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           17649671                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4807213601500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001816                       # Number of seconds simulated
sim_ticks                                  1816406500                       # Number of ticks simulated
final_tick                               4807820743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30120704                       # Simulator instruction rate (inst/s)
host_op_rate                                 71115382                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37901164                       # Simulator tick rate (ticks/s)
host_mem_usage                                1548924                       # Number of bytes of host memory used
host_seconds                                    47.92                       # Real time elapsed on the host
sim_insts                                  1443527994                       # Number of instructions simulated
sim_ops                                    3408190476                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        23120                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          408                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           31360                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           57792                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             112680                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        31360                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         31360                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        41984                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           41984                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2890                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           51                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              490                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              903                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4334                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           656                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                656                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     12728428                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       224619                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           17264858                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31816667                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              62034572                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      17264858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         17264858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        23113769                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             23113769                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        23113769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     12728428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       224619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          17264858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31816667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             85148341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4334                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        656                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      656                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 277248                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   42624                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  112680                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                41984                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               227                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                65                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                43                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               437                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               389                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1157                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               283                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               854                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               184                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              158                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              115                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               47                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               73                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              125                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                59                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1               124                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                51                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                17                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                22                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                91                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               56                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               26                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1814633000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2941                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1393                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  656                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4087                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     222                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     41                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     42                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1463                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    218.378674                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   136.467436                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   257.050994                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          710     48.53%     48.53% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          356     24.33%     72.86% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          144      9.84%     82.71% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           75      5.13%     87.83% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           40      2.73%     90.57% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           22      1.50%     92.07% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           19      1.30%     93.37% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           22      1.50%     94.87% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           75      5.13%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1463                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     109.400000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     74.994984                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    104.940960                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              7     17.50%     17.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63            13     32.50%     50.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             5     12.50%     62.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            2      5.00%     67.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            1      2.50%     70.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-191            5     12.50%     82.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-223            3      7.50%     90.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            1      2.50%     92.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-319            1      2.50%     95.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-351            1      2.50%     97.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::512-543            1      2.50%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.650000                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.620336                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      1.026570                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               28     70.00%     70.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               10     25.00%     95.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                2      5.00%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     88200750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               169425750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   21660000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20360.28                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39110.28                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       152.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        23.47                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     62.03                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     23.11                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3191                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     340                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 73.66                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                51.83                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     363653.91                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.79                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6675900                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3536940                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19427940                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1863540                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         140137920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             74660310                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4104000                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       491025930                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       166193760                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         39090420                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              946815990                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            521.257764                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1640095500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      4698000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      59358000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    132746250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    432800250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     110612250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1076773500                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3805620                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2015145                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                11516820                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1612980                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         129074400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             63274560                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5250240                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       383417910                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       165564960                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        111454200                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              877224405                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            482.944982                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1657058500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      8826000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      54786000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    394832750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    428134000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      89292000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    840768000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  704786                       # Number of BP lookups
system.cpu.branchPred.condPredicted            704786                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             77220                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602336                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   66023                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              14496                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    89.043483                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          602336                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             220692                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           381644                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        50043                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      565604                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      354683                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14386                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3114                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      436346                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2049                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3056724500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3632813                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             891016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3076771                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      704786                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             286715                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2332649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  167784                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      74690                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2373                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         53361                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           35                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    427869                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 29852                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1038                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3438029                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.799367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.119411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2439017     70.94%     70.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93964      2.73%     73.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    47613      1.38%     75.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    60006      1.75%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    60768      1.77%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    53584      1.56%     80.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    55353      1.61%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    47834      1.39%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   579890     16.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3438029                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.194006                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.846939                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   847620                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1685261                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    717247                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104009                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  83892                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5529739                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  83892                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   914163                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  739786                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         478101                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    745300                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                476787                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5201814                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4325                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  48589                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  35098                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 361853                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5766936                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13193228                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8064500                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             16037                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3125387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2641554                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21228                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21243                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    456239                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               692511                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              426904                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49718                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48717                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4639895                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               23994                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3997049                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             29143                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1876522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2834460                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6961                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3438029                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.162599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.009422                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2248020     65.39%     65.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              306012      8.90%     74.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              205223      5.97%     80.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              167938      4.88%     85.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151401      4.40%     89.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              131784      3.83%     93.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              119127      3.46%     96.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70701      2.06%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37823      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3438029                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37358     66.74%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    92      0.16%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13244     23.66%     90.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5220      9.32%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                37      0.07%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             55028      1.38%      1.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2965034     74.18%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2338      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3575      0.09%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4101      0.10%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               594138     14.86%     90.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370836      9.28%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1887      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            112      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3997049                       # Type of FU issued
system.cpu.iq.rate                           1.100263                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       55979                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014005                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11504242                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6526903                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3745936                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13007                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15193                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5396                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3991532                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6468                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49551                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       284271                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          866                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1740                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       126562                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2071                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3830                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  83892                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  387375                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                202368                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4663909                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8557                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                692511                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               426904                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              22345                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1818                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                199838                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1740                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          30450                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        71487                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               101937                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3823616                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                550996                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            156139                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            20                       # number of nop insts executed
system.cpu.iew.exec_refs                       902518                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   381172                       # Number of branches executed
system.cpu.iew.exec_stores                     351522                       # Number of stores executed
system.cpu.iew.exec_rate                     1.052522                       # Inst execution rate
system.cpu.iew.wb_sent                        3777285                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3751332                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2487423                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4012954                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.032625                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.619848                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1875101                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17033                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             80096                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3138016                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.888260                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.962008                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2293501     73.09%     73.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       301217      9.60%     82.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       123204      3.93%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       126188      4.02%     90.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70360      2.24%     92.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44435      1.42%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27959      0.89%     95.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19399      0.62%     95.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       131753      4.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3138016                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1495366                       # Number of instructions committed
system.cpu.commit.committedOps                2787375                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         708585                       # Number of memory references committed
system.cpu.commit.loads                        408242                       # Number of loads committed
system.cpu.commit.membars                        1216                       # Number of memory barriers committed
system.cpu.commit.branches                     299481                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2759122                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30545                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24562      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2046833     73.43%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2054      0.07%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          407660     14.63%     89.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         300343     10.78%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2787375                       # Class of committed instruction
system.cpu.commit.bw_lim_events                131753                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7660151                       # The number of ROB reads
system.cpu.rob.rob_writes                     9629749                       # The number of ROB writes
system.cpu.timesIdled                           11316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          194784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1495366                       # Number of Instructions Simulated
system.cpu.committedOps                       2787375                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.429380                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.429380                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.411628                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.411628                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5673393                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2994994                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8789                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4623                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1764470                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1133012                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1732294                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20010                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33840                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              800141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.950350                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1624864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1624864                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       451813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          451813                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       285795                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         285795                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          824                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           824                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        737608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           737608                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       738432                       # number of overall hits
system.cpu.dcache.overall_hits::total          738432                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38002                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14537                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4541                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4541                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52539                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52539                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57080                       # number of overall misses
system.cpu.dcache.overall_misses::total         57080                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    474073500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    474073500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    248344974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    248344974                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    722418474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    722418474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    722418474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    722418474                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       489815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       489815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       300332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       300332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       790147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       790147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       795512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       795512                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.077584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077584                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048403                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.846412                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.846412                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066493                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071753                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12474.961844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12474.961844                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17083.646832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17083.646832                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13750.137498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13750.137498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12656.245165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12656.245165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3957                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               536                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.382463                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27197                       # number of writebacks
system.cpu.dcache.writebacks::total             27197                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22203                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          149                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          149                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22352                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22352                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22352                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22352                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15799                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15799                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14388                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14388                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4541                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4541                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34728                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34728                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    214952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    230924474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    230924474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     58106500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58106500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    445876974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    445876974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    503983474                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    503983474                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.846412                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.846412                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038204                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038204                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043655                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043655                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13605.449712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13605.449712                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16049.796636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16049.796636                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12795.970051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12795.970051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14770.496373                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14770.496373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14512.309203                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14512.309203                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             31593                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.699578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              401132                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.495156                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.699578                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            887360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           887360                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       392455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          392455                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        392455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           392455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       392455                       # number of overall hits
system.cpu.icache.overall_hits::total          392455                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        35413                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35413                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        35413                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35413                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        35413                       # number of overall misses
system.cpu.icache.overall_misses::total         35413                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    483529999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    483529999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    483529999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    483529999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    483529999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    483529999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       427868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       427868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       427868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       427868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       427868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       427868                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082766                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082766                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082766                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082766                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082766                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082766                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13654.025330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13654.025330                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13654.025330                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13654.025330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13654.025330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13654.025330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.774194                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          517                       # number of writebacks
system.cpu.icache.writebacks::total               517                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3789                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3789                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3789                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3789                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3789                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3789                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        31624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31624                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        31624                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31624                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        31624                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31624                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    418504999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    418504999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    418504999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    418504999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    418504999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    418504999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073911                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073911                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073911                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073911                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073911                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073911                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13233.778112                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13233.778112                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13233.778112                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13233.778112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13233.778112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13233.778112                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         131785                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19577                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        19064                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          513                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32062                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               59233                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28370                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38315                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               889                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              889                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13503                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13503                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          51960                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        94785                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       111174                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  205959                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2053440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3962268                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6015708                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             39948                       # Total snoops (count)
system.l2bus.snoopTraffic                      100968                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              99795                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.209059                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.419089                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    79445     79.61%     79.61% # Request fanout histogram
system.l2bus.snoop_fanout::1                    19837     19.88%     99.49% # Request fanout histogram
system.l2bus.snoop_fanout::2                      513      0.51%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                99795                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             93909000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            6925000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            47476918                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51624982                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1252                       # number of replacements
system.l2cache.tags.tagsinuse            32132.630029                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3143323                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33417                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                94.063590                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9246.258089                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22876.371939                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.282173                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.698131                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980610                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7435                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24349                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981598                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1054641                       # Number of tag accesses
system.l2cache.tags.data_accesses             1054641                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27714                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27714                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           34                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              34                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12726                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12726                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31078                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20089                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51167                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31078                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32815                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               63893                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31078                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32815                       # number of overall hits
system.l2cache.overall_hits::total              63893                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          855                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           855                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          777                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            777                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          490                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          247                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          737                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            490                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1024                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1514                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           490                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1024                       # number of overall misses
system.l2cache.overall_misses::total             1514                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     21015000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     21015000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     53934500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     53934500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     43987000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     29053500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     73040500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     43987000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     82988000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    126975000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     43987000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     82988000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    126975000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27714                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27714                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          889                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          889                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13503                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13503                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        31568                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20336                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        51904                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        31568                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33839                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65407                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        31568                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33839                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65407                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.961755                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.961755                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.057543                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.057543                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015522                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012146                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014199                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015522                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.030261                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.023147                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015522                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.030261                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.023147                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24578.947368                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24578.947368                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 69413.770914                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69413.770914                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 89769.387755                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 117625.506073                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 99105.156038                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 89769.387755                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81042.968750                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83867.239102                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 89769.387755                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81042.968750                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83867.239102                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             656                       # number of writebacks
system.l2cache.writebacks::total                  656                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          855                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          855                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          777                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          777                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          490                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          737                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          490                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1514                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          490                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1514                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12464998                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12464998                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     46164500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     46164500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39087000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     26583001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     65670001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39087000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     72747501                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    111834501                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39087000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     72747501                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    111834501                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.961755                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.961755                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.057543                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.057543                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015522                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012146                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014199                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015522                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.030261                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.023147                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015522                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.030261                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.023147                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14578.945029                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14578.945029                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59413.770914                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59413.770914                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 79769.387755                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 107623.485830                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89104.478969                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79769.387755                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71042.481445                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73866.909511                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79769.387755                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71042.481445                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73866.909511                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        33943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               34956                       # Transaction distribution
system.membus.trans_dist::ReadResp              35693                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          656                       # Transaction distribution
system.membus.trans_dist::CleanEvict              596                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              976                       # Transaction distribution
system.membus.trans_dist::ReadExReq               656                       # Transaction distribution
system.membus.trans_dist::ReadExResp              656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           737                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         5014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        29690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        29690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  43750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       131136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       131636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        23120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        23120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31668                       # Total snoops (count)
system.membus.snoopTraffic                     253344                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37571                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.844135                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.362732                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5856     15.59%     15.59% # Request fanout histogram
system.membus.snoop_fanout::1                   31715     84.41%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37571                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20428497                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4151750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7977680                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           27444377                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4807820743500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
