Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-2L-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\zuchengyuanli\ALU\ALU.v" into library work
Parsing module <ALU>.
Parsing module <ABSW>.
Parsing module <LEDSW>.
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <ABSW>.

Elaborating module <ALU>.

Elaborating module <LEDSW>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\zuchengyuanli\ALU\ALU.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <ABSW>.
    Related source file is "D:\zuchengyuanli\ALU\ALU.v".
    Found 8x64-bit Read Only RAM for signal <_n0013>
    Summary:
	inferred   1 RAM(s).
Unit <ABSW> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\zuchengyuanli\ALU\ALU.v".
    Found 33-bit subtractor for signal <GND_3_o_GND_3_o_sub_7_OUT> created at line 38.
    Found 33-bit adder for signal <n0139> created at line 37.
    Found 33-bit shifter logical left for signal <GND_3_o_A[31]_shift_left_8_OUT> created at line 40
    Found 1-bit 8-to-1 multiplexer for signal <_n0161> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0178> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0195> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0212> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0229> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0246> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0263> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0280> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0297> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0314> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0331> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0348> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0365> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0382> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0399> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0416> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0433> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0450> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0467> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0484> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0501> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0518> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0535> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0552> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0569> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0586> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0603> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0620> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0637> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0654> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0671> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0688> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <_n0705> created at line 32.
    Found 33-bit 8-to-1 multiplexer for signal <_n0723> created at line 32.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <CF<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 39
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 Latch(s).
	inferred   1 Comparator(s).
	inferred  36 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <LEDSW>.
    Related source file is "D:\zuchengyuanli\ALU\ALU.v".
    Found 8-bit 4-to-1 multiplexer for signal <_n0019> created at line 79.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LEDSW> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x64-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Latches                                              : 33
 1-bit latch                                           : 33
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 38
 1-bit 8-to-1 multiplexer                              : 33
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 33-bit shifter logical left                           : 1
# Xors                                                 : 1
 33-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ABSW>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0013> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <AB_SW>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ABSW> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x64-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 38
 1-bit 8-to-1 multiplexer                              : 33
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 33-bit shifter logical left                           : 1
# Xors                                                 : 1
 33-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 367
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 6
#      LUT3                        : 117
#      LUT4                        : 16
#      LUT5                        : 21
#      LUT6                        : 62
#      MUXCY                       : 76
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 33
#      LD                          : 33
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  126800     0%  
 Number of Slice LUTs:                  223  out of  63400     0%  
    Number used as Logic:               223  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    223
   Number with an unused Flip Flop:     190  out of    223    85%  
   Number with an unused LUT:             0  out of    223     0%  
   Number of fully used LUT-FF pairs:    33  out of    223    14%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    285     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ALU_OP<3>                          | IBUF+BUFG              | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 4.084ns
   Maximum output required time after clock: 4.515ns
   Maximum combinational path delay: 7.045ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ALU_OP<3>'
  Total number of paths / destination ports: 7247 / 33
-------------------------------------------------------------------------
Offset:              4.084ns (Levels of Logic = 17)
  Source:            AB_SW<0> (PAD)
  Destination:       alu/CF_0 (LATCH)
  Destination Clock: ALU_OP<3> rising

  Data Path: AB_SW<0> to alu/CF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            93   0.001   0.740  AB_SW_0_IBUF (AB_SW_0_IBUF)
     LUT3:I0->O           27   0.105   0.778  A<10>1 (A<10>)
     LUT4:I0->O            0   0.105   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_lutdi1 (alu/Mcompar_A[31]_B[31]_LessThan_8_o_lutdi1)
     MUXCY:DI->O           1   0.376   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<1> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<1>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<2> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<3> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<4> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<5> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<5>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<6> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<6>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<7> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<7>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<8> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<8>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<9> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<9>)
     MUXCY:CI->O           1   0.025   0.000  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<10> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<10>)
     MUXCY:CI->O           1   0.280   0.357  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<11> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<11>)
     LUT4:I3->O            1   0.105   0.599  alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<15> (alu/Mcompar_A[31]_B[31]_LessThan_8_o_cy<15>)
     LUT6:I3->O            1   0.105   0.000  alu/Mmux__n0723_3 (alu/Mmux__n0723_3)
     MUXF7:I1->O           2   0.308   0.000  alu/Mmux__n0723_2_f7 (alu/_n0723<32>)
     LD:D                     -0.015          alu/CF_0
    ----------------------------------------
    Total                      4.084ns (1.610ns logic, 2.474ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU_OP<3>'
  Total number of paths / destination ports: 65 / 8
-------------------------------------------------------------------------
Offset:              4.515ns (Levels of Logic = 6)
  Source:            alu/CF_16 (LATCH)
  Destination:       LED<7> (PAD)
  Source Clock:      ALU_OP<3> rising

  Data Path: alu/CF_16 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.521   0.451  alu/CF_16 (alu/CF_16)
     LUT3:I1->O            2   0.105   0.785  alu/Mmux_n012081 (F<16>)
     LUT6:I1->O            1   0.105   0.451  ledsw/Mmux_LED86 (ledsw/Mmux_LED85)
     LUT6:I4->O            1   0.105   0.793  ledsw/Mmux_LED88_SW0 (N14)
     LUT6:I0->O            1   0.105   0.649  ledsw/Mmux_LED88 (ledsw/Mmux_LED87)
     LUT6:I2->O            1   0.105   0.339  ledsw/Mmux_LED89 (LED_7_OBUF)
     OBUF:I->O                 0.000          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      4.515ns (1.046ns logic, 3.469ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14206 / 8
-------------------------------------------------------------------------
Delay:               7.045ns (Levels of Logic = 21)
  Source:            AB_SW<2> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: AB_SW<2> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            99   0.001   0.741  AB_SW_2_IBUF (AB_SW_2_IBUF)
     LUT3:I0->O           23   0.105   0.458  A<11>1 (A<11>)
     MUXCY:DI->O           1   0.376   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<2> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<3> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<4> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<5> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<5>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<6> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<6>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<7> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<7>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<8> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<8>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<9> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<9>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<10> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<10>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<11> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<11>)
     MUXCY:CI->O           1   0.025   0.000  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<12> (alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<12>)
     XORCY:CI->O           1   0.417   0.780  alu/Msub_GND_3_o_GND_3_o_sub_7_OUT_xor<13> (alu/GND_3_o_GND_3_o_sub_7_OUT<13>)
     LUT6:I1->O            1   0.105   0.357  alu/_n04841 (alu/_n04841)
     LUT6:I5->O            2   0.105   0.362  alu/_n04842 (alu/_n0484)
     LUT3:I2->O            2   0.105   0.785  alu/Mmux_n012051 (F<13>)
     LUT6:I1->O            1   0.105   0.793  ledsw/Mmux_LED88_SW0 (N14)
     LUT6:I0->O            1   0.105   0.649  ledsw/Mmux_LED88 (ledsw/Mmux_LED87)
     LUT6:I2->O            1   0.105   0.339  ledsw/Mmux_LED89 (LED_7_OBUF)
     OBUF:I->O                 0.000          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      7.045ns (1.779ns logic, 5.266ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.28 secs
 
--> 

Total memory usage is 4683172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    1 (   0 filtered)

