#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c77c39b2a0 .scope module, "Register_file_tb" "Register_file_tb" 2 4;
 .timescale -6 -9;
v000001c77c3dbc70_0 .var "Address_tb", 2 0;
v000001c77c3dbd10_0 .var "CLK_tb", 0 0;
v000001c77c3dbdb0_0 .var "RST_tb", 0 0;
v000001c77c3dbe50_0 .net "RdData_tb", 15 0, v000001c77c3e76e0_0;  1 drivers
v000001c77c3dbef0_0 .var "RdEn_tb", 0 0;
v000001c77c3dbf90_0 .var "WrData_tb", 15 0;
v000001c77c3dc030_0 .var "WrEn_tb", 0 0;
S_000001c77c3e7550 .scope module, "DUT" "Register_file" 2 17, 3 2 0, S_000001c77c39b2a0;
 .timescale -6 -9;
    .port_info 0 /INPUT 16 "WrData";
    .port_info 1 /INPUT 3 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 16 "RdData";
v000001c77c3b3360_0 .net "Address", 2 0, v000001c77c3dbc70_0;  1 drivers
v000001c77c3b2f70_0 .net "CLK", 0 0, v000001c77c3dbd10_0;  1 drivers
v000001c77c3d7ae0_0 .net "RST", 0 0, v000001c77c3dbdb0_0;  1 drivers
v000001c77c3e76e0_0 .var "RdData", 15 0;
v000001c77c3e7780_0 .net "RdEn", 0 0, v000001c77c3dbef0_0;  1 drivers
v000001c77c3e7820 .array "Regfile", 0 7, 15 0;
v000001c77c3e78c0_0 .net "WrData", 15 0, v000001c77c3dbf90_0;  1 drivers
v000001c77c3dbbd0_0 .net "WrEn", 0 0, v000001c77c3dc030_0;  1 drivers
E_000001c77c3da950/0 .event negedge, v000001c77c3d7ae0_0;
E_000001c77c3da950/1 .event posedge, v000001c77c3b2f70_0;
E_000001c77c3da950 .event/or E_000001c77c3da950/0, E_000001c77c3da950/1;
    .scope S_000001c77c3e7550;
T_0 ;
    %wait E_000001c77c3da950;
    %load/vec4 v000001c77c3d7ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c77c3e76e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c77c3dbbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c77c3e78c0_0;
    %load/vec4 v000001c77c3b3360_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c77c3e7820, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c77c3e7780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000001c77c3dbbd0_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001c77c3b3360_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001c77c3e7820, 4;
    %assign/vec4 v000001c77c3e76e0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c77c39b2a0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001c77c3dbd10_0;
    %inv;
    %store/vec4 v000001c77c3dbd10_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c77c39b2a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c77c3dbd10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001c77c39b2a0;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "Register_file.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c77c3dbdb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c77c3dbdb0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 41 "$display", "Test case 1: Writing on register[ 0 ] " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000001c77c3dbf90_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c77c3dbc70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c77c3dc030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c77c3dbef0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001c77c3dbe50_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 46 "$display", "Test case 1 has passed at time %0t", $time {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 48 "$display", "Test case 1 has failed at time %0t", $time {0 0 0};
T_3.1 ;
    %vpi_call 2 50 "$display", "Test case 2: Reading from register[ 0 ] " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c77c3dc030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c77c3dbef0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c77c3dbc70_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v000001c77c3dbe50_0;
    %cmpi/e 43981, 0, 16;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 55 "$display", "Test case 2 has passed at time %0t", $time {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 57 "$display", "Test case 2 has failed at time %0t", $time {0 0 0};
T_3.3 ;
    %vpi_call 2 59 "$display", "Test case 3: Reading from register[ 5 ] " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c77c3dc030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c77c3dbef0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c77c3dbc70_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v000001c77c3dbe50_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 64 "$display", "Test case 3 has passed at time %0t", $time {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 66 "$display", "Test case 3 has failed at time %0t", $time {0 0 0};
T_3.5 ;
    %vpi_call 2 68 "$display", "Test case 4: Testing the Reset " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c77c3dbc70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c77c3dc030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c77c3dbef0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 72 "$display", "The value of Register[ 0 ] before resetting is 0x%0h", v000001c77c3dbe50_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c77c3dbdb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001c77c3dbe50_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_3.6, 4;
    %vpi_call 2 78 "$display", "The value of Register[ 0 ] after resetting is 0x%0h", v000001c77c3dbe50_0 {0 0 0};
    %vpi_call 2 79 "$display", "Test case 4 has passed at time %0t", $time {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 82 "$display", "Test case 4 has failed at time %0t", $time {0 0 0};
T_3.7 ;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_file_tb.v";
    "./Register_file.v ";
